
LOT_Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000947c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08009540  08009540  00019540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099e4  080099e4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080099e4  080099e4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080099e4  080099e4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099e4  080099e4  000199e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099e8  080099e8  000199e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080099ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001dc  08009bc8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08009bc8  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f827  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e0  00000000  00000000  0002fa2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  00031c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d18  00000000  00000000  00032a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000139dd  00000000  00000000  00033718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010584  00000000  00000000  000470f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000754db  00000000  00000000  00057679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ccb54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043b4  00000000  00000000  000ccba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009524 	.word	0x08009524

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08009524 	.word	0x08009524

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff0d 	bl	800125c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fe5d 	bl	800110c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 feff 	bl	800125c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fef5 	bl	800125c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fe85 	bl	8001190 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fe7b 	bl	8001190 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	000d      	movs	r5, r1
 80004b2:	0004      	movs	r4, r0
 80004b4:	b5c0      	push	{r6, r7, lr}
 80004b6:	001f      	movs	r7, r3
 80004b8:	0011      	movs	r1, r2
 80004ba:	0328      	lsls	r0, r5, #12
 80004bc:	0f62      	lsrs	r2, r4, #29
 80004be:	0a40      	lsrs	r0, r0, #9
 80004c0:	4310      	orrs	r0, r2
 80004c2:	007a      	lsls	r2, r7, #1
 80004c4:	0d52      	lsrs	r2, r2, #21
 80004c6:	00e3      	lsls	r3, r4, #3
 80004c8:	033c      	lsls	r4, r7, #12
 80004ca:	4691      	mov	r9, r2
 80004cc:	0a64      	lsrs	r4, r4, #9
 80004ce:	0ffa      	lsrs	r2, r7, #31
 80004d0:	0f4f      	lsrs	r7, r1, #29
 80004d2:	006e      	lsls	r6, r5, #1
 80004d4:	4327      	orrs	r7, r4
 80004d6:	4692      	mov	sl, r2
 80004d8:	46b8      	mov	r8, r7
 80004da:	0d76      	lsrs	r6, r6, #21
 80004dc:	0fed      	lsrs	r5, r5, #31
 80004de:	00c9      	lsls	r1, r1, #3
 80004e0:	4295      	cmp	r5, r2
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x3e>
 80004e4:	e099      	b.n	800061a <__aeabi_dadd+0x172>
 80004e6:	464c      	mov	r4, r9
 80004e8:	1b34      	subs	r4, r6, r4
 80004ea:	46a4      	mov	ip, r4
 80004ec:	2c00      	cmp	r4, #0
 80004ee:	dc00      	bgt.n	80004f2 <__aeabi_dadd+0x4a>
 80004f0:	e07c      	b.n	80005ec <__aeabi_dadd+0x144>
 80004f2:	464a      	mov	r2, r9
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b8      	b.n	800066c <__aeabi_dadd+0x1c4>
 80004fa:	4ac5      	ldr	r2, [pc, #788]	; (8000810 <__aeabi_dadd+0x368>)
 80004fc:	4296      	cmp	r6, r2
 80004fe:	d100      	bne.n	8000502 <__aeabi_dadd+0x5a>
 8000500:	e11c      	b.n	800073c <__aeabi_dadd+0x294>
 8000502:	2280      	movs	r2, #128	; 0x80
 8000504:	003c      	movs	r4, r7
 8000506:	0412      	lsls	r2, r2, #16
 8000508:	4314      	orrs	r4, r2
 800050a:	46a0      	mov	r8, r4
 800050c:	4662      	mov	r2, ip
 800050e:	2a38      	cmp	r2, #56	; 0x38
 8000510:	dd00      	ble.n	8000514 <__aeabi_dadd+0x6c>
 8000512:	e161      	b.n	80007d8 <__aeabi_dadd+0x330>
 8000514:	2a1f      	cmp	r2, #31
 8000516:	dd00      	ble.n	800051a <__aeabi_dadd+0x72>
 8000518:	e1cc      	b.n	80008b4 <__aeabi_dadd+0x40c>
 800051a:	4664      	mov	r4, ip
 800051c:	2220      	movs	r2, #32
 800051e:	1b12      	subs	r2, r2, r4
 8000520:	4644      	mov	r4, r8
 8000522:	4094      	lsls	r4, r2
 8000524:	000f      	movs	r7, r1
 8000526:	46a1      	mov	r9, r4
 8000528:	4664      	mov	r4, ip
 800052a:	4091      	lsls	r1, r2
 800052c:	40e7      	lsrs	r7, r4
 800052e:	464c      	mov	r4, r9
 8000530:	1e4a      	subs	r2, r1, #1
 8000532:	4191      	sbcs	r1, r2
 8000534:	433c      	orrs	r4, r7
 8000536:	4642      	mov	r2, r8
 8000538:	4321      	orrs	r1, r4
 800053a:	4664      	mov	r4, ip
 800053c:	40e2      	lsrs	r2, r4
 800053e:	1a80      	subs	r0, r0, r2
 8000540:	1a5c      	subs	r4, r3, r1
 8000542:	42a3      	cmp	r3, r4
 8000544:	419b      	sbcs	r3, r3
 8000546:	425f      	negs	r7, r3
 8000548:	1bc7      	subs	r7, r0, r7
 800054a:	023b      	lsls	r3, r7, #8
 800054c:	d400      	bmi.n	8000550 <__aeabi_dadd+0xa8>
 800054e:	e0d0      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000550:	027f      	lsls	r7, r7, #9
 8000552:	0a7f      	lsrs	r7, r7, #9
 8000554:	2f00      	cmp	r7, #0
 8000556:	d100      	bne.n	800055a <__aeabi_dadd+0xb2>
 8000558:	e0ff      	b.n	800075a <__aeabi_dadd+0x2b2>
 800055a:	0038      	movs	r0, r7
 800055c:	f001 fd8a 	bl	8002074 <__clzsi2>
 8000560:	0001      	movs	r1, r0
 8000562:	3908      	subs	r1, #8
 8000564:	2320      	movs	r3, #32
 8000566:	0022      	movs	r2, r4
 8000568:	1a5b      	subs	r3, r3, r1
 800056a:	408f      	lsls	r7, r1
 800056c:	40da      	lsrs	r2, r3
 800056e:	408c      	lsls	r4, r1
 8000570:	4317      	orrs	r7, r2
 8000572:	42b1      	cmp	r1, r6
 8000574:	da00      	bge.n	8000578 <__aeabi_dadd+0xd0>
 8000576:	e0ff      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000578:	1b89      	subs	r1, r1, r6
 800057a:	1c4b      	adds	r3, r1, #1
 800057c:	2b1f      	cmp	r3, #31
 800057e:	dd00      	ble.n	8000582 <__aeabi_dadd+0xda>
 8000580:	e0a8      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000582:	2220      	movs	r2, #32
 8000584:	0039      	movs	r1, r7
 8000586:	1ad2      	subs	r2, r2, r3
 8000588:	0020      	movs	r0, r4
 800058a:	4094      	lsls	r4, r2
 800058c:	4091      	lsls	r1, r2
 800058e:	40d8      	lsrs	r0, r3
 8000590:	1e62      	subs	r2, r4, #1
 8000592:	4194      	sbcs	r4, r2
 8000594:	40df      	lsrs	r7, r3
 8000596:	2600      	movs	r6, #0
 8000598:	4301      	orrs	r1, r0
 800059a:	430c      	orrs	r4, r1
 800059c:	0763      	lsls	r3, r4, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	4023      	ands	r3, r4
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d23      	adds	r3, r4, #4
 80005aa:	42a3      	cmp	r3, r4
 80005ac:	41a4      	sbcs	r4, r4
 80005ae:	4264      	negs	r4, r4
 80005b0:	193f      	adds	r7, r7, r4
 80005b2:	001c      	movs	r4, r3
 80005b4:	023b      	lsls	r3, r7, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e09e      	b.n	80006f8 <__aeabi_dadd+0x250>
 80005ba:	4b95      	ldr	r3, [pc, #596]	; (8000810 <__aeabi_dadd+0x368>)
 80005bc:	3601      	adds	r6, #1
 80005be:	429e      	cmp	r6, r3
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0b7      	b.n	8000734 <__aeabi_dadd+0x28c>
 80005c4:	4a93      	ldr	r2, [pc, #588]	; (8000814 <__aeabi_dadd+0x36c>)
 80005c6:	08e4      	lsrs	r4, r4, #3
 80005c8:	4017      	ands	r7, r2
 80005ca:	077b      	lsls	r3, r7, #29
 80005cc:	0571      	lsls	r1, r6, #21
 80005ce:	027f      	lsls	r7, r7, #9
 80005d0:	4323      	orrs	r3, r4
 80005d2:	0b3f      	lsrs	r7, r7, #12
 80005d4:	0d4a      	lsrs	r2, r1, #21
 80005d6:	0512      	lsls	r2, r2, #20
 80005d8:	433a      	orrs	r2, r7
 80005da:	07ed      	lsls	r5, r5, #31
 80005dc:	432a      	orrs	r2, r5
 80005de:	0018      	movs	r0, r3
 80005e0:	0011      	movs	r1, r2
 80005e2:	bce0      	pop	{r5, r6, r7}
 80005e4:	46ba      	mov	sl, r7
 80005e6:	46b1      	mov	r9, r6
 80005e8:	46a8      	mov	r8, r5
 80005ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ec:	2c00      	cmp	r4, #0
 80005ee:	d04b      	beq.n	8000688 <__aeabi_dadd+0x1e0>
 80005f0:	464c      	mov	r4, r9
 80005f2:	1ba4      	subs	r4, r4, r6
 80005f4:	46a4      	mov	ip, r4
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d000      	beq.n	80005fc <__aeabi_dadd+0x154>
 80005fa:	e123      	b.n	8000844 <__aeabi_dadd+0x39c>
 80005fc:	0004      	movs	r4, r0
 80005fe:	431c      	orrs	r4, r3
 8000600:	d100      	bne.n	8000604 <__aeabi_dadd+0x15c>
 8000602:	e1af      	b.n	8000964 <__aeabi_dadd+0x4bc>
 8000604:	4662      	mov	r2, ip
 8000606:	1e54      	subs	r4, r2, #1
 8000608:	2a01      	cmp	r2, #1
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x166>
 800060c:	e215      	b.n	8000a3a <__aeabi_dadd+0x592>
 800060e:	4d80      	ldr	r5, [pc, #512]	; (8000810 <__aeabi_dadd+0x368>)
 8000610:	45ac      	cmp	ip, r5
 8000612:	d100      	bne.n	8000616 <__aeabi_dadd+0x16e>
 8000614:	e1c8      	b.n	80009a8 <__aeabi_dadd+0x500>
 8000616:	46a4      	mov	ip, r4
 8000618:	e11b      	b.n	8000852 <__aeabi_dadd+0x3aa>
 800061a:	464a      	mov	r2, r9
 800061c:	1ab2      	subs	r2, r6, r2
 800061e:	4694      	mov	ip, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	dc00      	bgt.n	8000626 <__aeabi_dadd+0x17e>
 8000624:	e0ac      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000626:	464a      	mov	r2, r9
 8000628:	2a00      	cmp	r2, #0
 800062a:	d043      	beq.n	80006b4 <__aeabi_dadd+0x20c>
 800062c:	4a78      	ldr	r2, [pc, #480]	; (8000810 <__aeabi_dadd+0x368>)
 800062e:	4296      	cmp	r6, r2
 8000630:	d100      	bne.n	8000634 <__aeabi_dadd+0x18c>
 8000632:	e1af      	b.n	8000994 <__aeabi_dadd+0x4ec>
 8000634:	2280      	movs	r2, #128	; 0x80
 8000636:	003c      	movs	r4, r7
 8000638:	0412      	lsls	r2, r2, #16
 800063a:	4314      	orrs	r4, r2
 800063c:	46a0      	mov	r8, r4
 800063e:	4662      	mov	r2, ip
 8000640:	2a38      	cmp	r2, #56	; 0x38
 8000642:	dc67      	bgt.n	8000714 <__aeabi_dadd+0x26c>
 8000644:	2a1f      	cmp	r2, #31
 8000646:	dc00      	bgt.n	800064a <__aeabi_dadd+0x1a2>
 8000648:	e15f      	b.n	800090a <__aeabi_dadd+0x462>
 800064a:	4647      	mov	r7, r8
 800064c:	3a20      	subs	r2, #32
 800064e:	40d7      	lsrs	r7, r2
 8000650:	4662      	mov	r2, ip
 8000652:	2a20      	cmp	r2, #32
 8000654:	d005      	beq.n	8000662 <__aeabi_dadd+0x1ba>
 8000656:	4664      	mov	r4, ip
 8000658:	2240      	movs	r2, #64	; 0x40
 800065a:	1b12      	subs	r2, r2, r4
 800065c:	4644      	mov	r4, r8
 800065e:	4094      	lsls	r4, r2
 8000660:	4321      	orrs	r1, r4
 8000662:	1e4a      	subs	r2, r1, #1
 8000664:	4191      	sbcs	r1, r2
 8000666:	000c      	movs	r4, r1
 8000668:	433c      	orrs	r4, r7
 800066a:	e057      	b.n	800071c <__aeabi_dadd+0x274>
 800066c:	003a      	movs	r2, r7
 800066e:	430a      	orrs	r2, r1
 8000670:	d100      	bne.n	8000674 <__aeabi_dadd+0x1cc>
 8000672:	e105      	b.n	8000880 <__aeabi_dadd+0x3d8>
 8000674:	0022      	movs	r2, r4
 8000676:	3a01      	subs	r2, #1
 8000678:	2c01      	cmp	r4, #1
 800067a:	d100      	bne.n	800067e <__aeabi_dadd+0x1d6>
 800067c:	e182      	b.n	8000984 <__aeabi_dadd+0x4dc>
 800067e:	4c64      	ldr	r4, [pc, #400]	; (8000810 <__aeabi_dadd+0x368>)
 8000680:	45a4      	cmp	ip, r4
 8000682:	d05b      	beq.n	800073c <__aeabi_dadd+0x294>
 8000684:	4694      	mov	ip, r2
 8000686:	e741      	b.n	800050c <__aeabi_dadd+0x64>
 8000688:	4c63      	ldr	r4, [pc, #396]	; (8000818 <__aeabi_dadd+0x370>)
 800068a:	1c77      	adds	r7, r6, #1
 800068c:	4227      	tst	r7, r4
 800068e:	d000      	beq.n	8000692 <__aeabi_dadd+0x1ea>
 8000690:	e0c4      	b.n	800081c <__aeabi_dadd+0x374>
 8000692:	0004      	movs	r4, r0
 8000694:	431c      	orrs	r4, r3
 8000696:	2e00      	cmp	r6, #0
 8000698:	d000      	beq.n	800069c <__aeabi_dadd+0x1f4>
 800069a:	e169      	b.n	8000970 <__aeabi_dadd+0x4c8>
 800069c:	2c00      	cmp	r4, #0
 800069e:	d100      	bne.n	80006a2 <__aeabi_dadd+0x1fa>
 80006a0:	e1bf      	b.n	8000a22 <__aeabi_dadd+0x57a>
 80006a2:	4644      	mov	r4, r8
 80006a4:	430c      	orrs	r4, r1
 80006a6:	d000      	beq.n	80006aa <__aeabi_dadd+0x202>
 80006a8:	e1d0      	b.n	8000a4c <__aeabi_dadd+0x5a4>
 80006aa:	0742      	lsls	r2, r0, #29
 80006ac:	08db      	lsrs	r3, r3, #3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	08c0      	lsrs	r0, r0, #3
 80006b2:	e029      	b.n	8000708 <__aeabi_dadd+0x260>
 80006b4:	003a      	movs	r2, r7
 80006b6:	430a      	orrs	r2, r1
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x214>
 80006ba:	e170      	b.n	800099e <__aeabi_dadd+0x4f6>
 80006bc:	4662      	mov	r2, ip
 80006be:	4664      	mov	r4, ip
 80006c0:	3a01      	subs	r2, #1
 80006c2:	2c01      	cmp	r4, #1
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x220>
 80006c6:	e0e0      	b.n	800088a <__aeabi_dadd+0x3e2>
 80006c8:	4c51      	ldr	r4, [pc, #324]	; (8000810 <__aeabi_dadd+0x368>)
 80006ca:	45a4      	cmp	ip, r4
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e161      	b.n	8000994 <__aeabi_dadd+0x4ec>
 80006d0:	4694      	mov	ip, r2
 80006d2:	e7b4      	b.n	800063e <__aeabi_dadd+0x196>
 80006d4:	003a      	movs	r2, r7
 80006d6:	391f      	subs	r1, #31
 80006d8:	40ca      	lsrs	r2, r1
 80006da:	0011      	movs	r1, r2
 80006dc:	2b20      	cmp	r3, #32
 80006de:	d003      	beq.n	80006e8 <__aeabi_dadd+0x240>
 80006e0:	2240      	movs	r2, #64	; 0x40
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	409f      	lsls	r7, r3
 80006e6:	433c      	orrs	r4, r7
 80006e8:	1e63      	subs	r3, r4, #1
 80006ea:	419c      	sbcs	r4, r3
 80006ec:	2700      	movs	r7, #0
 80006ee:	2600      	movs	r6, #0
 80006f0:	430c      	orrs	r4, r1
 80006f2:	0763      	lsls	r3, r4, #29
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x250>
 80006f6:	e753      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80006f8:	46b4      	mov	ip, r6
 80006fa:	08e4      	lsrs	r4, r4, #3
 80006fc:	077b      	lsls	r3, r7, #29
 80006fe:	4323      	orrs	r3, r4
 8000700:	08f8      	lsrs	r0, r7, #3
 8000702:	4a43      	ldr	r2, [pc, #268]	; (8000810 <__aeabi_dadd+0x368>)
 8000704:	4594      	cmp	ip, r2
 8000706:	d01d      	beq.n	8000744 <__aeabi_dadd+0x29c>
 8000708:	4662      	mov	r2, ip
 800070a:	0307      	lsls	r7, r0, #12
 800070c:	0552      	lsls	r2, r2, #21
 800070e:	0b3f      	lsrs	r7, r7, #12
 8000710:	0d52      	lsrs	r2, r2, #21
 8000712:	e760      	b.n	80005d6 <__aeabi_dadd+0x12e>
 8000714:	4644      	mov	r4, r8
 8000716:	430c      	orrs	r4, r1
 8000718:	1e62      	subs	r2, r4, #1
 800071a:	4194      	sbcs	r4, r2
 800071c:	18e4      	adds	r4, r4, r3
 800071e:	429c      	cmp	r4, r3
 8000720:	419b      	sbcs	r3, r3
 8000722:	425f      	negs	r7, r3
 8000724:	183f      	adds	r7, r7, r0
 8000726:	023b      	lsls	r3, r7, #8
 8000728:	d5e3      	bpl.n	80006f2 <__aeabi_dadd+0x24a>
 800072a:	4b39      	ldr	r3, [pc, #228]	; (8000810 <__aeabi_dadd+0x368>)
 800072c:	3601      	adds	r6, #1
 800072e:	429e      	cmp	r6, r3
 8000730:	d000      	beq.n	8000734 <__aeabi_dadd+0x28c>
 8000732:	e0b5      	b.n	80008a0 <__aeabi_dadd+0x3f8>
 8000734:	0032      	movs	r2, r6
 8000736:	2700      	movs	r7, #0
 8000738:	2300      	movs	r3, #0
 800073a:	e74c      	b.n	80005d6 <__aeabi_dadd+0x12e>
 800073c:	0742      	lsls	r2, r0, #29
 800073e:	08db      	lsrs	r3, r3, #3
 8000740:	4313      	orrs	r3, r2
 8000742:	08c0      	lsrs	r0, r0, #3
 8000744:	001a      	movs	r2, r3
 8000746:	4302      	orrs	r2, r0
 8000748:	d100      	bne.n	800074c <__aeabi_dadd+0x2a4>
 800074a:	e1e1      	b.n	8000b10 <__aeabi_dadd+0x668>
 800074c:	2780      	movs	r7, #128	; 0x80
 800074e:	033f      	lsls	r7, r7, #12
 8000750:	4307      	orrs	r7, r0
 8000752:	033f      	lsls	r7, r7, #12
 8000754:	4a2e      	ldr	r2, [pc, #184]	; (8000810 <__aeabi_dadd+0x368>)
 8000756:	0b3f      	lsrs	r7, r7, #12
 8000758:	e73d      	b.n	80005d6 <__aeabi_dadd+0x12e>
 800075a:	0020      	movs	r0, r4
 800075c:	f001 fc8a 	bl	8002074 <__clzsi2>
 8000760:	0001      	movs	r1, r0
 8000762:	3118      	adds	r1, #24
 8000764:	291f      	cmp	r1, #31
 8000766:	dc00      	bgt.n	800076a <__aeabi_dadd+0x2c2>
 8000768:	e6fc      	b.n	8000564 <__aeabi_dadd+0xbc>
 800076a:	3808      	subs	r0, #8
 800076c:	4084      	lsls	r4, r0
 800076e:	0027      	movs	r7, r4
 8000770:	2400      	movs	r4, #0
 8000772:	42b1      	cmp	r1, r6
 8000774:	db00      	blt.n	8000778 <__aeabi_dadd+0x2d0>
 8000776:	e6ff      	b.n	8000578 <__aeabi_dadd+0xd0>
 8000778:	4a26      	ldr	r2, [pc, #152]	; (8000814 <__aeabi_dadd+0x36c>)
 800077a:	1a76      	subs	r6, r6, r1
 800077c:	4017      	ands	r7, r2
 800077e:	e70d      	b.n	800059c <__aeabi_dadd+0xf4>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d02f      	beq.n	80007e4 <__aeabi_dadd+0x33c>
 8000784:	464a      	mov	r2, r9
 8000786:	1b92      	subs	r2, r2, r6
 8000788:	4694      	mov	ip, r2
 800078a:	2e00      	cmp	r6, #0
 800078c:	d100      	bne.n	8000790 <__aeabi_dadd+0x2e8>
 800078e:	e0ad      	b.n	80008ec <__aeabi_dadd+0x444>
 8000790:	4a1f      	ldr	r2, [pc, #124]	; (8000810 <__aeabi_dadd+0x368>)
 8000792:	4591      	cmp	r9, r2
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x2f0>
 8000796:	e10f      	b.n	80009b8 <__aeabi_dadd+0x510>
 8000798:	2280      	movs	r2, #128	; 0x80
 800079a:	0412      	lsls	r2, r2, #16
 800079c:	4310      	orrs	r0, r2
 800079e:	4662      	mov	r2, ip
 80007a0:	2a38      	cmp	r2, #56	; 0x38
 80007a2:	dd00      	ble.n	80007a6 <__aeabi_dadd+0x2fe>
 80007a4:	e10f      	b.n	80009c6 <__aeabi_dadd+0x51e>
 80007a6:	2a1f      	cmp	r2, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0x304>
 80007aa:	e180      	b.n	8000aae <__aeabi_dadd+0x606>
 80007ac:	4664      	mov	r4, ip
 80007ae:	2220      	movs	r2, #32
 80007b0:	001e      	movs	r6, r3
 80007b2:	1b12      	subs	r2, r2, r4
 80007b4:	4667      	mov	r7, ip
 80007b6:	0004      	movs	r4, r0
 80007b8:	4093      	lsls	r3, r2
 80007ba:	4094      	lsls	r4, r2
 80007bc:	40fe      	lsrs	r6, r7
 80007be:	1e5a      	subs	r2, r3, #1
 80007c0:	4193      	sbcs	r3, r2
 80007c2:	40f8      	lsrs	r0, r7
 80007c4:	4334      	orrs	r4, r6
 80007c6:	431c      	orrs	r4, r3
 80007c8:	4480      	add	r8, r0
 80007ca:	1864      	adds	r4, r4, r1
 80007cc:	428c      	cmp	r4, r1
 80007ce:	41bf      	sbcs	r7, r7
 80007d0:	427f      	negs	r7, r7
 80007d2:	464e      	mov	r6, r9
 80007d4:	4447      	add	r7, r8
 80007d6:	e7a6      	b.n	8000726 <__aeabi_dadd+0x27e>
 80007d8:	4642      	mov	r2, r8
 80007da:	430a      	orrs	r2, r1
 80007dc:	0011      	movs	r1, r2
 80007de:	1e4a      	subs	r2, r1, #1
 80007e0:	4191      	sbcs	r1, r2
 80007e2:	e6ad      	b.n	8000540 <__aeabi_dadd+0x98>
 80007e4:	4c0c      	ldr	r4, [pc, #48]	; (8000818 <__aeabi_dadd+0x370>)
 80007e6:	1c72      	adds	r2, r6, #1
 80007e8:	4222      	tst	r2, r4
 80007ea:	d000      	beq.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a1      	b.n	8000932 <__aeabi_dadd+0x48a>
 80007ee:	0002      	movs	r2, r0
 80007f0:	431a      	orrs	r2, r3
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d000      	beq.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e0fa      	b.n	80009ee <__aeabi_dadd+0x546>
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_dadd+0x356>
 80007fc:	e145      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 80007fe:	003a      	movs	r2, r7
 8000800:	430a      	orrs	r2, r1
 8000802:	d000      	beq.n	8000806 <__aeabi_dadd+0x35e>
 8000804:	e146      	b.n	8000a94 <__aeabi_dadd+0x5ec>
 8000806:	0742      	lsls	r2, r0, #29
 8000808:	08db      	lsrs	r3, r3, #3
 800080a:	4313      	orrs	r3, r2
 800080c:	08c0      	lsrs	r0, r0, #3
 800080e:	e77b      	b.n	8000708 <__aeabi_dadd+0x260>
 8000810:	000007ff 	.word	0x000007ff
 8000814:	ff7fffff 	.word	0xff7fffff
 8000818:	000007fe 	.word	0x000007fe
 800081c:	4647      	mov	r7, r8
 800081e:	1a5c      	subs	r4, r3, r1
 8000820:	1bc2      	subs	r2, r0, r7
 8000822:	42a3      	cmp	r3, r4
 8000824:	41bf      	sbcs	r7, r7
 8000826:	427f      	negs	r7, r7
 8000828:	46b9      	mov	r9, r7
 800082a:	0017      	movs	r7, r2
 800082c:	464a      	mov	r2, r9
 800082e:	1abf      	subs	r7, r7, r2
 8000830:	023a      	lsls	r2, r7, #8
 8000832:	d500      	bpl.n	8000836 <__aeabi_dadd+0x38e>
 8000834:	e08d      	b.n	8000952 <__aeabi_dadd+0x4aa>
 8000836:	0023      	movs	r3, r4
 8000838:	433b      	orrs	r3, r7
 800083a:	d000      	beq.n	800083e <__aeabi_dadd+0x396>
 800083c:	e68a      	b.n	8000554 <__aeabi_dadd+0xac>
 800083e:	2000      	movs	r0, #0
 8000840:	2500      	movs	r5, #0
 8000842:	e761      	b.n	8000708 <__aeabi_dadd+0x260>
 8000844:	4cb4      	ldr	r4, [pc, #720]	; (8000b18 <__aeabi_dadd+0x670>)
 8000846:	45a1      	cmp	r9, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e0ad      	b.n	80009a8 <__aeabi_dadd+0x500>
 800084c:	2480      	movs	r4, #128	; 0x80
 800084e:	0424      	lsls	r4, r4, #16
 8000850:	4320      	orrs	r0, r4
 8000852:	4664      	mov	r4, ip
 8000854:	2c38      	cmp	r4, #56	; 0x38
 8000856:	dc3d      	bgt.n	80008d4 <__aeabi_dadd+0x42c>
 8000858:	4662      	mov	r2, ip
 800085a:	2c1f      	cmp	r4, #31
 800085c:	dd00      	ble.n	8000860 <__aeabi_dadd+0x3b8>
 800085e:	e0b7      	b.n	80009d0 <__aeabi_dadd+0x528>
 8000860:	2520      	movs	r5, #32
 8000862:	001e      	movs	r6, r3
 8000864:	1b2d      	subs	r5, r5, r4
 8000866:	0004      	movs	r4, r0
 8000868:	40ab      	lsls	r3, r5
 800086a:	40ac      	lsls	r4, r5
 800086c:	40d6      	lsrs	r6, r2
 800086e:	40d0      	lsrs	r0, r2
 8000870:	4642      	mov	r2, r8
 8000872:	1e5d      	subs	r5, r3, #1
 8000874:	41ab      	sbcs	r3, r5
 8000876:	4334      	orrs	r4, r6
 8000878:	1a12      	subs	r2, r2, r0
 800087a:	4690      	mov	r8, r2
 800087c:	4323      	orrs	r3, r4
 800087e:	e02c      	b.n	80008da <__aeabi_dadd+0x432>
 8000880:	0742      	lsls	r2, r0, #29
 8000882:	08db      	lsrs	r3, r3, #3
 8000884:	4313      	orrs	r3, r2
 8000886:	08c0      	lsrs	r0, r0, #3
 8000888:	e73b      	b.n	8000702 <__aeabi_dadd+0x25a>
 800088a:	185c      	adds	r4, r3, r1
 800088c:	429c      	cmp	r4, r3
 800088e:	419b      	sbcs	r3, r3
 8000890:	4440      	add	r0, r8
 8000892:	425b      	negs	r3, r3
 8000894:	18c7      	adds	r7, r0, r3
 8000896:	2601      	movs	r6, #1
 8000898:	023b      	lsls	r3, r7, #8
 800089a:	d400      	bmi.n	800089e <__aeabi_dadd+0x3f6>
 800089c:	e729      	b.n	80006f2 <__aeabi_dadd+0x24a>
 800089e:	2602      	movs	r6, #2
 80008a0:	4a9e      	ldr	r2, [pc, #632]	; (8000b1c <__aeabi_dadd+0x674>)
 80008a2:	0863      	lsrs	r3, r4, #1
 80008a4:	4017      	ands	r7, r2
 80008a6:	2201      	movs	r2, #1
 80008a8:	4014      	ands	r4, r2
 80008aa:	431c      	orrs	r4, r3
 80008ac:	07fb      	lsls	r3, r7, #31
 80008ae:	431c      	orrs	r4, r3
 80008b0:	087f      	lsrs	r7, r7, #1
 80008b2:	e673      	b.n	800059c <__aeabi_dadd+0xf4>
 80008b4:	4644      	mov	r4, r8
 80008b6:	3a20      	subs	r2, #32
 80008b8:	40d4      	lsrs	r4, r2
 80008ba:	4662      	mov	r2, ip
 80008bc:	2a20      	cmp	r2, #32
 80008be:	d005      	beq.n	80008cc <__aeabi_dadd+0x424>
 80008c0:	4667      	mov	r7, ip
 80008c2:	2240      	movs	r2, #64	; 0x40
 80008c4:	1bd2      	subs	r2, r2, r7
 80008c6:	4647      	mov	r7, r8
 80008c8:	4097      	lsls	r7, r2
 80008ca:	4339      	orrs	r1, r7
 80008cc:	1e4a      	subs	r2, r1, #1
 80008ce:	4191      	sbcs	r1, r2
 80008d0:	4321      	orrs	r1, r4
 80008d2:	e635      	b.n	8000540 <__aeabi_dadd+0x98>
 80008d4:	4303      	orrs	r3, r0
 80008d6:	1e58      	subs	r0, r3, #1
 80008d8:	4183      	sbcs	r3, r0
 80008da:	1acc      	subs	r4, r1, r3
 80008dc:	42a1      	cmp	r1, r4
 80008de:	41bf      	sbcs	r7, r7
 80008e0:	4643      	mov	r3, r8
 80008e2:	427f      	negs	r7, r7
 80008e4:	4655      	mov	r5, sl
 80008e6:	464e      	mov	r6, r9
 80008e8:	1bdf      	subs	r7, r3, r7
 80008ea:	e62e      	b.n	800054a <__aeabi_dadd+0xa2>
 80008ec:	0002      	movs	r2, r0
 80008ee:	431a      	orrs	r2, r3
 80008f0:	d100      	bne.n	80008f4 <__aeabi_dadd+0x44c>
 80008f2:	e0bd      	b.n	8000a70 <__aeabi_dadd+0x5c8>
 80008f4:	4662      	mov	r2, ip
 80008f6:	4664      	mov	r4, ip
 80008f8:	3a01      	subs	r2, #1
 80008fa:	2c01      	cmp	r4, #1
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x458>
 80008fe:	e0e5      	b.n	8000acc <__aeabi_dadd+0x624>
 8000900:	4c85      	ldr	r4, [pc, #532]	; (8000b18 <__aeabi_dadd+0x670>)
 8000902:	45a4      	cmp	ip, r4
 8000904:	d058      	beq.n	80009b8 <__aeabi_dadd+0x510>
 8000906:	4694      	mov	ip, r2
 8000908:	e749      	b.n	800079e <__aeabi_dadd+0x2f6>
 800090a:	4664      	mov	r4, ip
 800090c:	2220      	movs	r2, #32
 800090e:	1b12      	subs	r2, r2, r4
 8000910:	4644      	mov	r4, r8
 8000912:	4094      	lsls	r4, r2
 8000914:	000f      	movs	r7, r1
 8000916:	46a1      	mov	r9, r4
 8000918:	4664      	mov	r4, ip
 800091a:	4091      	lsls	r1, r2
 800091c:	40e7      	lsrs	r7, r4
 800091e:	464c      	mov	r4, r9
 8000920:	1e4a      	subs	r2, r1, #1
 8000922:	4191      	sbcs	r1, r2
 8000924:	433c      	orrs	r4, r7
 8000926:	4642      	mov	r2, r8
 8000928:	430c      	orrs	r4, r1
 800092a:	4661      	mov	r1, ip
 800092c:	40ca      	lsrs	r2, r1
 800092e:	1880      	adds	r0, r0, r2
 8000930:	e6f4      	b.n	800071c <__aeabi_dadd+0x274>
 8000932:	4c79      	ldr	r4, [pc, #484]	; (8000b18 <__aeabi_dadd+0x670>)
 8000934:	42a2      	cmp	r2, r4
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x492>
 8000938:	e6fd      	b.n	8000736 <__aeabi_dadd+0x28e>
 800093a:	1859      	adds	r1, r3, r1
 800093c:	4299      	cmp	r1, r3
 800093e:	419b      	sbcs	r3, r3
 8000940:	4440      	add	r0, r8
 8000942:	425f      	negs	r7, r3
 8000944:	19c7      	adds	r7, r0, r7
 8000946:	07fc      	lsls	r4, r7, #31
 8000948:	0849      	lsrs	r1, r1, #1
 800094a:	0016      	movs	r6, r2
 800094c:	430c      	orrs	r4, r1
 800094e:	087f      	lsrs	r7, r7, #1
 8000950:	e6cf      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000952:	1acc      	subs	r4, r1, r3
 8000954:	42a1      	cmp	r1, r4
 8000956:	41bf      	sbcs	r7, r7
 8000958:	4643      	mov	r3, r8
 800095a:	427f      	negs	r7, r7
 800095c:	1a18      	subs	r0, r3, r0
 800095e:	4655      	mov	r5, sl
 8000960:	1bc7      	subs	r7, r0, r7
 8000962:	e5f7      	b.n	8000554 <__aeabi_dadd+0xac>
 8000964:	08c9      	lsrs	r1, r1, #3
 8000966:	077b      	lsls	r3, r7, #29
 8000968:	4655      	mov	r5, sl
 800096a:	430b      	orrs	r3, r1
 800096c:	08f8      	lsrs	r0, r7, #3
 800096e:	e6c8      	b.n	8000702 <__aeabi_dadd+0x25a>
 8000970:	2c00      	cmp	r4, #0
 8000972:	d000      	beq.n	8000976 <__aeabi_dadd+0x4ce>
 8000974:	e081      	b.n	8000a7a <__aeabi_dadd+0x5d2>
 8000976:	4643      	mov	r3, r8
 8000978:	430b      	orrs	r3, r1
 800097a:	d115      	bne.n	80009a8 <__aeabi_dadd+0x500>
 800097c:	2080      	movs	r0, #128	; 0x80
 800097e:	2500      	movs	r5, #0
 8000980:	0300      	lsls	r0, r0, #12
 8000982:	e6e3      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000984:	1a5c      	subs	r4, r3, r1
 8000986:	42a3      	cmp	r3, r4
 8000988:	419b      	sbcs	r3, r3
 800098a:	1bc7      	subs	r7, r0, r7
 800098c:	425b      	negs	r3, r3
 800098e:	2601      	movs	r6, #1
 8000990:	1aff      	subs	r7, r7, r3
 8000992:	e5da      	b.n	800054a <__aeabi_dadd+0xa2>
 8000994:	0742      	lsls	r2, r0, #29
 8000996:	08db      	lsrs	r3, r3, #3
 8000998:	4313      	orrs	r3, r2
 800099a:	08c0      	lsrs	r0, r0, #3
 800099c:	e6d2      	b.n	8000744 <__aeabi_dadd+0x29c>
 800099e:	0742      	lsls	r2, r0, #29
 80009a0:	08db      	lsrs	r3, r3, #3
 80009a2:	4313      	orrs	r3, r2
 80009a4:	08c0      	lsrs	r0, r0, #3
 80009a6:	e6ac      	b.n	8000702 <__aeabi_dadd+0x25a>
 80009a8:	4643      	mov	r3, r8
 80009aa:	4642      	mov	r2, r8
 80009ac:	08c9      	lsrs	r1, r1, #3
 80009ae:	075b      	lsls	r3, r3, #29
 80009b0:	4655      	mov	r5, sl
 80009b2:	430b      	orrs	r3, r1
 80009b4:	08d0      	lsrs	r0, r2, #3
 80009b6:	e6c5      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009b8:	4643      	mov	r3, r8
 80009ba:	4642      	mov	r2, r8
 80009bc:	075b      	lsls	r3, r3, #29
 80009be:	08c9      	lsrs	r1, r1, #3
 80009c0:	430b      	orrs	r3, r1
 80009c2:	08d0      	lsrs	r0, r2, #3
 80009c4:	e6be      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009c6:	4303      	orrs	r3, r0
 80009c8:	001c      	movs	r4, r3
 80009ca:	1e63      	subs	r3, r4, #1
 80009cc:	419c      	sbcs	r4, r3
 80009ce:	e6fc      	b.n	80007ca <__aeabi_dadd+0x322>
 80009d0:	0002      	movs	r2, r0
 80009d2:	3c20      	subs	r4, #32
 80009d4:	40e2      	lsrs	r2, r4
 80009d6:	0014      	movs	r4, r2
 80009d8:	4662      	mov	r2, ip
 80009da:	2a20      	cmp	r2, #32
 80009dc:	d003      	beq.n	80009e6 <__aeabi_dadd+0x53e>
 80009de:	2540      	movs	r5, #64	; 0x40
 80009e0:	1aad      	subs	r5, r5, r2
 80009e2:	40a8      	lsls	r0, r5
 80009e4:	4303      	orrs	r3, r0
 80009e6:	1e58      	subs	r0, r3, #1
 80009e8:	4183      	sbcs	r3, r0
 80009ea:	4323      	orrs	r3, r4
 80009ec:	e775      	b.n	80008da <__aeabi_dadd+0x432>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d0e2      	beq.n	80009b8 <__aeabi_dadd+0x510>
 80009f2:	003a      	movs	r2, r7
 80009f4:	430a      	orrs	r2, r1
 80009f6:	d0cd      	beq.n	8000994 <__aeabi_dadd+0x4ec>
 80009f8:	0742      	lsls	r2, r0, #29
 80009fa:	08db      	lsrs	r3, r3, #3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	0312      	lsls	r2, r2, #12
 8000a04:	4210      	tst	r0, r2
 8000a06:	d006      	beq.n	8000a16 <__aeabi_dadd+0x56e>
 8000a08:	08fc      	lsrs	r4, r7, #3
 8000a0a:	4214      	tst	r4, r2
 8000a0c:	d103      	bne.n	8000a16 <__aeabi_dadd+0x56e>
 8000a0e:	0020      	movs	r0, r4
 8000a10:	08cb      	lsrs	r3, r1, #3
 8000a12:	077a      	lsls	r2, r7, #29
 8000a14:	4313      	orrs	r3, r2
 8000a16:	0f5a      	lsrs	r2, r3, #29
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	0752      	lsls	r2, r2, #29
 8000a1c:	08db      	lsrs	r3, r3, #3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	e690      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000a22:	4643      	mov	r3, r8
 8000a24:	430b      	orrs	r3, r1
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x582>
 8000a28:	e709      	b.n	800083e <__aeabi_dadd+0x396>
 8000a2a:	4643      	mov	r3, r8
 8000a2c:	4642      	mov	r2, r8
 8000a2e:	08c9      	lsrs	r1, r1, #3
 8000a30:	075b      	lsls	r3, r3, #29
 8000a32:	4655      	mov	r5, sl
 8000a34:	430b      	orrs	r3, r1
 8000a36:	08d0      	lsrs	r0, r2, #3
 8000a38:	e666      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a3a:	1acc      	subs	r4, r1, r3
 8000a3c:	42a1      	cmp	r1, r4
 8000a3e:	4189      	sbcs	r1, r1
 8000a40:	1a3f      	subs	r7, r7, r0
 8000a42:	4249      	negs	r1, r1
 8000a44:	4655      	mov	r5, sl
 8000a46:	2601      	movs	r6, #1
 8000a48:	1a7f      	subs	r7, r7, r1
 8000a4a:	e57e      	b.n	800054a <__aeabi_dadd+0xa2>
 8000a4c:	4642      	mov	r2, r8
 8000a4e:	1a5c      	subs	r4, r3, r1
 8000a50:	1a87      	subs	r7, r0, r2
 8000a52:	42a3      	cmp	r3, r4
 8000a54:	4192      	sbcs	r2, r2
 8000a56:	4252      	negs	r2, r2
 8000a58:	1abf      	subs	r7, r7, r2
 8000a5a:	023a      	lsls	r2, r7, #8
 8000a5c:	d53d      	bpl.n	8000ada <__aeabi_dadd+0x632>
 8000a5e:	1acc      	subs	r4, r1, r3
 8000a60:	42a1      	cmp	r1, r4
 8000a62:	4189      	sbcs	r1, r1
 8000a64:	4643      	mov	r3, r8
 8000a66:	4249      	negs	r1, r1
 8000a68:	1a1f      	subs	r7, r3, r0
 8000a6a:	4655      	mov	r5, sl
 8000a6c:	1a7f      	subs	r7, r7, r1
 8000a6e:	e595      	b.n	800059c <__aeabi_dadd+0xf4>
 8000a70:	077b      	lsls	r3, r7, #29
 8000a72:	08c9      	lsrs	r1, r1, #3
 8000a74:	430b      	orrs	r3, r1
 8000a76:	08f8      	lsrs	r0, r7, #3
 8000a78:	e643      	b.n	8000702 <__aeabi_dadd+0x25a>
 8000a7a:	4644      	mov	r4, r8
 8000a7c:	08db      	lsrs	r3, r3, #3
 8000a7e:	430c      	orrs	r4, r1
 8000a80:	d130      	bne.n	8000ae4 <__aeabi_dadd+0x63c>
 8000a82:	0742      	lsls	r2, r0, #29
 8000a84:	4313      	orrs	r3, r2
 8000a86:	08c0      	lsrs	r0, r0, #3
 8000a88:	e65c      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000a8a:	077b      	lsls	r3, r7, #29
 8000a8c:	08c9      	lsrs	r1, r1, #3
 8000a8e:	430b      	orrs	r3, r1
 8000a90:	08f8      	lsrs	r0, r7, #3
 8000a92:	e639      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a94:	185c      	adds	r4, r3, r1
 8000a96:	429c      	cmp	r4, r3
 8000a98:	419b      	sbcs	r3, r3
 8000a9a:	4440      	add	r0, r8
 8000a9c:	425b      	negs	r3, r3
 8000a9e:	18c7      	adds	r7, r0, r3
 8000aa0:	023b      	lsls	r3, r7, #8
 8000aa2:	d400      	bmi.n	8000aa6 <__aeabi_dadd+0x5fe>
 8000aa4:	e625      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <__aeabi_dadd+0x674>)
 8000aa8:	2601      	movs	r6, #1
 8000aaa:	401f      	ands	r7, r3
 8000aac:	e621      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aae:	0004      	movs	r4, r0
 8000ab0:	3a20      	subs	r2, #32
 8000ab2:	40d4      	lsrs	r4, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	2a20      	cmp	r2, #32
 8000ab8:	d004      	beq.n	8000ac4 <__aeabi_dadd+0x61c>
 8000aba:	2240      	movs	r2, #64	; 0x40
 8000abc:	4666      	mov	r6, ip
 8000abe:	1b92      	subs	r2, r2, r6
 8000ac0:	4090      	lsls	r0, r2
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	1e5a      	subs	r2, r3, #1
 8000ac6:	4193      	sbcs	r3, r2
 8000ac8:	431c      	orrs	r4, r3
 8000aca:	e67e      	b.n	80007ca <__aeabi_dadd+0x322>
 8000acc:	185c      	adds	r4, r3, r1
 8000ace:	428c      	cmp	r4, r1
 8000ad0:	4189      	sbcs	r1, r1
 8000ad2:	4440      	add	r0, r8
 8000ad4:	4249      	negs	r1, r1
 8000ad6:	1847      	adds	r7, r0, r1
 8000ad8:	e6dd      	b.n	8000896 <__aeabi_dadd+0x3ee>
 8000ada:	0023      	movs	r3, r4
 8000adc:	433b      	orrs	r3, r7
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dadd+0x63a>
 8000ae0:	e6ad      	b.n	800083e <__aeabi_dadd+0x396>
 8000ae2:	e606      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000ae4:	0744      	lsls	r4, r0, #29
 8000ae6:	4323      	orrs	r3, r4
 8000ae8:	2480      	movs	r4, #128	; 0x80
 8000aea:	08c0      	lsrs	r0, r0, #3
 8000aec:	0324      	lsls	r4, r4, #12
 8000aee:	4220      	tst	r0, r4
 8000af0:	d008      	beq.n	8000b04 <__aeabi_dadd+0x65c>
 8000af2:	4642      	mov	r2, r8
 8000af4:	08d6      	lsrs	r6, r2, #3
 8000af6:	4226      	tst	r6, r4
 8000af8:	d104      	bne.n	8000b04 <__aeabi_dadd+0x65c>
 8000afa:	4655      	mov	r5, sl
 8000afc:	0030      	movs	r0, r6
 8000afe:	08cb      	lsrs	r3, r1, #3
 8000b00:	0751      	lsls	r1, r2, #29
 8000b02:	430b      	orrs	r3, r1
 8000b04:	0f5a      	lsrs	r2, r3, #29
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	08db      	lsrs	r3, r3, #3
 8000b0a:	0752      	lsls	r2, r2, #29
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	e619      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000b10:	2300      	movs	r3, #0
 8000b12:	4a01      	ldr	r2, [pc, #4]	; (8000b18 <__aeabi_dadd+0x670>)
 8000b14:	001f      	movs	r7, r3
 8000b16:	e55e      	b.n	80005d6 <__aeabi_dadd+0x12e>
 8000b18:	000007ff 	.word	0x000007ff
 8000b1c:	ff7fffff 	.word	0xff7fffff

08000b20 <__aeabi_ddiv>:
 8000b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b22:	4657      	mov	r7, sl
 8000b24:	464e      	mov	r6, r9
 8000b26:	4645      	mov	r5, r8
 8000b28:	46de      	mov	lr, fp
 8000b2a:	b5e0      	push	{r5, r6, r7, lr}
 8000b2c:	4681      	mov	r9, r0
 8000b2e:	0005      	movs	r5, r0
 8000b30:	030c      	lsls	r4, r1, #12
 8000b32:	0048      	lsls	r0, r1, #1
 8000b34:	4692      	mov	sl, r2
 8000b36:	001f      	movs	r7, r3
 8000b38:	b085      	sub	sp, #20
 8000b3a:	0b24      	lsrs	r4, r4, #12
 8000b3c:	0d40      	lsrs	r0, r0, #21
 8000b3e:	0fce      	lsrs	r6, r1, #31
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d100      	bne.n	8000b46 <__aeabi_ddiv+0x26>
 8000b44:	e156      	b.n	8000df4 <__aeabi_ddiv+0x2d4>
 8000b46:	4bd4      	ldr	r3, [pc, #848]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000b48:	4298      	cmp	r0, r3
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_ddiv+0x2e>
 8000b4c:	e172      	b.n	8000e34 <__aeabi_ddiv+0x314>
 8000b4e:	0f6b      	lsrs	r3, r5, #29
 8000b50:	00e4      	lsls	r4, r4, #3
 8000b52:	431c      	orrs	r4, r3
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	041b      	lsls	r3, r3, #16
 8000b58:	4323      	orrs	r3, r4
 8000b5a:	4698      	mov	r8, r3
 8000b5c:	4bcf      	ldr	r3, [pc, #828]	; (8000e9c <__aeabi_ddiv+0x37c>)
 8000b5e:	00ed      	lsls	r5, r5, #3
 8000b60:	469b      	mov	fp, r3
 8000b62:	2300      	movs	r3, #0
 8000b64:	4699      	mov	r9, r3
 8000b66:	4483      	add	fp, r0
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	033c      	lsls	r4, r7, #12
 8000b6c:	007b      	lsls	r3, r7, #1
 8000b6e:	4650      	mov	r0, sl
 8000b70:	0b24      	lsrs	r4, r4, #12
 8000b72:	0d5b      	lsrs	r3, r3, #21
 8000b74:	0fff      	lsrs	r7, r7, #31
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d100      	bne.n	8000b7c <__aeabi_ddiv+0x5c>
 8000b7a:	e11f      	b.n	8000dbc <__aeabi_ddiv+0x29c>
 8000b7c:	4ac6      	ldr	r2, [pc, #792]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d100      	bne.n	8000b84 <__aeabi_ddiv+0x64>
 8000b82:	e162      	b.n	8000e4a <__aeabi_ddiv+0x32a>
 8000b84:	49c5      	ldr	r1, [pc, #788]	; (8000e9c <__aeabi_ddiv+0x37c>)
 8000b86:	0f42      	lsrs	r2, r0, #29
 8000b88:	468c      	mov	ip, r1
 8000b8a:	00e4      	lsls	r4, r4, #3
 8000b8c:	4659      	mov	r1, fp
 8000b8e:	4314      	orrs	r4, r2
 8000b90:	2280      	movs	r2, #128	; 0x80
 8000b92:	4463      	add	r3, ip
 8000b94:	0412      	lsls	r2, r2, #16
 8000b96:	1acb      	subs	r3, r1, r3
 8000b98:	4314      	orrs	r4, r2
 8000b9a:	469b      	mov	fp, r3
 8000b9c:	00c2      	lsls	r2, r0, #3
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	0033      	movs	r3, r6
 8000ba2:	407b      	eors	r3, r7
 8000ba4:	469a      	mov	sl, r3
 8000ba6:	464b      	mov	r3, r9
 8000ba8:	2b0f      	cmp	r3, #15
 8000baa:	d827      	bhi.n	8000bfc <__aeabi_ddiv+0xdc>
 8000bac:	49bc      	ldr	r1, [pc, #752]	; (8000ea0 <__aeabi_ddiv+0x380>)
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	58cb      	ldr	r3, [r1, r3]
 8000bb2:	469f      	mov	pc, r3
 8000bb4:	46b2      	mov	sl, r6
 8000bb6:	9b00      	ldr	r3, [sp, #0]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d016      	beq.n	8000bea <__aeabi_ddiv+0xca>
 8000bbc:	2b03      	cmp	r3, #3
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_ddiv+0xa2>
 8000bc0:	e28e      	b.n	80010e0 <__aeabi_ddiv+0x5c0>
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d000      	beq.n	8000bc8 <__aeabi_ddiv+0xa8>
 8000bc6:	e0d9      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	2400      	movs	r4, #0
 8000bcc:	2500      	movs	r5, #0
 8000bce:	4652      	mov	r2, sl
 8000bd0:	051b      	lsls	r3, r3, #20
 8000bd2:	4323      	orrs	r3, r4
 8000bd4:	07d2      	lsls	r2, r2, #31
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	0028      	movs	r0, r5
 8000bda:	0019      	movs	r1, r3
 8000bdc:	b005      	add	sp, #20
 8000bde:	bcf0      	pop	{r4, r5, r6, r7}
 8000be0:	46bb      	mov	fp, r7
 8000be2:	46b2      	mov	sl, r6
 8000be4:	46a9      	mov	r9, r5
 8000be6:	46a0      	mov	r8, r4
 8000be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bea:	2400      	movs	r4, #0
 8000bec:	2500      	movs	r5, #0
 8000bee:	4baa      	ldr	r3, [pc, #680]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000bf0:	e7ed      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000bf2:	46ba      	mov	sl, r7
 8000bf4:	46a0      	mov	r8, r4
 8000bf6:	0015      	movs	r5, r2
 8000bf8:	9000      	str	r0, [sp, #0]
 8000bfa:	e7dc      	b.n	8000bb6 <__aeabi_ddiv+0x96>
 8000bfc:	4544      	cmp	r4, r8
 8000bfe:	d200      	bcs.n	8000c02 <__aeabi_ddiv+0xe2>
 8000c00:	e1c7      	b.n	8000f92 <__aeabi_ddiv+0x472>
 8000c02:	d100      	bne.n	8000c06 <__aeabi_ddiv+0xe6>
 8000c04:	e1c2      	b.n	8000f8c <__aeabi_ddiv+0x46c>
 8000c06:	2301      	movs	r3, #1
 8000c08:	425b      	negs	r3, r3
 8000c0a:	469c      	mov	ip, r3
 8000c0c:	002e      	movs	r6, r5
 8000c0e:	4640      	mov	r0, r8
 8000c10:	2500      	movs	r5, #0
 8000c12:	44e3      	add	fp, ip
 8000c14:	0223      	lsls	r3, r4, #8
 8000c16:	0e14      	lsrs	r4, r2, #24
 8000c18:	431c      	orrs	r4, r3
 8000c1a:	0c1b      	lsrs	r3, r3, #16
 8000c1c:	4699      	mov	r9, r3
 8000c1e:	0423      	lsls	r3, r4, #16
 8000c20:	0c1f      	lsrs	r7, r3, #16
 8000c22:	0212      	lsls	r2, r2, #8
 8000c24:	4649      	mov	r1, r9
 8000c26:	9200      	str	r2, [sp, #0]
 8000c28:	9701      	str	r7, [sp, #4]
 8000c2a:	f7ff fb0f 	bl	800024c <__aeabi_uidivmod>
 8000c2e:	0002      	movs	r2, r0
 8000c30:	437a      	muls	r2, r7
 8000c32:	040b      	lsls	r3, r1, #16
 8000c34:	0c31      	lsrs	r1, r6, #16
 8000c36:	4680      	mov	r8, r0
 8000c38:	4319      	orrs	r1, r3
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	d907      	bls.n	8000c4e <__aeabi_ddiv+0x12e>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425b      	negs	r3, r3
 8000c42:	469c      	mov	ip, r3
 8000c44:	1909      	adds	r1, r1, r4
 8000c46:	44e0      	add	r8, ip
 8000c48:	428c      	cmp	r4, r1
 8000c4a:	d800      	bhi.n	8000c4e <__aeabi_ddiv+0x12e>
 8000c4c:	e207      	b.n	800105e <__aeabi_ddiv+0x53e>
 8000c4e:	1a88      	subs	r0, r1, r2
 8000c50:	4649      	mov	r1, r9
 8000c52:	f7ff fafb 	bl	800024c <__aeabi_uidivmod>
 8000c56:	0409      	lsls	r1, r1, #16
 8000c58:	468c      	mov	ip, r1
 8000c5a:	0431      	lsls	r1, r6, #16
 8000c5c:	4666      	mov	r6, ip
 8000c5e:	9a01      	ldr	r2, [sp, #4]
 8000c60:	0c09      	lsrs	r1, r1, #16
 8000c62:	4342      	muls	r2, r0
 8000c64:	0003      	movs	r3, r0
 8000c66:	4331      	orrs	r1, r6
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	d904      	bls.n	8000c76 <__aeabi_ddiv+0x156>
 8000c6c:	1909      	adds	r1, r1, r4
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	428c      	cmp	r4, r1
 8000c72:	d800      	bhi.n	8000c76 <__aeabi_ddiv+0x156>
 8000c74:	e1ed      	b.n	8001052 <__aeabi_ddiv+0x532>
 8000c76:	1a88      	subs	r0, r1, r2
 8000c78:	4642      	mov	r2, r8
 8000c7a:	0412      	lsls	r2, r2, #16
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	4690      	mov	r8, r2
 8000c80:	4641      	mov	r1, r8
 8000c82:	9b00      	ldr	r3, [sp, #0]
 8000c84:	040e      	lsls	r6, r1, #16
 8000c86:	0c1b      	lsrs	r3, r3, #16
 8000c88:	001f      	movs	r7, r3
 8000c8a:	9302      	str	r3, [sp, #8]
 8000c8c:	9b00      	ldr	r3, [sp, #0]
 8000c8e:	0c36      	lsrs	r6, r6, #16
 8000c90:	041b      	lsls	r3, r3, #16
 8000c92:	0c19      	lsrs	r1, r3, #16
 8000c94:	000b      	movs	r3, r1
 8000c96:	4373      	muls	r3, r6
 8000c98:	0c12      	lsrs	r2, r2, #16
 8000c9a:	437e      	muls	r6, r7
 8000c9c:	9103      	str	r1, [sp, #12]
 8000c9e:	4351      	muls	r1, r2
 8000ca0:	437a      	muls	r2, r7
 8000ca2:	0c1f      	lsrs	r7, r3, #16
 8000ca4:	46bc      	mov	ip, r7
 8000ca6:	1876      	adds	r6, r6, r1
 8000ca8:	4466      	add	r6, ip
 8000caa:	42b1      	cmp	r1, r6
 8000cac:	d903      	bls.n	8000cb6 <__aeabi_ddiv+0x196>
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	468c      	mov	ip, r1
 8000cb4:	4462      	add	r2, ip
 8000cb6:	0c31      	lsrs	r1, r6, #16
 8000cb8:	188a      	adds	r2, r1, r2
 8000cba:	0431      	lsls	r1, r6, #16
 8000cbc:	041e      	lsls	r6, r3, #16
 8000cbe:	0c36      	lsrs	r6, r6, #16
 8000cc0:	198e      	adds	r6, r1, r6
 8000cc2:	4290      	cmp	r0, r2
 8000cc4:	d302      	bcc.n	8000ccc <__aeabi_ddiv+0x1ac>
 8000cc6:	d112      	bne.n	8000cee <__aeabi_ddiv+0x1ce>
 8000cc8:	42b5      	cmp	r5, r6
 8000cca:	d210      	bcs.n	8000cee <__aeabi_ddiv+0x1ce>
 8000ccc:	4643      	mov	r3, r8
 8000cce:	1e59      	subs	r1, r3, #1
 8000cd0:	9b00      	ldr	r3, [sp, #0]
 8000cd2:	469c      	mov	ip, r3
 8000cd4:	4465      	add	r5, ip
 8000cd6:	001f      	movs	r7, r3
 8000cd8:	429d      	cmp	r5, r3
 8000cda:	419b      	sbcs	r3, r3
 8000cdc:	425b      	negs	r3, r3
 8000cde:	191b      	adds	r3, r3, r4
 8000ce0:	18c0      	adds	r0, r0, r3
 8000ce2:	4284      	cmp	r4, r0
 8000ce4:	d200      	bcs.n	8000ce8 <__aeabi_ddiv+0x1c8>
 8000ce6:	e1a0      	b.n	800102a <__aeabi_ddiv+0x50a>
 8000ce8:	d100      	bne.n	8000cec <__aeabi_ddiv+0x1cc>
 8000cea:	e19b      	b.n	8001024 <__aeabi_ddiv+0x504>
 8000cec:	4688      	mov	r8, r1
 8000cee:	1bae      	subs	r6, r5, r6
 8000cf0:	42b5      	cmp	r5, r6
 8000cf2:	41ad      	sbcs	r5, r5
 8000cf4:	1a80      	subs	r0, r0, r2
 8000cf6:	426d      	negs	r5, r5
 8000cf8:	1b40      	subs	r0, r0, r5
 8000cfa:	4284      	cmp	r4, r0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_ddiv+0x1e0>
 8000cfe:	e1d5      	b.n	80010ac <__aeabi_ddiv+0x58c>
 8000d00:	4649      	mov	r1, r9
 8000d02:	f7ff faa3 	bl	800024c <__aeabi_uidivmod>
 8000d06:	9a01      	ldr	r2, [sp, #4]
 8000d08:	040b      	lsls	r3, r1, #16
 8000d0a:	4342      	muls	r2, r0
 8000d0c:	0c31      	lsrs	r1, r6, #16
 8000d0e:	0005      	movs	r5, r0
 8000d10:	4319      	orrs	r1, r3
 8000d12:	428a      	cmp	r2, r1
 8000d14:	d900      	bls.n	8000d18 <__aeabi_ddiv+0x1f8>
 8000d16:	e16c      	b.n	8000ff2 <__aeabi_ddiv+0x4d2>
 8000d18:	1a88      	subs	r0, r1, r2
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	f7ff fa96 	bl	800024c <__aeabi_uidivmod>
 8000d20:	9a01      	ldr	r2, [sp, #4]
 8000d22:	0436      	lsls	r6, r6, #16
 8000d24:	4342      	muls	r2, r0
 8000d26:	0409      	lsls	r1, r1, #16
 8000d28:	0c36      	lsrs	r6, r6, #16
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	430e      	orrs	r6, r1
 8000d2e:	42b2      	cmp	r2, r6
 8000d30:	d900      	bls.n	8000d34 <__aeabi_ddiv+0x214>
 8000d32:	e153      	b.n	8000fdc <__aeabi_ddiv+0x4bc>
 8000d34:	9803      	ldr	r0, [sp, #12]
 8000d36:	1ab6      	subs	r6, r6, r2
 8000d38:	0002      	movs	r2, r0
 8000d3a:	042d      	lsls	r5, r5, #16
 8000d3c:	431d      	orrs	r5, r3
 8000d3e:	9f02      	ldr	r7, [sp, #8]
 8000d40:	042b      	lsls	r3, r5, #16
 8000d42:	0c1b      	lsrs	r3, r3, #16
 8000d44:	435a      	muls	r2, r3
 8000d46:	437b      	muls	r3, r7
 8000d48:	469c      	mov	ip, r3
 8000d4a:	0c29      	lsrs	r1, r5, #16
 8000d4c:	4348      	muls	r0, r1
 8000d4e:	0c13      	lsrs	r3, r2, #16
 8000d50:	4484      	add	ip, r0
 8000d52:	4463      	add	r3, ip
 8000d54:	4379      	muls	r1, r7
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d903      	bls.n	8000d62 <__aeabi_ddiv+0x242>
 8000d5a:	2080      	movs	r0, #128	; 0x80
 8000d5c:	0240      	lsls	r0, r0, #9
 8000d5e:	4684      	mov	ip, r0
 8000d60:	4461      	add	r1, ip
 8000d62:	0c18      	lsrs	r0, r3, #16
 8000d64:	0412      	lsls	r2, r2, #16
 8000d66:	041b      	lsls	r3, r3, #16
 8000d68:	0c12      	lsrs	r2, r2, #16
 8000d6a:	1841      	adds	r1, r0, r1
 8000d6c:	189b      	adds	r3, r3, r2
 8000d6e:	428e      	cmp	r6, r1
 8000d70:	d200      	bcs.n	8000d74 <__aeabi_ddiv+0x254>
 8000d72:	e0ff      	b.n	8000f74 <__aeabi_ddiv+0x454>
 8000d74:	d100      	bne.n	8000d78 <__aeabi_ddiv+0x258>
 8000d76:	e0fa      	b.n	8000f6e <__aeabi_ddiv+0x44e>
 8000d78:	2301      	movs	r3, #1
 8000d7a:	431d      	orrs	r5, r3
 8000d7c:	4a49      	ldr	r2, [pc, #292]	; (8000ea4 <__aeabi_ddiv+0x384>)
 8000d7e:	445a      	add	r2, fp
 8000d80:	2a00      	cmp	r2, #0
 8000d82:	dc00      	bgt.n	8000d86 <__aeabi_ddiv+0x266>
 8000d84:	e0aa      	b.n	8000edc <__aeabi_ddiv+0x3bc>
 8000d86:	076b      	lsls	r3, r5, #29
 8000d88:	d000      	beq.n	8000d8c <__aeabi_ddiv+0x26c>
 8000d8a:	e13d      	b.n	8001008 <__aeabi_ddiv+0x4e8>
 8000d8c:	08ed      	lsrs	r5, r5, #3
 8000d8e:	4643      	mov	r3, r8
 8000d90:	01db      	lsls	r3, r3, #7
 8000d92:	d506      	bpl.n	8000da2 <__aeabi_ddiv+0x282>
 8000d94:	4642      	mov	r2, r8
 8000d96:	4b44      	ldr	r3, [pc, #272]	; (8000ea8 <__aeabi_ddiv+0x388>)
 8000d98:	401a      	ands	r2, r3
 8000d9a:	4690      	mov	r8, r2
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	00d2      	lsls	r2, r2, #3
 8000da0:	445a      	add	r2, fp
 8000da2:	4b42      	ldr	r3, [pc, #264]	; (8000eac <__aeabi_ddiv+0x38c>)
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dd00      	ble.n	8000daa <__aeabi_ddiv+0x28a>
 8000da8:	e71f      	b.n	8000bea <__aeabi_ddiv+0xca>
 8000daa:	4643      	mov	r3, r8
 8000dac:	075b      	lsls	r3, r3, #29
 8000dae:	431d      	orrs	r5, r3
 8000db0:	4643      	mov	r3, r8
 8000db2:	0552      	lsls	r2, r2, #21
 8000db4:	025c      	lsls	r4, r3, #9
 8000db6:	0b24      	lsrs	r4, r4, #12
 8000db8:	0d53      	lsrs	r3, r2, #21
 8000dba:	e708      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000dbc:	4652      	mov	r2, sl
 8000dbe:	4322      	orrs	r2, r4
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_ddiv+0x2a4>
 8000dc2:	e07b      	b.n	8000ebc <__aeabi_ddiv+0x39c>
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_ddiv+0x2aa>
 8000dc8:	e0fa      	b.n	8000fc0 <__aeabi_ddiv+0x4a0>
 8000dca:	0020      	movs	r0, r4
 8000dcc:	f001 f952 	bl	8002074 <__clzsi2>
 8000dd0:	0002      	movs	r2, r0
 8000dd2:	3a0b      	subs	r2, #11
 8000dd4:	231d      	movs	r3, #29
 8000dd6:	0001      	movs	r1, r0
 8000dd8:	1a9b      	subs	r3, r3, r2
 8000dda:	4652      	mov	r2, sl
 8000ddc:	3908      	subs	r1, #8
 8000dde:	40da      	lsrs	r2, r3
 8000de0:	408c      	lsls	r4, r1
 8000de2:	4314      	orrs	r4, r2
 8000de4:	4652      	mov	r2, sl
 8000de6:	408a      	lsls	r2, r1
 8000de8:	4b31      	ldr	r3, [pc, #196]	; (8000eb0 <__aeabi_ddiv+0x390>)
 8000dea:	4458      	add	r0, fp
 8000dec:	469b      	mov	fp, r3
 8000dee:	4483      	add	fp, r0
 8000df0:	2000      	movs	r0, #0
 8000df2:	e6d5      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000df4:	464b      	mov	r3, r9
 8000df6:	4323      	orrs	r3, r4
 8000df8:	4698      	mov	r8, r3
 8000dfa:	d044      	beq.n	8000e86 <__aeabi_ddiv+0x366>
 8000dfc:	2c00      	cmp	r4, #0
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_ddiv+0x2e2>
 8000e00:	e0ce      	b.n	8000fa0 <__aeabi_ddiv+0x480>
 8000e02:	0020      	movs	r0, r4
 8000e04:	f001 f936 	bl	8002074 <__clzsi2>
 8000e08:	0001      	movs	r1, r0
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	390b      	subs	r1, #11
 8000e0e:	231d      	movs	r3, #29
 8000e10:	1a5b      	subs	r3, r3, r1
 8000e12:	4649      	mov	r1, r9
 8000e14:	0010      	movs	r0, r2
 8000e16:	40d9      	lsrs	r1, r3
 8000e18:	3808      	subs	r0, #8
 8000e1a:	4084      	lsls	r4, r0
 8000e1c:	000b      	movs	r3, r1
 8000e1e:	464d      	mov	r5, r9
 8000e20:	4323      	orrs	r3, r4
 8000e22:	4698      	mov	r8, r3
 8000e24:	4085      	lsls	r5, r0
 8000e26:	4823      	ldr	r0, [pc, #140]	; (8000eb4 <__aeabi_ddiv+0x394>)
 8000e28:	1a83      	subs	r3, r0, r2
 8000e2a:	469b      	mov	fp, r3
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	4699      	mov	r9, r3
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	e69a      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e34:	464b      	mov	r3, r9
 8000e36:	4323      	orrs	r3, r4
 8000e38:	4698      	mov	r8, r3
 8000e3a:	d11d      	bne.n	8000e78 <__aeabi_ddiv+0x358>
 8000e3c:	2308      	movs	r3, #8
 8000e3e:	4699      	mov	r9, r3
 8000e40:	3b06      	subs	r3, #6
 8000e42:	2500      	movs	r5, #0
 8000e44:	4683      	mov	fp, r0
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	e68f      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e4a:	4652      	mov	r2, sl
 8000e4c:	4322      	orrs	r2, r4
 8000e4e:	d109      	bne.n	8000e64 <__aeabi_ddiv+0x344>
 8000e50:	2302      	movs	r3, #2
 8000e52:	4649      	mov	r1, r9
 8000e54:	4319      	orrs	r1, r3
 8000e56:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <__aeabi_ddiv+0x398>)
 8000e58:	4689      	mov	r9, r1
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	2400      	movs	r4, #0
 8000e5e:	2002      	movs	r0, #2
 8000e60:	44e3      	add	fp, ip
 8000e62:	e69d      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000e64:	2303      	movs	r3, #3
 8000e66:	464a      	mov	r2, r9
 8000e68:	431a      	orrs	r2, r3
 8000e6a:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <__aeabi_ddiv+0x398>)
 8000e6c:	4691      	mov	r9, r2
 8000e6e:	469c      	mov	ip, r3
 8000e70:	4652      	mov	r2, sl
 8000e72:	2003      	movs	r0, #3
 8000e74:	44e3      	add	fp, ip
 8000e76:	e693      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000e78:	230c      	movs	r3, #12
 8000e7a:	4699      	mov	r9, r3
 8000e7c:	3b09      	subs	r3, #9
 8000e7e:	46a0      	mov	r8, r4
 8000e80:	4683      	mov	fp, r0
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	e671      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e86:	2304      	movs	r3, #4
 8000e88:	4699      	mov	r9, r3
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	469b      	mov	fp, r3
 8000e8e:	3301      	adds	r3, #1
 8000e90:	2500      	movs	r5, #0
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	e669      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	000007ff 	.word	0x000007ff
 8000e9c:	fffffc01 	.word	0xfffffc01
 8000ea0:	08009570 	.word	0x08009570
 8000ea4:	000003ff 	.word	0x000003ff
 8000ea8:	feffffff 	.word	0xfeffffff
 8000eac:	000007fe 	.word	0x000007fe
 8000eb0:	000003f3 	.word	0x000003f3
 8000eb4:	fffffc0d 	.word	0xfffffc0d
 8000eb8:	fffff801 	.word	0xfffff801
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	4319      	orrs	r1, r3
 8000ec2:	4689      	mov	r9, r1
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	e66a      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2480      	movs	r4, #128	; 0x80
 8000ece:	469a      	mov	sl, r3
 8000ed0:	2500      	movs	r5, #0
 8000ed2:	4b8a      	ldr	r3, [pc, #552]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000ed4:	0324      	lsls	r4, r4, #12
 8000ed6:	e67a      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000ed8:	2501      	movs	r5, #1
 8000eda:	426d      	negs	r5, r5
 8000edc:	2301      	movs	r3, #1
 8000ede:	1a9b      	subs	r3, r3, r2
 8000ee0:	2b38      	cmp	r3, #56	; 0x38
 8000ee2:	dd00      	ble.n	8000ee6 <__aeabi_ddiv+0x3c6>
 8000ee4:	e670      	b.n	8000bc8 <__aeabi_ddiv+0xa8>
 8000ee6:	2b1f      	cmp	r3, #31
 8000ee8:	dc00      	bgt.n	8000eec <__aeabi_ddiv+0x3cc>
 8000eea:	e0bf      	b.n	800106c <__aeabi_ddiv+0x54c>
 8000eec:	211f      	movs	r1, #31
 8000eee:	4249      	negs	r1, r1
 8000ef0:	1a8a      	subs	r2, r1, r2
 8000ef2:	4641      	mov	r1, r8
 8000ef4:	40d1      	lsrs	r1, r2
 8000ef6:	000a      	movs	r2, r1
 8000ef8:	2b20      	cmp	r3, #32
 8000efa:	d004      	beq.n	8000f06 <__aeabi_ddiv+0x3e6>
 8000efc:	4641      	mov	r1, r8
 8000efe:	4b80      	ldr	r3, [pc, #512]	; (8001100 <__aeabi_ddiv+0x5e0>)
 8000f00:	445b      	add	r3, fp
 8000f02:	4099      	lsls	r1, r3
 8000f04:	430d      	orrs	r5, r1
 8000f06:	1e6b      	subs	r3, r5, #1
 8000f08:	419d      	sbcs	r5, r3
 8000f0a:	2307      	movs	r3, #7
 8000f0c:	432a      	orrs	r2, r5
 8000f0e:	001d      	movs	r5, r3
 8000f10:	2400      	movs	r4, #0
 8000f12:	4015      	ands	r5, r2
 8000f14:	4213      	tst	r3, r2
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0x3fa>
 8000f18:	e0d4      	b.n	80010c4 <__aeabi_ddiv+0x5a4>
 8000f1a:	210f      	movs	r1, #15
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4011      	ands	r1, r2
 8000f20:	2904      	cmp	r1, #4
 8000f22:	d100      	bne.n	8000f26 <__aeabi_ddiv+0x406>
 8000f24:	e0cb      	b.n	80010be <__aeabi_ddiv+0x59e>
 8000f26:	1d11      	adds	r1, r2, #4
 8000f28:	4291      	cmp	r1, r2
 8000f2a:	4192      	sbcs	r2, r2
 8000f2c:	4252      	negs	r2, r2
 8000f2e:	189b      	adds	r3, r3, r2
 8000f30:	000a      	movs	r2, r1
 8000f32:	0219      	lsls	r1, r3, #8
 8000f34:	d400      	bmi.n	8000f38 <__aeabi_ddiv+0x418>
 8000f36:	e0c2      	b.n	80010be <__aeabi_ddiv+0x59e>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	2400      	movs	r4, #0
 8000f3c:	2500      	movs	r5, #0
 8000f3e:	e646      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	4641      	mov	r1, r8
 8000f44:	031b      	lsls	r3, r3, #12
 8000f46:	4219      	tst	r1, r3
 8000f48:	d008      	beq.n	8000f5c <__aeabi_ddiv+0x43c>
 8000f4a:	421c      	tst	r4, r3
 8000f4c:	d106      	bne.n	8000f5c <__aeabi_ddiv+0x43c>
 8000f4e:	431c      	orrs	r4, r3
 8000f50:	0324      	lsls	r4, r4, #12
 8000f52:	46ba      	mov	sl, r7
 8000f54:	0015      	movs	r5, r2
 8000f56:	4b69      	ldr	r3, [pc, #420]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000f58:	0b24      	lsrs	r4, r4, #12
 8000f5a:	e638      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f5c:	2480      	movs	r4, #128	; 0x80
 8000f5e:	4643      	mov	r3, r8
 8000f60:	0324      	lsls	r4, r4, #12
 8000f62:	431c      	orrs	r4, r3
 8000f64:	0324      	lsls	r4, r4, #12
 8000f66:	46b2      	mov	sl, r6
 8000f68:	4b64      	ldr	r3, [pc, #400]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000f6a:	0b24      	lsrs	r4, r4, #12
 8000f6c:	e62f      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d100      	bne.n	8000f74 <__aeabi_ddiv+0x454>
 8000f72:	e703      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 8000f74:	19a6      	adds	r6, r4, r6
 8000f76:	1e68      	subs	r0, r5, #1
 8000f78:	42a6      	cmp	r6, r4
 8000f7a:	d200      	bcs.n	8000f7e <__aeabi_ddiv+0x45e>
 8000f7c:	e08d      	b.n	800109a <__aeabi_ddiv+0x57a>
 8000f7e:	428e      	cmp	r6, r1
 8000f80:	d200      	bcs.n	8000f84 <__aeabi_ddiv+0x464>
 8000f82:	e0a3      	b.n	80010cc <__aeabi_ddiv+0x5ac>
 8000f84:	d100      	bne.n	8000f88 <__aeabi_ddiv+0x468>
 8000f86:	e0b3      	b.n	80010f0 <__aeabi_ddiv+0x5d0>
 8000f88:	0005      	movs	r5, r0
 8000f8a:	e6f5      	b.n	8000d78 <__aeabi_ddiv+0x258>
 8000f8c:	42aa      	cmp	r2, r5
 8000f8e:	d900      	bls.n	8000f92 <__aeabi_ddiv+0x472>
 8000f90:	e639      	b.n	8000c06 <__aeabi_ddiv+0xe6>
 8000f92:	4643      	mov	r3, r8
 8000f94:	07de      	lsls	r6, r3, #31
 8000f96:	0858      	lsrs	r0, r3, #1
 8000f98:	086b      	lsrs	r3, r5, #1
 8000f9a:	431e      	orrs	r6, r3
 8000f9c:	07ed      	lsls	r5, r5, #31
 8000f9e:	e639      	b.n	8000c14 <__aeabi_ddiv+0xf4>
 8000fa0:	4648      	mov	r0, r9
 8000fa2:	f001 f867 	bl	8002074 <__clzsi2>
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	0002      	movs	r2, r0
 8000faa:	3115      	adds	r1, #21
 8000fac:	3220      	adds	r2, #32
 8000fae:	291c      	cmp	r1, #28
 8000fb0:	dc00      	bgt.n	8000fb4 <__aeabi_ddiv+0x494>
 8000fb2:	e72c      	b.n	8000e0e <__aeabi_ddiv+0x2ee>
 8000fb4:	464b      	mov	r3, r9
 8000fb6:	3808      	subs	r0, #8
 8000fb8:	4083      	lsls	r3, r0
 8000fba:	2500      	movs	r5, #0
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	e732      	b.n	8000e26 <__aeabi_ddiv+0x306>
 8000fc0:	f001 f858 	bl	8002074 <__clzsi2>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	001a      	movs	r2, r3
 8000fc8:	3215      	adds	r2, #21
 8000fca:	3020      	adds	r0, #32
 8000fcc:	2a1c      	cmp	r2, #28
 8000fce:	dc00      	bgt.n	8000fd2 <__aeabi_ddiv+0x4b2>
 8000fd0:	e700      	b.n	8000dd4 <__aeabi_ddiv+0x2b4>
 8000fd2:	4654      	mov	r4, sl
 8000fd4:	3b08      	subs	r3, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	409c      	lsls	r4, r3
 8000fda:	e705      	b.n	8000de8 <__aeabi_ddiv+0x2c8>
 8000fdc:	1936      	adds	r6, r6, r4
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	42b4      	cmp	r4, r6
 8000fe2:	d900      	bls.n	8000fe6 <__aeabi_ddiv+0x4c6>
 8000fe4:	e6a6      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000fe6:	42b2      	cmp	r2, r6
 8000fe8:	d800      	bhi.n	8000fec <__aeabi_ddiv+0x4cc>
 8000fea:	e6a3      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000fec:	1e83      	subs	r3, r0, #2
 8000fee:	1936      	adds	r6, r6, r4
 8000ff0:	e6a0      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000ff2:	1909      	adds	r1, r1, r4
 8000ff4:	3d01      	subs	r5, #1
 8000ff6:	428c      	cmp	r4, r1
 8000ff8:	d900      	bls.n	8000ffc <__aeabi_ddiv+0x4dc>
 8000ffa:	e68d      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8000ffc:	428a      	cmp	r2, r1
 8000ffe:	d800      	bhi.n	8001002 <__aeabi_ddiv+0x4e2>
 8001000:	e68a      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8001002:	1e85      	subs	r5, r0, #2
 8001004:	1909      	adds	r1, r1, r4
 8001006:	e687      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8001008:	230f      	movs	r3, #15
 800100a:	402b      	ands	r3, r5
 800100c:	2b04      	cmp	r3, #4
 800100e:	d100      	bne.n	8001012 <__aeabi_ddiv+0x4f2>
 8001010:	e6bc      	b.n	8000d8c <__aeabi_ddiv+0x26c>
 8001012:	2305      	movs	r3, #5
 8001014:	425b      	negs	r3, r3
 8001016:	42ab      	cmp	r3, r5
 8001018:	419b      	sbcs	r3, r3
 800101a:	3504      	adds	r5, #4
 800101c:	425b      	negs	r3, r3
 800101e:	08ed      	lsrs	r5, r5, #3
 8001020:	4498      	add	r8, r3
 8001022:	e6b4      	b.n	8000d8e <__aeabi_ddiv+0x26e>
 8001024:	42af      	cmp	r7, r5
 8001026:	d900      	bls.n	800102a <__aeabi_ddiv+0x50a>
 8001028:	e660      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 800102a:	4282      	cmp	r2, r0
 800102c:	d804      	bhi.n	8001038 <__aeabi_ddiv+0x518>
 800102e:	d000      	beq.n	8001032 <__aeabi_ddiv+0x512>
 8001030:	e65c      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 8001032:	42ae      	cmp	r6, r5
 8001034:	d800      	bhi.n	8001038 <__aeabi_ddiv+0x518>
 8001036:	e659      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 8001038:	2302      	movs	r3, #2
 800103a:	425b      	negs	r3, r3
 800103c:	469c      	mov	ip, r3
 800103e:	9b00      	ldr	r3, [sp, #0]
 8001040:	44e0      	add	r8, ip
 8001042:	469c      	mov	ip, r3
 8001044:	4465      	add	r5, ip
 8001046:	429d      	cmp	r5, r3
 8001048:	419b      	sbcs	r3, r3
 800104a:	425b      	negs	r3, r3
 800104c:	191b      	adds	r3, r3, r4
 800104e:	18c0      	adds	r0, r0, r3
 8001050:	e64d      	b.n	8000cee <__aeabi_ddiv+0x1ce>
 8001052:	428a      	cmp	r2, r1
 8001054:	d800      	bhi.n	8001058 <__aeabi_ddiv+0x538>
 8001056:	e60e      	b.n	8000c76 <__aeabi_ddiv+0x156>
 8001058:	1e83      	subs	r3, r0, #2
 800105a:	1909      	adds	r1, r1, r4
 800105c:	e60b      	b.n	8000c76 <__aeabi_ddiv+0x156>
 800105e:	428a      	cmp	r2, r1
 8001060:	d800      	bhi.n	8001064 <__aeabi_ddiv+0x544>
 8001062:	e5f4      	b.n	8000c4e <__aeabi_ddiv+0x12e>
 8001064:	1e83      	subs	r3, r0, #2
 8001066:	4698      	mov	r8, r3
 8001068:	1909      	adds	r1, r1, r4
 800106a:	e5f0      	b.n	8000c4e <__aeabi_ddiv+0x12e>
 800106c:	4925      	ldr	r1, [pc, #148]	; (8001104 <__aeabi_ddiv+0x5e4>)
 800106e:	0028      	movs	r0, r5
 8001070:	4459      	add	r1, fp
 8001072:	408d      	lsls	r5, r1
 8001074:	4642      	mov	r2, r8
 8001076:	408a      	lsls	r2, r1
 8001078:	1e69      	subs	r1, r5, #1
 800107a:	418d      	sbcs	r5, r1
 800107c:	4641      	mov	r1, r8
 800107e:	40d8      	lsrs	r0, r3
 8001080:	40d9      	lsrs	r1, r3
 8001082:	4302      	orrs	r2, r0
 8001084:	432a      	orrs	r2, r5
 8001086:	000b      	movs	r3, r1
 8001088:	0751      	lsls	r1, r2, #29
 800108a:	d100      	bne.n	800108e <__aeabi_ddiv+0x56e>
 800108c:	e751      	b.n	8000f32 <__aeabi_ddiv+0x412>
 800108e:	210f      	movs	r1, #15
 8001090:	4011      	ands	r1, r2
 8001092:	2904      	cmp	r1, #4
 8001094:	d000      	beq.n	8001098 <__aeabi_ddiv+0x578>
 8001096:	e746      	b.n	8000f26 <__aeabi_ddiv+0x406>
 8001098:	e74b      	b.n	8000f32 <__aeabi_ddiv+0x412>
 800109a:	0005      	movs	r5, r0
 800109c:	428e      	cmp	r6, r1
 800109e:	d000      	beq.n	80010a2 <__aeabi_ddiv+0x582>
 80010a0:	e66a      	b.n	8000d78 <__aeabi_ddiv+0x258>
 80010a2:	9a00      	ldr	r2, [sp, #0]
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d000      	beq.n	80010aa <__aeabi_ddiv+0x58a>
 80010a8:	e666      	b.n	8000d78 <__aeabi_ddiv+0x258>
 80010aa:	e667      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 80010ac:	4a16      	ldr	r2, [pc, #88]	; (8001108 <__aeabi_ddiv+0x5e8>)
 80010ae:	445a      	add	r2, fp
 80010b0:	2a00      	cmp	r2, #0
 80010b2:	dc00      	bgt.n	80010b6 <__aeabi_ddiv+0x596>
 80010b4:	e710      	b.n	8000ed8 <__aeabi_ddiv+0x3b8>
 80010b6:	2301      	movs	r3, #1
 80010b8:	2500      	movs	r5, #0
 80010ba:	4498      	add	r8, r3
 80010bc:	e667      	b.n	8000d8e <__aeabi_ddiv+0x26e>
 80010be:	075d      	lsls	r5, r3, #29
 80010c0:	025b      	lsls	r3, r3, #9
 80010c2:	0b1c      	lsrs	r4, r3, #12
 80010c4:	08d2      	lsrs	r2, r2, #3
 80010c6:	2300      	movs	r3, #0
 80010c8:	4315      	orrs	r5, r2
 80010ca:	e580      	b.n	8000bce <__aeabi_ddiv+0xae>
 80010cc:	9800      	ldr	r0, [sp, #0]
 80010ce:	3d02      	subs	r5, #2
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	4282      	cmp	r2, r0
 80010d4:	41bf      	sbcs	r7, r7
 80010d6:	427f      	negs	r7, r7
 80010d8:	193c      	adds	r4, r7, r4
 80010da:	1936      	adds	r6, r6, r4
 80010dc:	9200      	str	r2, [sp, #0]
 80010de:	e7dd      	b.n	800109c <__aeabi_ddiv+0x57c>
 80010e0:	2480      	movs	r4, #128	; 0x80
 80010e2:	4643      	mov	r3, r8
 80010e4:	0324      	lsls	r4, r4, #12
 80010e6:	431c      	orrs	r4, r3
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <__aeabi_ddiv+0x5dc>)
 80010ec:	0b24      	lsrs	r4, r4, #12
 80010ee:	e56e      	b.n	8000bce <__aeabi_ddiv+0xae>
 80010f0:	9a00      	ldr	r2, [sp, #0]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3ea      	bcc.n	80010cc <__aeabi_ddiv+0x5ac>
 80010f6:	0005      	movs	r5, r0
 80010f8:	e7d3      	b.n	80010a2 <__aeabi_ddiv+0x582>
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	000007ff 	.word	0x000007ff
 8001100:	0000043e 	.word	0x0000043e
 8001104:	0000041e 	.word	0x0000041e
 8001108:	000003ff 	.word	0x000003ff

0800110c <__eqdf2>:
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	464e      	mov	r6, r9
 8001110:	4645      	mov	r5, r8
 8001112:	46de      	mov	lr, fp
 8001114:	4657      	mov	r7, sl
 8001116:	4690      	mov	r8, r2
 8001118:	b5e0      	push	{r5, r6, r7, lr}
 800111a:	0017      	movs	r7, r2
 800111c:	031a      	lsls	r2, r3, #12
 800111e:	0b12      	lsrs	r2, r2, #12
 8001120:	0005      	movs	r5, r0
 8001122:	4684      	mov	ip, r0
 8001124:	4819      	ldr	r0, [pc, #100]	; (800118c <__eqdf2+0x80>)
 8001126:	030e      	lsls	r6, r1, #12
 8001128:	004c      	lsls	r4, r1, #1
 800112a:	4691      	mov	r9, r2
 800112c:	005a      	lsls	r2, r3, #1
 800112e:	0fdb      	lsrs	r3, r3, #31
 8001130:	469b      	mov	fp, r3
 8001132:	0b36      	lsrs	r6, r6, #12
 8001134:	0d64      	lsrs	r4, r4, #21
 8001136:	0fc9      	lsrs	r1, r1, #31
 8001138:	0d52      	lsrs	r2, r2, #21
 800113a:	4284      	cmp	r4, r0
 800113c:	d019      	beq.n	8001172 <__eqdf2+0x66>
 800113e:	4282      	cmp	r2, r0
 8001140:	d010      	beq.n	8001164 <__eqdf2+0x58>
 8001142:	2001      	movs	r0, #1
 8001144:	4294      	cmp	r4, r2
 8001146:	d10e      	bne.n	8001166 <__eqdf2+0x5a>
 8001148:	454e      	cmp	r6, r9
 800114a:	d10c      	bne.n	8001166 <__eqdf2+0x5a>
 800114c:	2001      	movs	r0, #1
 800114e:	45c4      	cmp	ip, r8
 8001150:	d109      	bne.n	8001166 <__eqdf2+0x5a>
 8001152:	4559      	cmp	r1, fp
 8001154:	d017      	beq.n	8001186 <__eqdf2+0x7a>
 8001156:	2c00      	cmp	r4, #0
 8001158:	d105      	bne.n	8001166 <__eqdf2+0x5a>
 800115a:	0030      	movs	r0, r6
 800115c:	4328      	orrs	r0, r5
 800115e:	1e43      	subs	r3, r0, #1
 8001160:	4198      	sbcs	r0, r3
 8001162:	e000      	b.n	8001166 <__eqdf2+0x5a>
 8001164:	2001      	movs	r0, #1
 8001166:	bcf0      	pop	{r4, r5, r6, r7}
 8001168:	46bb      	mov	fp, r7
 800116a:	46b2      	mov	sl, r6
 800116c:	46a9      	mov	r9, r5
 800116e:	46a0      	mov	r8, r4
 8001170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001172:	0033      	movs	r3, r6
 8001174:	2001      	movs	r0, #1
 8001176:	432b      	orrs	r3, r5
 8001178:	d1f5      	bne.n	8001166 <__eqdf2+0x5a>
 800117a:	42a2      	cmp	r2, r4
 800117c:	d1f3      	bne.n	8001166 <__eqdf2+0x5a>
 800117e:	464b      	mov	r3, r9
 8001180:	433b      	orrs	r3, r7
 8001182:	d1f0      	bne.n	8001166 <__eqdf2+0x5a>
 8001184:	e7e2      	b.n	800114c <__eqdf2+0x40>
 8001186:	2000      	movs	r0, #0
 8001188:	e7ed      	b.n	8001166 <__eqdf2+0x5a>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000007ff 	.word	0x000007ff

08001190 <__gedf2>:
 8001190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001192:	4647      	mov	r7, r8
 8001194:	46ce      	mov	lr, r9
 8001196:	0004      	movs	r4, r0
 8001198:	0018      	movs	r0, r3
 800119a:	0016      	movs	r6, r2
 800119c:	031b      	lsls	r3, r3, #12
 800119e:	0b1b      	lsrs	r3, r3, #12
 80011a0:	4d2d      	ldr	r5, [pc, #180]	; (8001258 <__gedf2+0xc8>)
 80011a2:	004a      	lsls	r2, r1, #1
 80011a4:	4699      	mov	r9, r3
 80011a6:	b580      	push	{r7, lr}
 80011a8:	0043      	lsls	r3, r0, #1
 80011aa:	030f      	lsls	r7, r1, #12
 80011ac:	46a4      	mov	ip, r4
 80011ae:	46b0      	mov	r8, r6
 80011b0:	0b3f      	lsrs	r7, r7, #12
 80011b2:	0d52      	lsrs	r2, r2, #21
 80011b4:	0fc9      	lsrs	r1, r1, #31
 80011b6:	0d5b      	lsrs	r3, r3, #21
 80011b8:	0fc0      	lsrs	r0, r0, #31
 80011ba:	42aa      	cmp	r2, r5
 80011bc:	d021      	beq.n	8001202 <__gedf2+0x72>
 80011be:	42ab      	cmp	r3, r5
 80011c0:	d013      	beq.n	80011ea <__gedf2+0x5a>
 80011c2:	2a00      	cmp	r2, #0
 80011c4:	d122      	bne.n	800120c <__gedf2+0x7c>
 80011c6:	433c      	orrs	r4, r7
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <__gedf2+0x42>
 80011cc:	464d      	mov	r5, r9
 80011ce:	432e      	orrs	r6, r5
 80011d0:	d022      	beq.n	8001218 <__gedf2+0x88>
 80011d2:	2c00      	cmp	r4, #0
 80011d4:	d010      	beq.n	80011f8 <__gedf2+0x68>
 80011d6:	4281      	cmp	r1, r0
 80011d8:	d022      	beq.n	8001220 <__gedf2+0x90>
 80011da:	2002      	movs	r0, #2
 80011dc:	3901      	subs	r1, #1
 80011de:	4008      	ands	r0, r1
 80011e0:	3801      	subs	r0, #1
 80011e2:	bcc0      	pop	{r6, r7}
 80011e4:	46b9      	mov	r9, r7
 80011e6:	46b0      	mov	r8, r6
 80011e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ea:	464d      	mov	r5, r9
 80011ec:	432e      	orrs	r6, r5
 80011ee:	d129      	bne.n	8001244 <__gedf2+0xb4>
 80011f0:	2a00      	cmp	r2, #0
 80011f2:	d1f0      	bne.n	80011d6 <__gedf2+0x46>
 80011f4:	433c      	orrs	r4, r7
 80011f6:	d1ee      	bne.n	80011d6 <__gedf2+0x46>
 80011f8:	2800      	cmp	r0, #0
 80011fa:	d1f2      	bne.n	80011e2 <__gedf2+0x52>
 80011fc:	2001      	movs	r0, #1
 80011fe:	4240      	negs	r0, r0
 8001200:	e7ef      	b.n	80011e2 <__gedf2+0x52>
 8001202:	003d      	movs	r5, r7
 8001204:	4325      	orrs	r5, r4
 8001206:	d11d      	bne.n	8001244 <__gedf2+0xb4>
 8001208:	4293      	cmp	r3, r2
 800120a:	d0ee      	beq.n	80011ea <__gedf2+0x5a>
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1e2      	bne.n	80011d6 <__gedf2+0x46>
 8001210:	464c      	mov	r4, r9
 8001212:	4326      	orrs	r6, r4
 8001214:	d1df      	bne.n	80011d6 <__gedf2+0x46>
 8001216:	e7e0      	b.n	80011da <__gedf2+0x4a>
 8001218:	2000      	movs	r0, #0
 800121a:	2c00      	cmp	r4, #0
 800121c:	d0e1      	beq.n	80011e2 <__gedf2+0x52>
 800121e:	e7dc      	b.n	80011da <__gedf2+0x4a>
 8001220:	429a      	cmp	r2, r3
 8001222:	dc0a      	bgt.n	800123a <__gedf2+0xaa>
 8001224:	dbe8      	blt.n	80011f8 <__gedf2+0x68>
 8001226:	454f      	cmp	r7, r9
 8001228:	d8d7      	bhi.n	80011da <__gedf2+0x4a>
 800122a:	d00e      	beq.n	800124a <__gedf2+0xba>
 800122c:	2000      	movs	r0, #0
 800122e:	454f      	cmp	r7, r9
 8001230:	d2d7      	bcs.n	80011e2 <__gedf2+0x52>
 8001232:	2900      	cmp	r1, #0
 8001234:	d0e2      	beq.n	80011fc <__gedf2+0x6c>
 8001236:	0008      	movs	r0, r1
 8001238:	e7d3      	b.n	80011e2 <__gedf2+0x52>
 800123a:	4243      	negs	r3, r0
 800123c:	4158      	adcs	r0, r3
 800123e:	0040      	lsls	r0, r0, #1
 8001240:	3801      	subs	r0, #1
 8001242:	e7ce      	b.n	80011e2 <__gedf2+0x52>
 8001244:	2002      	movs	r0, #2
 8001246:	4240      	negs	r0, r0
 8001248:	e7cb      	b.n	80011e2 <__gedf2+0x52>
 800124a:	45c4      	cmp	ip, r8
 800124c:	d8c5      	bhi.n	80011da <__gedf2+0x4a>
 800124e:	2000      	movs	r0, #0
 8001250:	45c4      	cmp	ip, r8
 8001252:	d2c6      	bcs.n	80011e2 <__gedf2+0x52>
 8001254:	e7ed      	b.n	8001232 <__gedf2+0xa2>
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	000007ff 	.word	0x000007ff

0800125c <__ledf2>:
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	4647      	mov	r7, r8
 8001260:	46ce      	mov	lr, r9
 8001262:	0004      	movs	r4, r0
 8001264:	0018      	movs	r0, r3
 8001266:	0016      	movs	r6, r2
 8001268:	031b      	lsls	r3, r3, #12
 800126a:	0b1b      	lsrs	r3, r3, #12
 800126c:	4d2c      	ldr	r5, [pc, #176]	; (8001320 <__ledf2+0xc4>)
 800126e:	004a      	lsls	r2, r1, #1
 8001270:	4699      	mov	r9, r3
 8001272:	b580      	push	{r7, lr}
 8001274:	0043      	lsls	r3, r0, #1
 8001276:	030f      	lsls	r7, r1, #12
 8001278:	46a4      	mov	ip, r4
 800127a:	46b0      	mov	r8, r6
 800127c:	0b3f      	lsrs	r7, r7, #12
 800127e:	0d52      	lsrs	r2, r2, #21
 8001280:	0fc9      	lsrs	r1, r1, #31
 8001282:	0d5b      	lsrs	r3, r3, #21
 8001284:	0fc0      	lsrs	r0, r0, #31
 8001286:	42aa      	cmp	r2, r5
 8001288:	d00d      	beq.n	80012a6 <__ledf2+0x4a>
 800128a:	42ab      	cmp	r3, r5
 800128c:	d010      	beq.n	80012b0 <__ledf2+0x54>
 800128e:	2a00      	cmp	r2, #0
 8001290:	d127      	bne.n	80012e2 <__ledf2+0x86>
 8001292:	433c      	orrs	r4, r7
 8001294:	2b00      	cmp	r3, #0
 8001296:	d111      	bne.n	80012bc <__ledf2+0x60>
 8001298:	464d      	mov	r5, r9
 800129a:	432e      	orrs	r6, r5
 800129c:	d10e      	bne.n	80012bc <__ledf2+0x60>
 800129e:	2000      	movs	r0, #0
 80012a0:	2c00      	cmp	r4, #0
 80012a2:	d015      	beq.n	80012d0 <__ledf2+0x74>
 80012a4:	e00e      	b.n	80012c4 <__ledf2+0x68>
 80012a6:	003d      	movs	r5, r7
 80012a8:	4325      	orrs	r5, r4
 80012aa:	d110      	bne.n	80012ce <__ledf2+0x72>
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d118      	bne.n	80012e2 <__ledf2+0x86>
 80012b0:	464d      	mov	r5, r9
 80012b2:	432e      	orrs	r6, r5
 80012b4:	d10b      	bne.n	80012ce <__ledf2+0x72>
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d102      	bne.n	80012c0 <__ledf2+0x64>
 80012ba:	433c      	orrs	r4, r7
 80012bc:	2c00      	cmp	r4, #0
 80012be:	d00b      	beq.n	80012d8 <__ledf2+0x7c>
 80012c0:	4281      	cmp	r1, r0
 80012c2:	d014      	beq.n	80012ee <__ledf2+0x92>
 80012c4:	2002      	movs	r0, #2
 80012c6:	3901      	subs	r1, #1
 80012c8:	4008      	ands	r0, r1
 80012ca:	3801      	subs	r0, #1
 80012cc:	e000      	b.n	80012d0 <__ledf2+0x74>
 80012ce:	2002      	movs	r0, #2
 80012d0:	bcc0      	pop	{r6, r7}
 80012d2:	46b9      	mov	r9, r7
 80012d4:	46b0      	mov	r8, r6
 80012d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d8:	2800      	cmp	r0, #0
 80012da:	d1f9      	bne.n	80012d0 <__ledf2+0x74>
 80012dc:	2001      	movs	r0, #1
 80012de:	4240      	negs	r0, r0
 80012e0:	e7f6      	b.n	80012d0 <__ledf2+0x74>
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1ec      	bne.n	80012c0 <__ledf2+0x64>
 80012e6:	464c      	mov	r4, r9
 80012e8:	4326      	orrs	r6, r4
 80012ea:	d1e9      	bne.n	80012c0 <__ledf2+0x64>
 80012ec:	e7ea      	b.n	80012c4 <__ledf2+0x68>
 80012ee:	429a      	cmp	r2, r3
 80012f0:	dd04      	ble.n	80012fc <__ledf2+0xa0>
 80012f2:	4243      	negs	r3, r0
 80012f4:	4158      	adcs	r0, r3
 80012f6:	0040      	lsls	r0, r0, #1
 80012f8:	3801      	subs	r0, #1
 80012fa:	e7e9      	b.n	80012d0 <__ledf2+0x74>
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbeb      	blt.n	80012d8 <__ledf2+0x7c>
 8001300:	454f      	cmp	r7, r9
 8001302:	d8df      	bhi.n	80012c4 <__ledf2+0x68>
 8001304:	d006      	beq.n	8001314 <__ledf2+0xb8>
 8001306:	2000      	movs	r0, #0
 8001308:	454f      	cmp	r7, r9
 800130a:	d2e1      	bcs.n	80012d0 <__ledf2+0x74>
 800130c:	2900      	cmp	r1, #0
 800130e:	d0e5      	beq.n	80012dc <__ledf2+0x80>
 8001310:	0008      	movs	r0, r1
 8001312:	e7dd      	b.n	80012d0 <__ledf2+0x74>
 8001314:	45c4      	cmp	ip, r8
 8001316:	d8d5      	bhi.n	80012c4 <__ledf2+0x68>
 8001318:	2000      	movs	r0, #0
 800131a:	45c4      	cmp	ip, r8
 800131c:	d2d8      	bcs.n	80012d0 <__ledf2+0x74>
 800131e:	e7f5      	b.n	800130c <__ledf2+0xb0>
 8001320:	000007ff 	.word	0x000007ff

08001324 <__aeabi_dmul>:
 8001324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001326:	4657      	mov	r7, sl
 8001328:	464e      	mov	r6, r9
 800132a:	4645      	mov	r5, r8
 800132c:	46de      	mov	lr, fp
 800132e:	b5e0      	push	{r5, r6, r7, lr}
 8001330:	4698      	mov	r8, r3
 8001332:	030c      	lsls	r4, r1, #12
 8001334:	004b      	lsls	r3, r1, #1
 8001336:	0006      	movs	r6, r0
 8001338:	4692      	mov	sl, r2
 800133a:	b087      	sub	sp, #28
 800133c:	0b24      	lsrs	r4, r4, #12
 800133e:	0d5b      	lsrs	r3, r3, #21
 8001340:	0fcf      	lsrs	r7, r1, #31
 8001342:	2b00      	cmp	r3, #0
 8001344:	d100      	bne.n	8001348 <__aeabi_dmul+0x24>
 8001346:	e15c      	b.n	8001602 <__aeabi_dmul+0x2de>
 8001348:	4ad9      	ldr	r2, [pc, #868]	; (80016b0 <__aeabi_dmul+0x38c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d100      	bne.n	8001350 <__aeabi_dmul+0x2c>
 800134e:	e175      	b.n	800163c <__aeabi_dmul+0x318>
 8001350:	0f42      	lsrs	r2, r0, #29
 8001352:	00e4      	lsls	r4, r4, #3
 8001354:	4314      	orrs	r4, r2
 8001356:	2280      	movs	r2, #128	; 0x80
 8001358:	0412      	lsls	r2, r2, #16
 800135a:	4314      	orrs	r4, r2
 800135c:	4ad5      	ldr	r2, [pc, #852]	; (80016b4 <__aeabi_dmul+0x390>)
 800135e:	00c5      	lsls	r5, r0, #3
 8001360:	4694      	mov	ip, r2
 8001362:	4463      	add	r3, ip
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2300      	movs	r3, #0
 8001368:	4699      	mov	r9, r3
 800136a:	469b      	mov	fp, r3
 800136c:	4643      	mov	r3, r8
 800136e:	4642      	mov	r2, r8
 8001370:	031e      	lsls	r6, r3, #12
 8001372:	0fd2      	lsrs	r2, r2, #31
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4650      	mov	r0, sl
 8001378:	4690      	mov	r8, r2
 800137a:	0b36      	lsrs	r6, r6, #12
 800137c:	0d5b      	lsrs	r3, r3, #21
 800137e:	d100      	bne.n	8001382 <__aeabi_dmul+0x5e>
 8001380:	e120      	b.n	80015c4 <__aeabi_dmul+0x2a0>
 8001382:	4acb      	ldr	r2, [pc, #812]	; (80016b0 <__aeabi_dmul+0x38c>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d100      	bne.n	800138a <__aeabi_dmul+0x66>
 8001388:	e162      	b.n	8001650 <__aeabi_dmul+0x32c>
 800138a:	49ca      	ldr	r1, [pc, #808]	; (80016b4 <__aeabi_dmul+0x390>)
 800138c:	0f42      	lsrs	r2, r0, #29
 800138e:	468c      	mov	ip, r1
 8001390:	9900      	ldr	r1, [sp, #0]
 8001392:	4463      	add	r3, ip
 8001394:	00f6      	lsls	r6, r6, #3
 8001396:	468c      	mov	ip, r1
 8001398:	4316      	orrs	r6, r2
 800139a:	2280      	movs	r2, #128	; 0x80
 800139c:	449c      	add	ip, r3
 800139e:	0412      	lsls	r2, r2, #16
 80013a0:	4663      	mov	r3, ip
 80013a2:	4316      	orrs	r6, r2
 80013a4:	00c2      	lsls	r2, r0, #3
 80013a6:	2000      	movs	r0, #0
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	9900      	ldr	r1, [sp, #0]
 80013ac:	4643      	mov	r3, r8
 80013ae:	3101      	adds	r1, #1
 80013b0:	468c      	mov	ip, r1
 80013b2:	4649      	mov	r1, r9
 80013b4:	407b      	eors	r3, r7
 80013b6:	9301      	str	r3, [sp, #4]
 80013b8:	290f      	cmp	r1, #15
 80013ba:	d826      	bhi.n	800140a <__aeabi_dmul+0xe6>
 80013bc:	4bbe      	ldr	r3, [pc, #760]	; (80016b8 <__aeabi_dmul+0x394>)
 80013be:	0089      	lsls	r1, r1, #2
 80013c0:	5859      	ldr	r1, [r3, r1]
 80013c2:	468f      	mov	pc, r1
 80013c4:	4643      	mov	r3, r8
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	0034      	movs	r4, r6
 80013ca:	0015      	movs	r5, r2
 80013cc:	4683      	mov	fp, r0
 80013ce:	465b      	mov	r3, fp
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d016      	beq.n	8001402 <__aeabi_dmul+0xde>
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d100      	bne.n	80013da <__aeabi_dmul+0xb6>
 80013d8:	e203      	b.n	80017e2 <__aeabi_dmul+0x4be>
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d000      	beq.n	80013e0 <__aeabi_dmul+0xbc>
 80013de:	e0cd      	b.n	800157c <__aeabi_dmul+0x258>
 80013e0:	2200      	movs	r2, #0
 80013e2:	2400      	movs	r4, #0
 80013e4:	2500      	movs	r5, #0
 80013e6:	9b01      	ldr	r3, [sp, #4]
 80013e8:	0512      	lsls	r2, r2, #20
 80013ea:	4322      	orrs	r2, r4
 80013ec:	07db      	lsls	r3, r3, #31
 80013ee:	431a      	orrs	r2, r3
 80013f0:	0028      	movs	r0, r5
 80013f2:	0011      	movs	r1, r2
 80013f4:	b007      	add	sp, #28
 80013f6:	bcf0      	pop	{r4, r5, r6, r7}
 80013f8:	46bb      	mov	fp, r7
 80013fa:	46b2      	mov	sl, r6
 80013fc:	46a9      	mov	r9, r5
 80013fe:	46a0      	mov	r8, r4
 8001400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001402:	2400      	movs	r4, #0
 8001404:	2500      	movs	r5, #0
 8001406:	4aaa      	ldr	r2, [pc, #680]	; (80016b0 <__aeabi_dmul+0x38c>)
 8001408:	e7ed      	b.n	80013e6 <__aeabi_dmul+0xc2>
 800140a:	0c28      	lsrs	r0, r5, #16
 800140c:	042d      	lsls	r5, r5, #16
 800140e:	0c2d      	lsrs	r5, r5, #16
 8001410:	002b      	movs	r3, r5
 8001412:	0c11      	lsrs	r1, r2, #16
 8001414:	0412      	lsls	r2, r2, #16
 8001416:	0c12      	lsrs	r2, r2, #16
 8001418:	4353      	muls	r3, r2
 800141a:	4698      	mov	r8, r3
 800141c:	0013      	movs	r3, r2
 800141e:	002f      	movs	r7, r5
 8001420:	4343      	muls	r3, r0
 8001422:	4699      	mov	r9, r3
 8001424:	434f      	muls	r7, r1
 8001426:	444f      	add	r7, r9
 8001428:	46bb      	mov	fp, r7
 800142a:	4647      	mov	r7, r8
 800142c:	000b      	movs	r3, r1
 800142e:	0c3f      	lsrs	r7, r7, #16
 8001430:	46ba      	mov	sl, r7
 8001432:	4343      	muls	r3, r0
 8001434:	44da      	add	sl, fp
 8001436:	9302      	str	r3, [sp, #8]
 8001438:	45d1      	cmp	r9, sl
 800143a:	d904      	bls.n	8001446 <__aeabi_dmul+0x122>
 800143c:	2780      	movs	r7, #128	; 0x80
 800143e:	027f      	lsls	r7, r7, #9
 8001440:	46b9      	mov	r9, r7
 8001442:	444b      	add	r3, r9
 8001444:	9302      	str	r3, [sp, #8]
 8001446:	4653      	mov	r3, sl
 8001448:	0c1b      	lsrs	r3, r3, #16
 800144a:	469b      	mov	fp, r3
 800144c:	4653      	mov	r3, sl
 800144e:	041f      	lsls	r7, r3, #16
 8001450:	4643      	mov	r3, r8
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	0c1b      	lsrs	r3, r3, #16
 8001456:	4698      	mov	r8, r3
 8001458:	003b      	movs	r3, r7
 800145a:	4443      	add	r3, r8
 800145c:	9304      	str	r3, [sp, #16]
 800145e:	0c33      	lsrs	r3, r6, #16
 8001460:	0436      	lsls	r6, r6, #16
 8001462:	0c36      	lsrs	r6, r6, #16
 8001464:	4698      	mov	r8, r3
 8001466:	0033      	movs	r3, r6
 8001468:	4343      	muls	r3, r0
 800146a:	4699      	mov	r9, r3
 800146c:	4643      	mov	r3, r8
 800146e:	4343      	muls	r3, r0
 8001470:	002f      	movs	r7, r5
 8001472:	469a      	mov	sl, r3
 8001474:	4643      	mov	r3, r8
 8001476:	4377      	muls	r7, r6
 8001478:	435d      	muls	r5, r3
 800147a:	0c38      	lsrs	r0, r7, #16
 800147c:	444d      	add	r5, r9
 800147e:	1945      	adds	r5, r0, r5
 8001480:	45a9      	cmp	r9, r5
 8001482:	d903      	bls.n	800148c <__aeabi_dmul+0x168>
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	4699      	mov	r9, r3
 800148a:	44ca      	add	sl, r9
 800148c:	043f      	lsls	r7, r7, #16
 800148e:	0c28      	lsrs	r0, r5, #16
 8001490:	0c3f      	lsrs	r7, r7, #16
 8001492:	042d      	lsls	r5, r5, #16
 8001494:	19ed      	adds	r5, r5, r7
 8001496:	0c27      	lsrs	r7, r4, #16
 8001498:	0424      	lsls	r4, r4, #16
 800149a:	0c24      	lsrs	r4, r4, #16
 800149c:	0003      	movs	r3, r0
 800149e:	0020      	movs	r0, r4
 80014a0:	4350      	muls	r0, r2
 80014a2:	437a      	muls	r2, r7
 80014a4:	4691      	mov	r9, r2
 80014a6:	003a      	movs	r2, r7
 80014a8:	4453      	add	r3, sl
 80014aa:	9305      	str	r3, [sp, #20]
 80014ac:	0c03      	lsrs	r3, r0, #16
 80014ae:	469a      	mov	sl, r3
 80014b0:	434a      	muls	r2, r1
 80014b2:	4361      	muls	r1, r4
 80014b4:	4449      	add	r1, r9
 80014b6:	4451      	add	r1, sl
 80014b8:	44ab      	add	fp, r5
 80014ba:	4589      	cmp	r9, r1
 80014bc:	d903      	bls.n	80014c6 <__aeabi_dmul+0x1a2>
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	025b      	lsls	r3, r3, #9
 80014c2:	4699      	mov	r9, r3
 80014c4:	444a      	add	r2, r9
 80014c6:	0400      	lsls	r0, r0, #16
 80014c8:	0c0b      	lsrs	r3, r1, #16
 80014ca:	0c00      	lsrs	r0, r0, #16
 80014cc:	0409      	lsls	r1, r1, #16
 80014ce:	1809      	adds	r1, r1, r0
 80014d0:	0020      	movs	r0, r4
 80014d2:	4699      	mov	r9, r3
 80014d4:	4643      	mov	r3, r8
 80014d6:	4370      	muls	r0, r6
 80014d8:	435c      	muls	r4, r3
 80014da:	437e      	muls	r6, r7
 80014dc:	435f      	muls	r7, r3
 80014de:	0c03      	lsrs	r3, r0, #16
 80014e0:	4698      	mov	r8, r3
 80014e2:	19a4      	adds	r4, r4, r6
 80014e4:	4444      	add	r4, r8
 80014e6:	444a      	add	r2, r9
 80014e8:	9703      	str	r7, [sp, #12]
 80014ea:	42a6      	cmp	r6, r4
 80014ec:	d904      	bls.n	80014f8 <__aeabi_dmul+0x1d4>
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	025b      	lsls	r3, r3, #9
 80014f2:	4698      	mov	r8, r3
 80014f4:	4447      	add	r7, r8
 80014f6:	9703      	str	r7, [sp, #12]
 80014f8:	0423      	lsls	r3, r4, #16
 80014fa:	9e02      	ldr	r6, [sp, #8]
 80014fc:	469a      	mov	sl, r3
 80014fe:	9b05      	ldr	r3, [sp, #20]
 8001500:	445e      	add	r6, fp
 8001502:	4698      	mov	r8, r3
 8001504:	42ae      	cmp	r6, r5
 8001506:	41ad      	sbcs	r5, r5
 8001508:	1876      	adds	r6, r6, r1
 800150a:	428e      	cmp	r6, r1
 800150c:	4189      	sbcs	r1, r1
 800150e:	0400      	lsls	r0, r0, #16
 8001510:	0c00      	lsrs	r0, r0, #16
 8001512:	4450      	add	r0, sl
 8001514:	4440      	add	r0, r8
 8001516:	426d      	negs	r5, r5
 8001518:	1947      	adds	r7, r0, r5
 800151a:	46b8      	mov	r8, r7
 800151c:	4693      	mov	fp, r2
 800151e:	4249      	negs	r1, r1
 8001520:	4689      	mov	r9, r1
 8001522:	44c3      	add	fp, r8
 8001524:	44d9      	add	r9, fp
 8001526:	4298      	cmp	r0, r3
 8001528:	4180      	sbcs	r0, r0
 800152a:	45a8      	cmp	r8, r5
 800152c:	41ad      	sbcs	r5, r5
 800152e:	4593      	cmp	fp, r2
 8001530:	4192      	sbcs	r2, r2
 8001532:	4589      	cmp	r9, r1
 8001534:	4189      	sbcs	r1, r1
 8001536:	426d      	negs	r5, r5
 8001538:	4240      	negs	r0, r0
 800153a:	4328      	orrs	r0, r5
 800153c:	0c24      	lsrs	r4, r4, #16
 800153e:	4252      	negs	r2, r2
 8001540:	4249      	negs	r1, r1
 8001542:	430a      	orrs	r2, r1
 8001544:	9b03      	ldr	r3, [sp, #12]
 8001546:	1900      	adds	r0, r0, r4
 8001548:	1880      	adds	r0, r0, r2
 800154a:	18c7      	adds	r7, r0, r3
 800154c:	464b      	mov	r3, r9
 800154e:	0ddc      	lsrs	r4, r3, #23
 8001550:	9b04      	ldr	r3, [sp, #16]
 8001552:	0275      	lsls	r5, r6, #9
 8001554:	431d      	orrs	r5, r3
 8001556:	1e6a      	subs	r2, r5, #1
 8001558:	4195      	sbcs	r5, r2
 800155a:	464b      	mov	r3, r9
 800155c:	0df6      	lsrs	r6, r6, #23
 800155e:	027f      	lsls	r7, r7, #9
 8001560:	4335      	orrs	r5, r6
 8001562:	025a      	lsls	r2, r3, #9
 8001564:	433c      	orrs	r4, r7
 8001566:	4315      	orrs	r5, r2
 8001568:	01fb      	lsls	r3, r7, #7
 800156a:	d400      	bmi.n	800156e <__aeabi_dmul+0x24a>
 800156c:	e11c      	b.n	80017a8 <__aeabi_dmul+0x484>
 800156e:	2101      	movs	r1, #1
 8001570:	086a      	lsrs	r2, r5, #1
 8001572:	400d      	ands	r5, r1
 8001574:	4315      	orrs	r5, r2
 8001576:	07e2      	lsls	r2, r4, #31
 8001578:	4315      	orrs	r5, r2
 800157a:	0864      	lsrs	r4, r4, #1
 800157c:	494f      	ldr	r1, [pc, #316]	; (80016bc <__aeabi_dmul+0x398>)
 800157e:	4461      	add	r1, ip
 8001580:	2900      	cmp	r1, #0
 8001582:	dc00      	bgt.n	8001586 <__aeabi_dmul+0x262>
 8001584:	e0b0      	b.n	80016e8 <__aeabi_dmul+0x3c4>
 8001586:	076b      	lsls	r3, r5, #29
 8001588:	d009      	beq.n	800159e <__aeabi_dmul+0x27a>
 800158a:	220f      	movs	r2, #15
 800158c:	402a      	ands	r2, r5
 800158e:	2a04      	cmp	r2, #4
 8001590:	d005      	beq.n	800159e <__aeabi_dmul+0x27a>
 8001592:	1d2a      	adds	r2, r5, #4
 8001594:	42aa      	cmp	r2, r5
 8001596:	41ad      	sbcs	r5, r5
 8001598:	426d      	negs	r5, r5
 800159a:	1964      	adds	r4, r4, r5
 800159c:	0015      	movs	r5, r2
 800159e:	01e3      	lsls	r3, r4, #7
 80015a0:	d504      	bpl.n	80015ac <__aeabi_dmul+0x288>
 80015a2:	2180      	movs	r1, #128	; 0x80
 80015a4:	4a46      	ldr	r2, [pc, #280]	; (80016c0 <__aeabi_dmul+0x39c>)
 80015a6:	00c9      	lsls	r1, r1, #3
 80015a8:	4014      	ands	r4, r2
 80015aa:	4461      	add	r1, ip
 80015ac:	4a45      	ldr	r2, [pc, #276]	; (80016c4 <__aeabi_dmul+0x3a0>)
 80015ae:	4291      	cmp	r1, r2
 80015b0:	dd00      	ble.n	80015b4 <__aeabi_dmul+0x290>
 80015b2:	e726      	b.n	8001402 <__aeabi_dmul+0xde>
 80015b4:	0762      	lsls	r2, r4, #29
 80015b6:	08ed      	lsrs	r5, r5, #3
 80015b8:	0264      	lsls	r4, r4, #9
 80015ba:	0549      	lsls	r1, r1, #21
 80015bc:	4315      	orrs	r5, r2
 80015be:	0b24      	lsrs	r4, r4, #12
 80015c0:	0d4a      	lsrs	r2, r1, #21
 80015c2:	e710      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80015c4:	4652      	mov	r2, sl
 80015c6:	4332      	orrs	r2, r6
 80015c8:	d100      	bne.n	80015cc <__aeabi_dmul+0x2a8>
 80015ca:	e07f      	b.n	80016cc <__aeabi_dmul+0x3a8>
 80015cc:	2e00      	cmp	r6, #0
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0x2ae>
 80015d0:	e0dc      	b.n	800178c <__aeabi_dmul+0x468>
 80015d2:	0030      	movs	r0, r6
 80015d4:	f000 fd4e 	bl	8002074 <__clzsi2>
 80015d8:	0002      	movs	r2, r0
 80015da:	3a0b      	subs	r2, #11
 80015dc:	231d      	movs	r3, #29
 80015de:	0001      	movs	r1, r0
 80015e0:	1a9b      	subs	r3, r3, r2
 80015e2:	4652      	mov	r2, sl
 80015e4:	3908      	subs	r1, #8
 80015e6:	40da      	lsrs	r2, r3
 80015e8:	408e      	lsls	r6, r1
 80015ea:	4316      	orrs	r6, r2
 80015ec:	4652      	mov	r2, sl
 80015ee:	408a      	lsls	r2, r1
 80015f0:	9b00      	ldr	r3, [sp, #0]
 80015f2:	4935      	ldr	r1, [pc, #212]	; (80016c8 <__aeabi_dmul+0x3a4>)
 80015f4:	1a18      	subs	r0, r3, r0
 80015f6:	0003      	movs	r3, r0
 80015f8:	468c      	mov	ip, r1
 80015fa:	4463      	add	r3, ip
 80015fc:	2000      	movs	r0, #0
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	e6d3      	b.n	80013aa <__aeabi_dmul+0x86>
 8001602:	0025      	movs	r5, r4
 8001604:	4305      	orrs	r5, r0
 8001606:	d04a      	beq.n	800169e <__aeabi_dmul+0x37a>
 8001608:	2c00      	cmp	r4, #0
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0x2ea>
 800160c:	e0b0      	b.n	8001770 <__aeabi_dmul+0x44c>
 800160e:	0020      	movs	r0, r4
 8001610:	f000 fd30 	bl	8002074 <__clzsi2>
 8001614:	0001      	movs	r1, r0
 8001616:	0002      	movs	r2, r0
 8001618:	390b      	subs	r1, #11
 800161a:	231d      	movs	r3, #29
 800161c:	0010      	movs	r0, r2
 800161e:	1a5b      	subs	r3, r3, r1
 8001620:	0031      	movs	r1, r6
 8001622:	0035      	movs	r5, r6
 8001624:	3808      	subs	r0, #8
 8001626:	4084      	lsls	r4, r0
 8001628:	40d9      	lsrs	r1, r3
 800162a:	4085      	lsls	r5, r0
 800162c:	430c      	orrs	r4, r1
 800162e:	4826      	ldr	r0, [pc, #152]	; (80016c8 <__aeabi_dmul+0x3a4>)
 8001630:	1a83      	subs	r3, r0, r2
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2300      	movs	r3, #0
 8001636:	4699      	mov	r9, r3
 8001638:	469b      	mov	fp, r3
 800163a:	e697      	b.n	800136c <__aeabi_dmul+0x48>
 800163c:	0005      	movs	r5, r0
 800163e:	4325      	orrs	r5, r4
 8001640:	d126      	bne.n	8001690 <__aeabi_dmul+0x36c>
 8001642:	2208      	movs	r2, #8
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2302      	movs	r3, #2
 8001648:	2400      	movs	r4, #0
 800164a:	4691      	mov	r9, r2
 800164c:	469b      	mov	fp, r3
 800164e:	e68d      	b.n	800136c <__aeabi_dmul+0x48>
 8001650:	4652      	mov	r2, sl
 8001652:	9b00      	ldr	r3, [sp, #0]
 8001654:	4332      	orrs	r2, r6
 8001656:	d110      	bne.n	800167a <__aeabi_dmul+0x356>
 8001658:	4915      	ldr	r1, [pc, #84]	; (80016b0 <__aeabi_dmul+0x38c>)
 800165a:	2600      	movs	r6, #0
 800165c:	468c      	mov	ip, r1
 800165e:	4463      	add	r3, ip
 8001660:	4649      	mov	r1, r9
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	2302      	movs	r3, #2
 8001666:	4319      	orrs	r1, r3
 8001668:	4689      	mov	r9, r1
 800166a:	2002      	movs	r0, #2
 800166c:	e69d      	b.n	80013aa <__aeabi_dmul+0x86>
 800166e:	465b      	mov	r3, fp
 8001670:	9701      	str	r7, [sp, #4]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d000      	beq.n	8001678 <__aeabi_dmul+0x354>
 8001676:	e6ad      	b.n	80013d4 <__aeabi_dmul+0xb0>
 8001678:	e6c3      	b.n	8001402 <__aeabi_dmul+0xde>
 800167a:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <__aeabi_dmul+0x38c>)
 800167c:	2003      	movs	r0, #3
 800167e:	4694      	mov	ip, r2
 8001680:	4463      	add	r3, ip
 8001682:	464a      	mov	r2, r9
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2303      	movs	r3, #3
 8001688:	431a      	orrs	r2, r3
 800168a:	4691      	mov	r9, r2
 800168c:	4652      	mov	r2, sl
 800168e:	e68c      	b.n	80013aa <__aeabi_dmul+0x86>
 8001690:	220c      	movs	r2, #12
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2303      	movs	r3, #3
 8001696:	0005      	movs	r5, r0
 8001698:	4691      	mov	r9, r2
 800169a:	469b      	mov	fp, r3
 800169c:	e666      	b.n	800136c <__aeabi_dmul+0x48>
 800169e:	2304      	movs	r3, #4
 80016a0:	4699      	mov	r9, r3
 80016a2:	2300      	movs	r3, #0
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	2400      	movs	r4, #0
 80016aa:	469b      	mov	fp, r3
 80016ac:	e65e      	b.n	800136c <__aeabi_dmul+0x48>
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	000007ff 	.word	0x000007ff
 80016b4:	fffffc01 	.word	0xfffffc01
 80016b8:	080095b0 	.word	0x080095b0
 80016bc:	000003ff 	.word	0x000003ff
 80016c0:	feffffff 	.word	0xfeffffff
 80016c4:	000007fe 	.word	0x000007fe
 80016c8:	fffffc0d 	.word	0xfffffc0d
 80016cc:	4649      	mov	r1, r9
 80016ce:	2301      	movs	r3, #1
 80016d0:	4319      	orrs	r1, r3
 80016d2:	4689      	mov	r9, r1
 80016d4:	2600      	movs	r6, #0
 80016d6:	2001      	movs	r0, #1
 80016d8:	e667      	b.n	80013aa <__aeabi_dmul+0x86>
 80016da:	2300      	movs	r3, #0
 80016dc:	2480      	movs	r4, #128	; 0x80
 80016de:	2500      	movs	r5, #0
 80016e0:	4a43      	ldr	r2, [pc, #268]	; (80017f0 <__aeabi_dmul+0x4cc>)
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	0324      	lsls	r4, r4, #12
 80016e6:	e67e      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80016e8:	2001      	movs	r0, #1
 80016ea:	1a40      	subs	r0, r0, r1
 80016ec:	2838      	cmp	r0, #56	; 0x38
 80016ee:	dd00      	ble.n	80016f2 <__aeabi_dmul+0x3ce>
 80016f0:	e676      	b.n	80013e0 <__aeabi_dmul+0xbc>
 80016f2:	281f      	cmp	r0, #31
 80016f4:	dd5b      	ble.n	80017ae <__aeabi_dmul+0x48a>
 80016f6:	221f      	movs	r2, #31
 80016f8:	0023      	movs	r3, r4
 80016fa:	4252      	negs	r2, r2
 80016fc:	1a51      	subs	r1, r2, r1
 80016fe:	40cb      	lsrs	r3, r1
 8001700:	0019      	movs	r1, r3
 8001702:	2820      	cmp	r0, #32
 8001704:	d003      	beq.n	800170e <__aeabi_dmul+0x3ea>
 8001706:	4a3b      	ldr	r2, [pc, #236]	; (80017f4 <__aeabi_dmul+0x4d0>)
 8001708:	4462      	add	r2, ip
 800170a:	4094      	lsls	r4, r2
 800170c:	4325      	orrs	r5, r4
 800170e:	1e6a      	subs	r2, r5, #1
 8001710:	4195      	sbcs	r5, r2
 8001712:	002a      	movs	r2, r5
 8001714:	430a      	orrs	r2, r1
 8001716:	2107      	movs	r1, #7
 8001718:	000d      	movs	r5, r1
 800171a:	2400      	movs	r4, #0
 800171c:	4015      	ands	r5, r2
 800171e:	4211      	tst	r1, r2
 8001720:	d05b      	beq.n	80017da <__aeabi_dmul+0x4b6>
 8001722:	210f      	movs	r1, #15
 8001724:	2400      	movs	r4, #0
 8001726:	4011      	ands	r1, r2
 8001728:	2904      	cmp	r1, #4
 800172a:	d053      	beq.n	80017d4 <__aeabi_dmul+0x4b0>
 800172c:	1d11      	adds	r1, r2, #4
 800172e:	4291      	cmp	r1, r2
 8001730:	4192      	sbcs	r2, r2
 8001732:	4252      	negs	r2, r2
 8001734:	18a4      	adds	r4, r4, r2
 8001736:	000a      	movs	r2, r1
 8001738:	0223      	lsls	r3, r4, #8
 800173a:	d54b      	bpl.n	80017d4 <__aeabi_dmul+0x4b0>
 800173c:	2201      	movs	r2, #1
 800173e:	2400      	movs	r4, #0
 8001740:	2500      	movs	r5, #0
 8001742:	e650      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	031b      	lsls	r3, r3, #12
 8001748:	421c      	tst	r4, r3
 800174a:	d009      	beq.n	8001760 <__aeabi_dmul+0x43c>
 800174c:	421e      	tst	r6, r3
 800174e:	d107      	bne.n	8001760 <__aeabi_dmul+0x43c>
 8001750:	4333      	orrs	r3, r6
 8001752:	031c      	lsls	r4, r3, #12
 8001754:	4643      	mov	r3, r8
 8001756:	0015      	movs	r5, r2
 8001758:	0b24      	lsrs	r4, r4, #12
 800175a:	4a25      	ldr	r2, [pc, #148]	; (80017f0 <__aeabi_dmul+0x4cc>)
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	e642      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	0312      	lsls	r2, r2, #12
 8001764:	4314      	orrs	r4, r2
 8001766:	0324      	lsls	r4, r4, #12
 8001768:	4a21      	ldr	r2, [pc, #132]	; (80017f0 <__aeabi_dmul+0x4cc>)
 800176a:	0b24      	lsrs	r4, r4, #12
 800176c:	9701      	str	r7, [sp, #4]
 800176e:	e63a      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001770:	f000 fc80 	bl	8002074 <__clzsi2>
 8001774:	0001      	movs	r1, r0
 8001776:	0002      	movs	r2, r0
 8001778:	3115      	adds	r1, #21
 800177a:	3220      	adds	r2, #32
 800177c:	291c      	cmp	r1, #28
 800177e:	dc00      	bgt.n	8001782 <__aeabi_dmul+0x45e>
 8001780:	e74b      	b.n	800161a <__aeabi_dmul+0x2f6>
 8001782:	0034      	movs	r4, r6
 8001784:	3808      	subs	r0, #8
 8001786:	2500      	movs	r5, #0
 8001788:	4084      	lsls	r4, r0
 800178a:	e750      	b.n	800162e <__aeabi_dmul+0x30a>
 800178c:	f000 fc72 	bl	8002074 <__clzsi2>
 8001790:	0003      	movs	r3, r0
 8001792:	001a      	movs	r2, r3
 8001794:	3215      	adds	r2, #21
 8001796:	3020      	adds	r0, #32
 8001798:	2a1c      	cmp	r2, #28
 800179a:	dc00      	bgt.n	800179e <__aeabi_dmul+0x47a>
 800179c:	e71e      	b.n	80015dc <__aeabi_dmul+0x2b8>
 800179e:	4656      	mov	r6, sl
 80017a0:	3b08      	subs	r3, #8
 80017a2:	2200      	movs	r2, #0
 80017a4:	409e      	lsls	r6, r3
 80017a6:	e723      	b.n	80015f0 <__aeabi_dmul+0x2cc>
 80017a8:	9b00      	ldr	r3, [sp, #0]
 80017aa:	469c      	mov	ip, r3
 80017ac:	e6e6      	b.n	800157c <__aeabi_dmul+0x258>
 80017ae:	4912      	ldr	r1, [pc, #72]	; (80017f8 <__aeabi_dmul+0x4d4>)
 80017b0:	0022      	movs	r2, r4
 80017b2:	4461      	add	r1, ip
 80017b4:	002e      	movs	r6, r5
 80017b6:	408d      	lsls	r5, r1
 80017b8:	408a      	lsls	r2, r1
 80017ba:	40c6      	lsrs	r6, r0
 80017bc:	1e69      	subs	r1, r5, #1
 80017be:	418d      	sbcs	r5, r1
 80017c0:	4332      	orrs	r2, r6
 80017c2:	432a      	orrs	r2, r5
 80017c4:	40c4      	lsrs	r4, r0
 80017c6:	0753      	lsls	r3, r2, #29
 80017c8:	d0b6      	beq.n	8001738 <__aeabi_dmul+0x414>
 80017ca:	210f      	movs	r1, #15
 80017cc:	4011      	ands	r1, r2
 80017ce:	2904      	cmp	r1, #4
 80017d0:	d1ac      	bne.n	800172c <__aeabi_dmul+0x408>
 80017d2:	e7b1      	b.n	8001738 <__aeabi_dmul+0x414>
 80017d4:	0765      	lsls	r5, r4, #29
 80017d6:	0264      	lsls	r4, r4, #9
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	08d2      	lsrs	r2, r2, #3
 80017dc:	4315      	orrs	r5, r2
 80017de:	2200      	movs	r2, #0
 80017e0:	e601      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80017e2:	2280      	movs	r2, #128	; 0x80
 80017e4:	0312      	lsls	r2, r2, #12
 80017e6:	4314      	orrs	r4, r2
 80017e8:	0324      	lsls	r4, r4, #12
 80017ea:	4a01      	ldr	r2, [pc, #4]	; (80017f0 <__aeabi_dmul+0x4cc>)
 80017ec:	0b24      	lsrs	r4, r4, #12
 80017ee:	e5fa      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80017f0:	000007ff 	.word	0x000007ff
 80017f4:	0000043e 	.word	0x0000043e
 80017f8:	0000041e 	.word	0x0000041e

080017fc <__aeabi_dsub>:
 80017fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017fe:	4657      	mov	r7, sl
 8001800:	464e      	mov	r6, r9
 8001802:	4645      	mov	r5, r8
 8001804:	46de      	mov	lr, fp
 8001806:	b5e0      	push	{r5, r6, r7, lr}
 8001808:	001e      	movs	r6, r3
 800180a:	0017      	movs	r7, r2
 800180c:	004a      	lsls	r2, r1, #1
 800180e:	030b      	lsls	r3, r1, #12
 8001810:	0d52      	lsrs	r2, r2, #21
 8001812:	0a5b      	lsrs	r3, r3, #9
 8001814:	4690      	mov	r8, r2
 8001816:	0f42      	lsrs	r2, r0, #29
 8001818:	431a      	orrs	r2, r3
 800181a:	0fcd      	lsrs	r5, r1, #31
 800181c:	4ccd      	ldr	r4, [pc, #820]	; (8001b54 <__aeabi_dsub+0x358>)
 800181e:	0331      	lsls	r1, r6, #12
 8001820:	00c3      	lsls	r3, r0, #3
 8001822:	4694      	mov	ip, r2
 8001824:	0070      	lsls	r0, r6, #1
 8001826:	0f7a      	lsrs	r2, r7, #29
 8001828:	0a49      	lsrs	r1, r1, #9
 800182a:	00ff      	lsls	r7, r7, #3
 800182c:	469a      	mov	sl, r3
 800182e:	46b9      	mov	r9, r7
 8001830:	0d40      	lsrs	r0, r0, #21
 8001832:	0ff6      	lsrs	r6, r6, #31
 8001834:	4311      	orrs	r1, r2
 8001836:	42a0      	cmp	r0, r4
 8001838:	d100      	bne.n	800183c <__aeabi_dsub+0x40>
 800183a:	e0b1      	b.n	80019a0 <__aeabi_dsub+0x1a4>
 800183c:	2201      	movs	r2, #1
 800183e:	4056      	eors	r6, r2
 8001840:	46b3      	mov	fp, r6
 8001842:	42b5      	cmp	r5, r6
 8001844:	d100      	bne.n	8001848 <__aeabi_dsub+0x4c>
 8001846:	e088      	b.n	800195a <__aeabi_dsub+0x15e>
 8001848:	4642      	mov	r2, r8
 800184a:	1a12      	subs	r2, r2, r0
 800184c:	2a00      	cmp	r2, #0
 800184e:	dc00      	bgt.n	8001852 <__aeabi_dsub+0x56>
 8001850:	e0ae      	b.n	80019b0 <__aeabi_dsub+0x1b4>
 8001852:	2800      	cmp	r0, #0
 8001854:	d100      	bne.n	8001858 <__aeabi_dsub+0x5c>
 8001856:	e0c1      	b.n	80019dc <__aeabi_dsub+0x1e0>
 8001858:	48be      	ldr	r0, [pc, #760]	; (8001b54 <__aeabi_dsub+0x358>)
 800185a:	4580      	cmp	r8, r0
 800185c:	d100      	bne.n	8001860 <__aeabi_dsub+0x64>
 800185e:	e151      	b.n	8001b04 <__aeabi_dsub+0x308>
 8001860:	2080      	movs	r0, #128	; 0x80
 8001862:	0400      	lsls	r0, r0, #16
 8001864:	4301      	orrs	r1, r0
 8001866:	2a38      	cmp	r2, #56	; 0x38
 8001868:	dd00      	ble.n	800186c <__aeabi_dsub+0x70>
 800186a:	e17b      	b.n	8001b64 <__aeabi_dsub+0x368>
 800186c:	2a1f      	cmp	r2, #31
 800186e:	dd00      	ble.n	8001872 <__aeabi_dsub+0x76>
 8001870:	e1ee      	b.n	8001c50 <__aeabi_dsub+0x454>
 8001872:	2020      	movs	r0, #32
 8001874:	003e      	movs	r6, r7
 8001876:	1a80      	subs	r0, r0, r2
 8001878:	000c      	movs	r4, r1
 800187a:	40d6      	lsrs	r6, r2
 800187c:	40d1      	lsrs	r1, r2
 800187e:	4087      	lsls	r7, r0
 8001880:	4662      	mov	r2, ip
 8001882:	4084      	lsls	r4, r0
 8001884:	1a52      	subs	r2, r2, r1
 8001886:	1e78      	subs	r0, r7, #1
 8001888:	4187      	sbcs	r7, r0
 800188a:	4694      	mov	ip, r2
 800188c:	4334      	orrs	r4, r6
 800188e:	4327      	orrs	r7, r4
 8001890:	1bdc      	subs	r4, r3, r7
 8001892:	42a3      	cmp	r3, r4
 8001894:	419b      	sbcs	r3, r3
 8001896:	4662      	mov	r2, ip
 8001898:	425b      	negs	r3, r3
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	4699      	mov	r9, r3
 800189e:	464b      	mov	r3, r9
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	d400      	bmi.n	80018a6 <__aeabi_dsub+0xaa>
 80018a4:	e118      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 80018a6:	464b      	mov	r3, r9
 80018a8:	0258      	lsls	r0, r3, #9
 80018aa:	0a43      	lsrs	r3, r0, #9
 80018ac:	4699      	mov	r9, r3
 80018ae:	464b      	mov	r3, r9
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d100      	bne.n	80018b6 <__aeabi_dsub+0xba>
 80018b4:	e137      	b.n	8001b26 <__aeabi_dsub+0x32a>
 80018b6:	4648      	mov	r0, r9
 80018b8:	f000 fbdc 	bl	8002074 <__clzsi2>
 80018bc:	0001      	movs	r1, r0
 80018be:	3908      	subs	r1, #8
 80018c0:	2320      	movs	r3, #32
 80018c2:	0022      	movs	r2, r4
 80018c4:	4648      	mov	r0, r9
 80018c6:	1a5b      	subs	r3, r3, r1
 80018c8:	40da      	lsrs	r2, r3
 80018ca:	4088      	lsls	r0, r1
 80018cc:	408c      	lsls	r4, r1
 80018ce:	4643      	mov	r3, r8
 80018d0:	4310      	orrs	r0, r2
 80018d2:	4588      	cmp	r8, r1
 80018d4:	dd00      	ble.n	80018d8 <__aeabi_dsub+0xdc>
 80018d6:	e136      	b.n	8001b46 <__aeabi_dsub+0x34a>
 80018d8:	1ac9      	subs	r1, r1, r3
 80018da:	1c4b      	adds	r3, r1, #1
 80018dc:	2b1f      	cmp	r3, #31
 80018de:	dd00      	ble.n	80018e2 <__aeabi_dsub+0xe6>
 80018e0:	e0ea      	b.n	8001ab8 <__aeabi_dsub+0x2bc>
 80018e2:	2220      	movs	r2, #32
 80018e4:	0026      	movs	r6, r4
 80018e6:	1ad2      	subs	r2, r2, r3
 80018e8:	0001      	movs	r1, r0
 80018ea:	4094      	lsls	r4, r2
 80018ec:	40de      	lsrs	r6, r3
 80018ee:	40d8      	lsrs	r0, r3
 80018f0:	2300      	movs	r3, #0
 80018f2:	4091      	lsls	r1, r2
 80018f4:	1e62      	subs	r2, r4, #1
 80018f6:	4194      	sbcs	r4, r2
 80018f8:	4681      	mov	r9, r0
 80018fa:	4698      	mov	r8, r3
 80018fc:	4331      	orrs	r1, r6
 80018fe:	430c      	orrs	r4, r1
 8001900:	0763      	lsls	r3, r4, #29
 8001902:	d009      	beq.n	8001918 <__aeabi_dsub+0x11c>
 8001904:	230f      	movs	r3, #15
 8001906:	4023      	ands	r3, r4
 8001908:	2b04      	cmp	r3, #4
 800190a:	d005      	beq.n	8001918 <__aeabi_dsub+0x11c>
 800190c:	1d23      	adds	r3, r4, #4
 800190e:	42a3      	cmp	r3, r4
 8001910:	41a4      	sbcs	r4, r4
 8001912:	4264      	negs	r4, r4
 8001914:	44a1      	add	r9, r4
 8001916:	001c      	movs	r4, r3
 8001918:	464b      	mov	r3, r9
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	d400      	bmi.n	8001920 <__aeabi_dsub+0x124>
 800191e:	e0de      	b.n	8001ade <__aeabi_dsub+0x2e2>
 8001920:	4641      	mov	r1, r8
 8001922:	4b8c      	ldr	r3, [pc, #560]	; (8001b54 <__aeabi_dsub+0x358>)
 8001924:	3101      	adds	r1, #1
 8001926:	4299      	cmp	r1, r3
 8001928:	d100      	bne.n	800192c <__aeabi_dsub+0x130>
 800192a:	e0e7      	b.n	8001afc <__aeabi_dsub+0x300>
 800192c:	464b      	mov	r3, r9
 800192e:	488a      	ldr	r0, [pc, #552]	; (8001b58 <__aeabi_dsub+0x35c>)
 8001930:	08e4      	lsrs	r4, r4, #3
 8001932:	4003      	ands	r3, r0
 8001934:	0018      	movs	r0, r3
 8001936:	0549      	lsls	r1, r1, #21
 8001938:	075b      	lsls	r3, r3, #29
 800193a:	0240      	lsls	r0, r0, #9
 800193c:	4323      	orrs	r3, r4
 800193e:	0d4a      	lsrs	r2, r1, #21
 8001940:	0b04      	lsrs	r4, r0, #12
 8001942:	0512      	lsls	r2, r2, #20
 8001944:	07ed      	lsls	r5, r5, #31
 8001946:	4322      	orrs	r2, r4
 8001948:	432a      	orrs	r2, r5
 800194a:	0018      	movs	r0, r3
 800194c:	0011      	movs	r1, r2
 800194e:	bcf0      	pop	{r4, r5, r6, r7}
 8001950:	46bb      	mov	fp, r7
 8001952:	46b2      	mov	sl, r6
 8001954:	46a9      	mov	r9, r5
 8001956:	46a0      	mov	r8, r4
 8001958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800195a:	4642      	mov	r2, r8
 800195c:	1a12      	subs	r2, r2, r0
 800195e:	2a00      	cmp	r2, #0
 8001960:	dd52      	ble.n	8001a08 <__aeabi_dsub+0x20c>
 8001962:	2800      	cmp	r0, #0
 8001964:	d100      	bne.n	8001968 <__aeabi_dsub+0x16c>
 8001966:	e09c      	b.n	8001aa2 <__aeabi_dsub+0x2a6>
 8001968:	45a0      	cmp	r8, r4
 800196a:	d100      	bne.n	800196e <__aeabi_dsub+0x172>
 800196c:	e0ca      	b.n	8001b04 <__aeabi_dsub+0x308>
 800196e:	2080      	movs	r0, #128	; 0x80
 8001970:	0400      	lsls	r0, r0, #16
 8001972:	4301      	orrs	r1, r0
 8001974:	2a38      	cmp	r2, #56	; 0x38
 8001976:	dd00      	ble.n	800197a <__aeabi_dsub+0x17e>
 8001978:	e149      	b.n	8001c0e <__aeabi_dsub+0x412>
 800197a:	2a1f      	cmp	r2, #31
 800197c:	dc00      	bgt.n	8001980 <__aeabi_dsub+0x184>
 800197e:	e197      	b.n	8001cb0 <__aeabi_dsub+0x4b4>
 8001980:	0010      	movs	r0, r2
 8001982:	000e      	movs	r6, r1
 8001984:	3820      	subs	r0, #32
 8001986:	40c6      	lsrs	r6, r0
 8001988:	2a20      	cmp	r2, #32
 800198a:	d004      	beq.n	8001996 <__aeabi_dsub+0x19a>
 800198c:	2040      	movs	r0, #64	; 0x40
 800198e:	1a82      	subs	r2, r0, r2
 8001990:	4091      	lsls	r1, r2
 8001992:	430f      	orrs	r7, r1
 8001994:	46b9      	mov	r9, r7
 8001996:	464c      	mov	r4, r9
 8001998:	1e62      	subs	r2, r4, #1
 800199a:	4194      	sbcs	r4, r2
 800199c:	4334      	orrs	r4, r6
 800199e:	e13a      	b.n	8001c16 <__aeabi_dsub+0x41a>
 80019a0:	000a      	movs	r2, r1
 80019a2:	433a      	orrs	r2, r7
 80019a4:	d028      	beq.n	80019f8 <__aeabi_dsub+0x1fc>
 80019a6:	46b3      	mov	fp, r6
 80019a8:	42b5      	cmp	r5, r6
 80019aa:	d02b      	beq.n	8001a04 <__aeabi_dsub+0x208>
 80019ac:	4a6b      	ldr	r2, [pc, #428]	; (8001b5c <__aeabi_dsub+0x360>)
 80019ae:	4442      	add	r2, r8
 80019b0:	2a00      	cmp	r2, #0
 80019b2:	d05d      	beq.n	8001a70 <__aeabi_dsub+0x274>
 80019b4:	4642      	mov	r2, r8
 80019b6:	4644      	mov	r4, r8
 80019b8:	1a82      	subs	r2, r0, r2
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d000      	beq.n	80019c0 <__aeabi_dsub+0x1c4>
 80019be:	e0f5      	b.n	8001bac <__aeabi_dsub+0x3b0>
 80019c0:	4665      	mov	r5, ip
 80019c2:	431d      	orrs	r5, r3
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dsub+0x1cc>
 80019c6:	e19c      	b.n	8001d02 <__aeabi_dsub+0x506>
 80019c8:	1e55      	subs	r5, r2, #1
 80019ca:	2a01      	cmp	r2, #1
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dsub+0x1d4>
 80019ce:	e1fb      	b.n	8001dc8 <__aeabi_dsub+0x5cc>
 80019d0:	4c60      	ldr	r4, [pc, #384]	; (8001b54 <__aeabi_dsub+0x358>)
 80019d2:	42a2      	cmp	r2, r4
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dsub+0x1dc>
 80019d6:	e1bd      	b.n	8001d54 <__aeabi_dsub+0x558>
 80019d8:	002a      	movs	r2, r5
 80019da:	e0f0      	b.n	8001bbe <__aeabi_dsub+0x3c2>
 80019dc:	0008      	movs	r0, r1
 80019de:	4338      	orrs	r0, r7
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dsub+0x1e8>
 80019e2:	e0c3      	b.n	8001b6c <__aeabi_dsub+0x370>
 80019e4:	1e50      	subs	r0, r2, #1
 80019e6:	2a01      	cmp	r2, #1
 80019e8:	d100      	bne.n	80019ec <__aeabi_dsub+0x1f0>
 80019ea:	e1a8      	b.n	8001d3e <__aeabi_dsub+0x542>
 80019ec:	4c59      	ldr	r4, [pc, #356]	; (8001b54 <__aeabi_dsub+0x358>)
 80019ee:	42a2      	cmp	r2, r4
 80019f0:	d100      	bne.n	80019f4 <__aeabi_dsub+0x1f8>
 80019f2:	e087      	b.n	8001b04 <__aeabi_dsub+0x308>
 80019f4:	0002      	movs	r2, r0
 80019f6:	e736      	b.n	8001866 <__aeabi_dsub+0x6a>
 80019f8:	2201      	movs	r2, #1
 80019fa:	4056      	eors	r6, r2
 80019fc:	46b3      	mov	fp, r6
 80019fe:	42b5      	cmp	r5, r6
 8001a00:	d000      	beq.n	8001a04 <__aeabi_dsub+0x208>
 8001a02:	e721      	b.n	8001848 <__aeabi_dsub+0x4c>
 8001a04:	4a55      	ldr	r2, [pc, #340]	; (8001b5c <__aeabi_dsub+0x360>)
 8001a06:	4442      	add	r2, r8
 8001a08:	2a00      	cmp	r2, #0
 8001a0a:	d100      	bne.n	8001a0e <__aeabi_dsub+0x212>
 8001a0c:	e0b5      	b.n	8001b7a <__aeabi_dsub+0x37e>
 8001a0e:	4642      	mov	r2, r8
 8001a10:	4644      	mov	r4, r8
 8001a12:	1a82      	subs	r2, r0, r2
 8001a14:	2c00      	cmp	r4, #0
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dsub+0x21e>
 8001a18:	e138      	b.n	8001c8c <__aeabi_dsub+0x490>
 8001a1a:	4e4e      	ldr	r6, [pc, #312]	; (8001b54 <__aeabi_dsub+0x358>)
 8001a1c:	42b0      	cmp	r0, r6
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dsub+0x226>
 8001a20:	e1de      	b.n	8001de0 <__aeabi_dsub+0x5e4>
 8001a22:	2680      	movs	r6, #128	; 0x80
 8001a24:	4664      	mov	r4, ip
 8001a26:	0436      	lsls	r6, r6, #16
 8001a28:	4334      	orrs	r4, r6
 8001a2a:	46a4      	mov	ip, r4
 8001a2c:	2a38      	cmp	r2, #56	; 0x38
 8001a2e:	dd00      	ble.n	8001a32 <__aeabi_dsub+0x236>
 8001a30:	e196      	b.n	8001d60 <__aeabi_dsub+0x564>
 8001a32:	2a1f      	cmp	r2, #31
 8001a34:	dd00      	ble.n	8001a38 <__aeabi_dsub+0x23c>
 8001a36:	e224      	b.n	8001e82 <__aeabi_dsub+0x686>
 8001a38:	2620      	movs	r6, #32
 8001a3a:	1ab4      	subs	r4, r6, r2
 8001a3c:	46a2      	mov	sl, r4
 8001a3e:	4664      	mov	r4, ip
 8001a40:	4656      	mov	r6, sl
 8001a42:	40b4      	lsls	r4, r6
 8001a44:	46a1      	mov	r9, r4
 8001a46:	001c      	movs	r4, r3
 8001a48:	464e      	mov	r6, r9
 8001a4a:	40d4      	lsrs	r4, r2
 8001a4c:	4326      	orrs	r6, r4
 8001a4e:	0034      	movs	r4, r6
 8001a50:	4656      	mov	r6, sl
 8001a52:	40b3      	lsls	r3, r6
 8001a54:	1e5e      	subs	r6, r3, #1
 8001a56:	41b3      	sbcs	r3, r6
 8001a58:	431c      	orrs	r4, r3
 8001a5a:	4663      	mov	r3, ip
 8001a5c:	40d3      	lsrs	r3, r2
 8001a5e:	18c9      	adds	r1, r1, r3
 8001a60:	19e4      	adds	r4, r4, r7
 8001a62:	42bc      	cmp	r4, r7
 8001a64:	41bf      	sbcs	r7, r7
 8001a66:	427f      	negs	r7, r7
 8001a68:	46b9      	mov	r9, r7
 8001a6a:	4680      	mov	r8, r0
 8001a6c:	4489      	add	r9, r1
 8001a6e:	e0d8      	b.n	8001c22 <__aeabi_dsub+0x426>
 8001a70:	4640      	mov	r0, r8
 8001a72:	4c3b      	ldr	r4, [pc, #236]	; (8001b60 <__aeabi_dsub+0x364>)
 8001a74:	3001      	adds	r0, #1
 8001a76:	4220      	tst	r0, r4
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dsub+0x280>
 8001a7a:	e0b4      	b.n	8001be6 <__aeabi_dsub+0x3ea>
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	2800      	cmp	r0, #0
 8001a80:	d000      	beq.n	8001a84 <__aeabi_dsub+0x288>
 8001a82:	e144      	b.n	8001d0e <__aeabi_dsub+0x512>
 8001a84:	4660      	mov	r0, ip
 8001a86:	4318      	orrs	r0, r3
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dsub+0x290>
 8001a8a:	e190      	b.n	8001dae <__aeabi_dsub+0x5b2>
 8001a8c:	0008      	movs	r0, r1
 8001a8e:	4338      	orrs	r0, r7
 8001a90:	d000      	beq.n	8001a94 <__aeabi_dsub+0x298>
 8001a92:	e1aa      	b.n	8001dea <__aeabi_dsub+0x5ee>
 8001a94:	4661      	mov	r1, ip
 8001a96:	08db      	lsrs	r3, r3, #3
 8001a98:	0749      	lsls	r1, r1, #29
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	4661      	mov	r1, ip
 8001a9e:	08cc      	lsrs	r4, r1, #3
 8001aa0:	e027      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001aa2:	0008      	movs	r0, r1
 8001aa4:	4338      	orrs	r0, r7
 8001aa6:	d061      	beq.n	8001b6c <__aeabi_dsub+0x370>
 8001aa8:	1e50      	subs	r0, r2, #1
 8001aaa:	2a01      	cmp	r2, #1
 8001aac:	d100      	bne.n	8001ab0 <__aeabi_dsub+0x2b4>
 8001aae:	e139      	b.n	8001d24 <__aeabi_dsub+0x528>
 8001ab0:	42a2      	cmp	r2, r4
 8001ab2:	d027      	beq.n	8001b04 <__aeabi_dsub+0x308>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	e75d      	b.n	8001974 <__aeabi_dsub+0x178>
 8001ab8:	0002      	movs	r2, r0
 8001aba:	391f      	subs	r1, #31
 8001abc:	40ca      	lsrs	r2, r1
 8001abe:	0011      	movs	r1, r2
 8001ac0:	2b20      	cmp	r3, #32
 8001ac2:	d003      	beq.n	8001acc <__aeabi_dsub+0x2d0>
 8001ac4:	2240      	movs	r2, #64	; 0x40
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4098      	lsls	r0, r3
 8001aca:	4304      	orrs	r4, r0
 8001acc:	1e63      	subs	r3, r4, #1
 8001ace:	419c      	sbcs	r4, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	4699      	mov	r9, r3
 8001ad4:	4698      	mov	r8, r3
 8001ad6:	430c      	orrs	r4, r1
 8001ad8:	0763      	lsls	r3, r4, #29
 8001ada:	d000      	beq.n	8001ade <__aeabi_dsub+0x2e2>
 8001adc:	e712      	b.n	8001904 <__aeabi_dsub+0x108>
 8001ade:	464b      	mov	r3, r9
 8001ae0:	464a      	mov	r2, r9
 8001ae2:	08e4      	lsrs	r4, r4, #3
 8001ae4:	075b      	lsls	r3, r3, #29
 8001ae6:	4323      	orrs	r3, r4
 8001ae8:	08d4      	lsrs	r4, r2, #3
 8001aea:	4642      	mov	r2, r8
 8001aec:	4919      	ldr	r1, [pc, #100]	; (8001b54 <__aeabi_dsub+0x358>)
 8001aee:	428a      	cmp	r2, r1
 8001af0:	d00e      	beq.n	8001b10 <__aeabi_dsub+0x314>
 8001af2:	0324      	lsls	r4, r4, #12
 8001af4:	0552      	lsls	r2, r2, #21
 8001af6:	0b24      	lsrs	r4, r4, #12
 8001af8:	0d52      	lsrs	r2, r2, #21
 8001afa:	e722      	b.n	8001942 <__aeabi_dsub+0x146>
 8001afc:	000a      	movs	r2, r1
 8001afe:	2400      	movs	r4, #0
 8001b00:	2300      	movs	r3, #0
 8001b02:	e71e      	b.n	8001942 <__aeabi_dsub+0x146>
 8001b04:	08db      	lsrs	r3, r3, #3
 8001b06:	4662      	mov	r2, ip
 8001b08:	0752      	lsls	r2, r2, #29
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	4662      	mov	r2, ip
 8001b0e:	08d4      	lsrs	r4, r2, #3
 8001b10:	001a      	movs	r2, r3
 8001b12:	4322      	orrs	r2, r4
 8001b14:	d100      	bne.n	8001b18 <__aeabi_dsub+0x31c>
 8001b16:	e1fc      	b.n	8001f12 <__aeabi_dsub+0x716>
 8001b18:	2280      	movs	r2, #128	; 0x80
 8001b1a:	0312      	lsls	r2, r2, #12
 8001b1c:	4314      	orrs	r4, r2
 8001b1e:	0324      	lsls	r4, r4, #12
 8001b20:	4a0c      	ldr	r2, [pc, #48]	; (8001b54 <__aeabi_dsub+0x358>)
 8001b22:	0b24      	lsrs	r4, r4, #12
 8001b24:	e70d      	b.n	8001942 <__aeabi_dsub+0x146>
 8001b26:	0020      	movs	r0, r4
 8001b28:	f000 faa4 	bl	8002074 <__clzsi2>
 8001b2c:	0001      	movs	r1, r0
 8001b2e:	3118      	adds	r1, #24
 8001b30:	291f      	cmp	r1, #31
 8001b32:	dc00      	bgt.n	8001b36 <__aeabi_dsub+0x33a>
 8001b34:	e6c4      	b.n	80018c0 <__aeabi_dsub+0xc4>
 8001b36:	3808      	subs	r0, #8
 8001b38:	4084      	lsls	r4, r0
 8001b3a:	4643      	mov	r3, r8
 8001b3c:	0020      	movs	r0, r4
 8001b3e:	2400      	movs	r4, #0
 8001b40:	4588      	cmp	r8, r1
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dsub+0x34a>
 8001b44:	e6c8      	b.n	80018d8 <__aeabi_dsub+0xdc>
 8001b46:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <__aeabi_dsub+0x35c>)
 8001b48:	1a5b      	subs	r3, r3, r1
 8001b4a:	4010      	ands	r0, r2
 8001b4c:	4698      	mov	r8, r3
 8001b4e:	4681      	mov	r9, r0
 8001b50:	e6d6      	b.n	8001900 <__aeabi_dsub+0x104>
 8001b52:	46c0      	nop			; (mov r8, r8)
 8001b54:	000007ff 	.word	0x000007ff
 8001b58:	ff7fffff 	.word	0xff7fffff
 8001b5c:	fffff801 	.word	0xfffff801
 8001b60:	000007fe 	.word	0x000007fe
 8001b64:	430f      	orrs	r7, r1
 8001b66:	1e7a      	subs	r2, r7, #1
 8001b68:	4197      	sbcs	r7, r2
 8001b6a:	e691      	b.n	8001890 <__aeabi_dsub+0x94>
 8001b6c:	4661      	mov	r1, ip
 8001b6e:	08db      	lsrs	r3, r3, #3
 8001b70:	0749      	lsls	r1, r1, #29
 8001b72:	430b      	orrs	r3, r1
 8001b74:	4661      	mov	r1, ip
 8001b76:	08cc      	lsrs	r4, r1, #3
 8001b78:	e7b8      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001b7a:	4640      	mov	r0, r8
 8001b7c:	4cd3      	ldr	r4, [pc, #844]	; (8001ecc <__aeabi_dsub+0x6d0>)
 8001b7e:	3001      	adds	r0, #1
 8001b80:	4220      	tst	r0, r4
 8001b82:	d000      	beq.n	8001b86 <__aeabi_dsub+0x38a>
 8001b84:	e0a2      	b.n	8001ccc <__aeabi_dsub+0x4d0>
 8001b86:	4640      	mov	r0, r8
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	d000      	beq.n	8001b8e <__aeabi_dsub+0x392>
 8001b8c:	e101      	b.n	8001d92 <__aeabi_dsub+0x596>
 8001b8e:	4660      	mov	r0, ip
 8001b90:	4318      	orrs	r0, r3
 8001b92:	d100      	bne.n	8001b96 <__aeabi_dsub+0x39a>
 8001b94:	e15e      	b.n	8001e54 <__aeabi_dsub+0x658>
 8001b96:	0008      	movs	r0, r1
 8001b98:	4338      	orrs	r0, r7
 8001b9a:	d000      	beq.n	8001b9e <__aeabi_dsub+0x3a2>
 8001b9c:	e15f      	b.n	8001e5e <__aeabi_dsub+0x662>
 8001b9e:	4661      	mov	r1, ip
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	0749      	lsls	r1, r1, #29
 8001ba4:	430b      	orrs	r3, r1
 8001ba6:	4661      	mov	r1, ip
 8001ba8:	08cc      	lsrs	r4, r1, #3
 8001baa:	e7a2      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001bac:	4dc8      	ldr	r5, [pc, #800]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001bae:	42a8      	cmp	r0, r5
 8001bb0:	d100      	bne.n	8001bb4 <__aeabi_dsub+0x3b8>
 8001bb2:	e0cf      	b.n	8001d54 <__aeabi_dsub+0x558>
 8001bb4:	2580      	movs	r5, #128	; 0x80
 8001bb6:	4664      	mov	r4, ip
 8001bb8:	042d      	lsls	r5, r5, #16
 8001bba:	432c      	orrs	r4, r5
 8001bbc:	46a4      	mov	ip, r4
 8001bbe:	2a38      	cmp	r2, #56	; 0x38
 8001bc0:	dc56      	bgt.n	8001c70 <__aeabi_dsub+0x474>
 8001bc2:	2a1f      	cmp	r2, #31
 8001bc4:	dd00      	ble.n	8001bc8 <__aeabi_dsub+0x3cc>
 8001bc6:	e0d1      	b.n	8001d6c <__aeabi_dsub+0x570>
 8001bc8:	2520      	movs	r5, #32
 8001bca:	001e      	movs	r6, r3
 8001bcc:	1aad      	subs	r5, r5, r2
 8001bce:	4664      	mov	r4, ip
 8001bd0:	40ab      	lsls	r3, r5
 8001bd2:	40ac      	lsls	r4, r5
 8001bd4:	40d6      	lsrs	r6, r2
 8001bd6:	1e5d      	subs	r5, r3, #1
 8001bd8:	41ab      	sbcs	r3, r5
 8001bda:	4334      	orrs	r4, r6
 8001bdc:	4323      	orrs	r3, r4
 8001bde:	4664      	mov	r4, ip
 8001be0:	40d4      	lsrs	r4, r2
 8001be2:	1b09      	subs	r1, r1, r4
 8001be4:	e049      	b.n	8001c7a <__aeabi_dsub+0x47e>
 8001be6:	4660      	mov	r0, ip
 8001be8:	1bdc      	subs	r4, r3, r7
 8001bea:	1a46      	subs	r6, r0, r1
 8001bec:	42a3      	cmp	r3, r4
 8001bee:	4180      	sbcs	r0, r0
 8001bf0:	4240      	negs	r0, r0
 8001bf2:	4681      	mov	r9, r0
 8001bf4:	0030      	movs	r0, r6
 8001bf6:	464e      	mov	r6, r9
 8001bf8:	1b80      	subs	r0, r0, r6
 8001bfa:	4681      	mov	r9, r0
 8001bfc:	0200      	lsls	r0, r0, #8
 8001bfe:	d476      	bmi.n	8001cee <__aeabi_dsub+0x4f2>
 8001c00:	464b      	mov	r3, r9
 8001c02:	4323      	orrs	r3, r4
 8001c04:	d000      	beq.n	8001c08 <__aeabi_dsub+0x40c>
 8001c06:	e652      	b.n	80018ae <__aeabi_dsub+0xb2>
 8001c08:	2400      	movs	r4, #0
 8001c0a:	2500      	movs	r5, #0
 8001c0c:	e771      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001c0e:	4339      	orrs	r1, r7
 8001c10:	000c      	movs	r4, r1
 8001c12:	1e62      	subs	r2, r4, #1
 8001c14:	4194      	sbcs	r4, r2
 8001c16:	18e4      	adds	r4, r4, r3
 8001c18:	429c      	cmp	r4, r3
 8001c1a:	419b      	sbcs	r3, r3
 8001c1c:	425b      	negs	r3, r3
 8001c1e:	4463      	add	r3, ip
 8001c20:	4699      	mov	r9, r3
 8001c22:	464b      	mov	r3, r9
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	d400      	bmi.n	8001c2a <__aeabi_dsub+0x42e>
 8001c28:	e756      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	469c      	mov	ip, r3
 8001c2e:	4ba8      	ldr	r3, [pc, #672]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001c30:	44e0      	add	r8, ip
 8001c32:	4598      	cmp	r8, r3
 8001c34:	d038      	beq.n	8001ca8 <__aeabi_dsub+0x4ac>
 8001c36:	464b      	mov	r3, r9
 8001c38:	48a6      	ldr	r0, [pc, #664]	; (8001ed4 <__aeabi_dsub+0x6d8>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4003      	ands	r3, r0
 8001c3e:	0018      	movs	r0, r3
 8001c40:	0863      	lsrs	r3, r4, #1
 8001c42:	4014      	ands	r4, r2
 8001c44:	431c      	orrs	r4, r3
 8001c46:	07c3      	lsls	r3, r0, #31
 8001c48:	431c      	orrs	r4, r3
 8001c4a:	0843      	lsrs	r3, r0, #1
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	e657      	b.n	8001900 <__aeabi_dsub+0x104>
 8001c50:	0010      	movs	r0, r2
 8001c52:	000e      	movs	r6, r1
 8001c54:	3820      	subs	r0, #32
 8001c56:	40c6      	lsrs	r6, r0
 8001c58:	2a20      	cmp	r2, #32
 8001c5a:	d004      	beq.n	8001c66 <__aeabi_dsub+0x46a>
 8001c5c:	2040      	movs	r0, #64	; 0x40
 8001c5e:	1a82      	subs	r2, r0, r2
 8001c60:	4091      	lsls	r1, r2
 8001c62:	430f      	orrs	r7, r1
 8001c64:	46b9      	mov	r9, r7
 8001c66:	464f      	mov	r7, r9
 8001c68:	1e7a      	subs	r2, r7, #1
 8001c6a:	4197      	sbcs	r7, r2
 8001c6c:	4337      	orrs	r7, r6
 8001c6e:	e60f      	b.n	8001890 <__aeabi_dsub+0x94>
 8001c70:	4662      	mov	r2, ip
 8001c72:	431a      	orrs	r2, r3
 8001c74:	0013      	movs	r3, r2
 8001c76:	1e5a      	subs	r2, r3, #1
 8001c78:	4193      	sbcs	r3, r2
 8001c7a:	1afc      	subs	r4, r7, r3
 8001c7c:	42a7      	cmp	r7, r4
 8001c7e:	41bf      	sbcs	r7, r7
 8001c80:	427f      	negs	r7, r7
 8001c82:	1bcb      	subs	r3, r1, r7
 8001c84:	4699      	mov	r9, r3
 8001c86:	465d      	mov	r5, fp
 8001c88:	4680      	mov	r8, r0
 8001c8a:	e608      	b.n	800189e <__aeabi_dsub+0xa2>
 8001c8c:	4666      	mov	r6, ip
 8001c8e:	431e      	orrs	r6, r3
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x498>
 8001c92:	e0be      	b.n	8001e12 <__aeabi_dsub+0x616>
 8001c94:	1e56      	subs	r6, r2, #1
 8001c96:	2a01      	cmp	r2, #1
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dsub+0x4a0>
 8001c9a:	e109      	b.n	8001eb0 <__aeabi_dsub+0x6b4>
 8001c9c:	4c8c      	ldr	r4, [pc, #560]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001c9e:	42a2      	cmp	r2, r4
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_dsub+0x4a8>
 8001ca2:	e119      	b.n	8001ed8 <__aeabi_dsub+0x6dc>
 8001ca4:	0032      	movs	r2, r6
 8001ca6:	e6c1      	b.n	8001a2c <__aeabi_dsub+0x230>
 8001ca8:	4642      	mov	r2, r8
 8001caa:	2400      	movs	r4, #0
 8001cac:	2300      	movs	r3, #0
 8001cae:	e648      	b.n	8001942 <__aeabi_dsub+0x146>
 8001cb0:	2020      	movs	r0, #32
 8001cb2:	000c      	movs	r4, r1
 8001cb4:	1a80      	subs	r0, r0, r2
 8001cb6:	003e      	movs	r6, r7
 8001cb8:	4087      	lsls	r7, r0
 8001cba:	4084      	lsls	r4, r0
 8001cbc:	40d6      	lsrs	r6, r2
 8001cbe:	1e78      	subs	r0, r7, #1
 8001cc0:	4187      	sbcs	r7, r0
 8001cc2:	40d1      	lsrs	r1, r2
 8001cc4:	4334      	orrs	r4, r6
 8001cc6:	433c      	orrs	r4, r7
 8001cc8:	448c      	add	ip, r1
 8001cca:	e7a4      	b.n	8001c16 <__aeabi_dsub+0x41a>
 8001ccc:	4a80      	ldr	r2, [pc, #512]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001cce:	4290      	cmp	r0, r2
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dsub+0x4d8>
 8001cd2:	e0e9      	b.n	8001ea8 <__aeabi_dsub+0x6ac>
 8001cd4:	19df      	adds	r7, r3, r7
 8001cd6:	429f      	cmp	r7, r3
 8001cd8:	419b      	sbcs	r3, r3
 8001cda:	4461      	add	r1, ip
 8001cdc:	425b      	negs	r3, r3
 8001cde:	18c9      	adds	r1, r1, r3
 8001ce0:	07cc      	lsls	r4, r1, #31
 8001ce2:	087f      	lsrs	r7, r7, #1
 8001ce4:	084b      	lsrs	r3, r1, #1
 8001ce6:	4699      	mov	r9, r3
 8001ce8:	4680      	mov	r8, r0
 8001cea:	433c      	orrs	r4, r7
 8001cec:	e6f4      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001cee:	1afc      	subs	r4, r7, r3
 8001cf0:	42a7      	cmp	r7, r4
 8001cf2:	41bf      	sbcs	r7, r7
 8001cf4:	4663      	mov	r3, ip
 8001cf6:	427f      	negs	r7, r7
 8001cf8:	1ac9      	subs	r1, r1, r3
 8001cfa:	1bcb      	subs	r3, r1, r7
 8001cfc:	4699      	mov	r9, r3
 8001cfe:	465d      	mov	r5, fp
 8001d00:	e5d5      	b.n	80018ae <__aeabi_dsub+0xb2>
 8001d02:	08ff      	lsrs	r7, r7, #3
 8001d04:	074b      	lsls	r3, r1, #29
 8001d06:	465d      	mov	r5, fp
 8001d08:	433b      	orrs	r3, r7
 8001d0a:	08cc      	lsrs	r4, r1, #3
 8001d0c:	e6ee      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001d0e:	4662      	mov	r2, ip
 8001d10:	431a      	orrs	r2, r3
 8001d12:	d000      	beq.n	8001d16 <__aeabi_dsub+0x51a>
 8001d14:	e082      	b.n	8001e1c <__aeabi_dsub+0x620>
 8001d16:	000b      	movs	r3, r1
 8001d18:	433b      	orrs	r3, r7
 8001d1a:	d11b      	bne.n	8001d54 <__aeabi_dsub+0x558>
 8001d1c:	2480      	movs	r4, #128	; 0x80
 8001d1e:	2500      	movs	r5, #0
 8001d20:	0324      	lsls	r4, r4, #12
 8001d22:	e6f9      	b.n	8001b18 <__aeabi_dsub+0x31c>
 8001d24:	19dc      	adds	r4, r3, r7
 8001d26:	429c      	cmp	r4, r3
 8001d28:	419b      	sbcs	r3, r3
 8001d2a:	4461      	add	r1, ip
 8001d2c:	4689      	mov	r9, r1
 8001d2e:	425b      	negs	r3, r3
 8001d30:	4499      	add	r9, r3
 8001d32:	464b      	mov	r3, r9
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	d444      	bmi.n	8001dc2 <__aeabi_dsub+0x5c6>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	e6cc      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001d3e:	1bdc      	subs	r4, r3, r7
 8001d40:	4662      	mov	r2, ip
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	419b      	sbcs	r3, r3
 8001d46:	1a51      	subs	r1, r2, r1
 8001d48:	425b      	negs	r3, r3
 8001d4a:	1acb      	subs	r3, r1, r3
 8001d4c:	4699      	mov	r9, r3
 8001d4e:	2301      	movs	r3, #1
 8001d50:	4698      	mov	r8, r3
 8001d52:	e5a4      	b.n	800189e <__aeabi_dsub+0xa2>
 8001d54:	08ff      	lsrs	r7, r7, #3
 8001d56:	074b      	lsls	r3, r1, #29
 8001d58:	465d      	mov	r5, fp
 8001d5a:	433b      	orrs	r3, r7
 8001d5c:	08cc      	lsrs	r4, r1, #3
 8001d5e:	e6d7      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001d60:	4662      	mov	r2, ip
 8001d62:	431a      	orrs	r2, r3
 8001d64:	0014      	movs	r4, r2
 8001d66:	1e63      	subs	r3, r4, #1
 8001d68:	419c      	sbcs	r4, r3
 8001d6a:	e679      	b.n	8001a60 <__aeabi_dsub+0x264>
 8001d6c:	0015      	movs	r5, r2
 8001d6e:	4664      	mov	r4, ip
 8001d70:	3d20      	subs	r5, #32
 8001d72:	40ec      	lsrs	r4, r5
 8001d74:	46a0      	mov	r8, r4
 8001d76:	2a20      	cmp	r2, #32
 8001d78:	d005      	beq.n	8001d86 <__aeabi_dsub+0x58a>
 8001d7a:	2540      	movs	r5, #64	; 0x40
 8001d7c:	4664      	mov	r4, ip
 8001d7e:	1aaa      	subs	r2, r5, r2
 8001d80:	4094      	lsls	r4, r2
 8001d82:	4323      	orrs	r3, r4
 8001d84:	469a      	mov	sl, r3
 8001d86:	4654      	mov	r4, sl
 8001d88:	1e63      	subs	r3, r4, #1
 8001d8a:	419c      	sbcs	r4, r3
 8001d8c:	4643      	mov	r3, r8
 8001d8e:	4323      	orrs	r3, r4
 8001d90:	e773      	b.n	8001c7a <__aeabi_dsub+0x47e>
 8001d92:	4662      	mov	r2, ip
 8001d94:	431a      	orrs	r2, r3
 8001d96:	d023      	beq.n	8001de0 <__aeabi_dsub+0x5e4>
 8001d98:	000a      	movs	r2, r1
 8001d9a:	433a      	orrs	r2, r7
 8001d9c:	d000      	beq.n	8001da0 <__aeabi_dsub+0x5a4>
 8001d9e:	e0a0      	b.n	8001ee2 <__aeabi_dsub+0x6e6>
 8001da0:	4662      	mov	r2, ip
 8001da2:	08db      	lsrs	r3, r3, #3
 8001da4:	0752      	lsls	r2, r2, #29
 8001da6:	4313      	orrs	r3, r2
 8001da8:	4662      	mov	r2, ip
 8001daa:	08d4      	lsrs	r4, r2, #3
 8001dac:	e6b0      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001dae:	000b      	movs	r3, r1
 8001db0:	433b      	orrs	r3, r7
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0x5ba>
 8001db4:	e728      	b.n	8001c08 <__aeabi_dsub+0x40c>
 8001db6:	08ff      	lsrs	r7, r7, #3
 8001db8:	074b      	lsls	r3, r1, #29
 8001dba:	465d      	mov	r5, fp
 8001dbc:	433b      	orrs	r3, r7
 8001dbe:	08cc      	lsrs	r4, r1, #3
 8001dc0:	e697      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	4698      	mov	r8, r3
 8001dc6:	e736      	b.n	8001c36 <__aeabi_dsub+0x43a>
 8001dc8:	1afc      	subs	r4, r7, r3
 8001dca:	42a7      	cmp	r7, r4
 8001dcc:	41bf      	sbcs	r7, r7
 8001dce:	4663      	mov	r3, ip
 8001dd0:	427f      	negs	r7, r7
 8001dd2:	1ac9      	subs	r1, r1, r3
 8001dd4:	1bcb      	subs	r3, r1, r7
 8001dd6:	4699      	mov	r9, r3
 8001dd8:	2301      	movs	r3, #1
 8001dda:	465d      	mov	r5, fp
 8001ddc:	4698      	mov	r8, r3
 8001dde:	e55e      	b.n	800189e <__aeabi_dsub+0xa2>
 8001de0:	074b      	lsls	r3, r1, #29
 8001de2:	08ff      	lsrs	r7, r7, #3
 8001de4:	433b      	orrs	r3, r7
 8001de6:	08cc      	lsrs	r4, r1, #3
 8001de8:	e692      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001dea:	1bdc      	subs	r4, r3, r7
 8001dec:	4660      	mov	r0, ip
 8001dee:	42a3      	cmp	r3, r4
 8001df0:	41b6      	sbcs	r6, r6
 8001df2:	1a40      	subs	r0, r0, r1
 8001df4:	4276      	negs	r6, r6
 8001df6:	1b80      	subs	r0, r0, r6
 8001df8:	4681      	mov	r9, r0
 8001dfa:	0200      	lsls	r0, r0, #8
 8001dfc:	d560      	bpl.n	8001ec0 <__aeabi_dsub+0x6c4>
 8001dfe:	1afc      	subs	r4, r7, r3
 8001e00:	42a7      	cmp	r7, r4
 8001e02:	41bf      	sbcs	r7, r7
 8001e04:	4663      	mov	r3, ip
 8001e06:	427f      	negs	r7, r7
 8001e08:	1ac9      	subs	r1, r1, r3
 8001e0a:	1bcb      	subs	r3, r1, r7
 8001e0c:	4699      	mov	r9, r3
 8001e0e:	465d      	mov	r5, fp
 8001e10:	e576      	b.n	8001900 <__aeabi_dsub+0x104>
 8001e12:	08ff      	lsrs	r7, r7, #3
 8001e14:	074b      	lsls	r3, r1, #29
 8001e16:	433b      	orrs	r3, r7
 8001e18:	08cc      	lsrs	r4, r1, #3
 8001e1a:	e667      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001e1c:	000a      	movs	r2, r1
 8001e1e:	08db      	lsrs	r3, r3, #3
 8001e20:	433a      	orrs	r2, r7
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x62a>
 8001e24:	e66f      	b.n	8001b06 <__aeabi_dsub+0x30a>
 8001e26:	4662      	mov	r2, ip
 8001e28:	0752      	lsls	r2, r2, #29
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	4662      	mov	r2, ip
 8001e2e:	08d4      	lsrs	r4, r2, #3
 8001e30:	2280      	movs	r2, #128	; 0x80
 8001e32:	0312      	lsls	r2, r2, #12
 8001e34:	4214      	tst	r4, r2
 8001e36:	d007      	beq.n	8001e48 <__aeabi_dsub+0x64c>
 8001e38:	08c8      	lsrs	r0, r1, #3
 8001e3a:	4210      	tst	r0, r2
 8001e3c:	d104      	bne.n	8001e48 <__aeabi_dsub+0x64c>
 8001e3e:	465d      	mov	r5, fp
 8001e40:	0004      	movs	r4, r0
 8001e42:	08fb      	lsrs	r3, r7, #3
 8001e44:	0749      	lsls	r1, r1, #29
 8001e46:	430b      	orrs	r3, r1
 8001e48:	0f5a      	lsrs	r2, r3, #29
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	0752      	lsls	r2, r2, #29
 8001e50:	4313      	orrs	r3, r2
 8001e52:	e65d      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001e54:	074b      	lsls	r3, r1, #29
 8001e56:	08ff      	lsrs	r7, r7, #3
 8001e58:	433b      	orrs	r3, r7
 8001e5a:	08cc      	lsrs	r4, r1, #3
 8001e5c:	e649      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001e5e:	19dc      	adds	r4, r3, r7
 8001e60:	429c      	cmp	r4, r3
 8001e62:	419b      	sbcs	r3, r3
 8001e64:	4461      	add	r1, ip
 8001e66:	4689      	mov	r9, r1
 8001e68:	425b      	negs	r3, r3
 8001e6a:	4499      	add	r9, r3
 8001e6c:	464b      	mov	r3, r9
 8001e6e:	021b      	lsls	r3, r3, #8
 8001e70:	d400      	bmi.n	8001e74 <__aeabi_dsub+0x678>
 8001e72:	e631      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001e74:	464a      	mov	r2, r9
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <__aeabi_dsub+0x6d8>)
 8001e78:	401a      	ands	r2, r3
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	4691      	mov	r9, r2
 8001e7e:	4698      	mov	r8, r3
 8001e80:	e62a      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001e82:	0016      	movs	r6, r2
 8001e84:	4664      	mov	r4, ip
 8001e86:	3e20      	subs	r6, #32
 8001e88:	40f4      	lsrs	r4, r6
 8001e8a:	46a0      	mov	r8, r4
 8001e8c:	2a20      	cmp	r2, #32
 8001e8e:	d005      	beq.n	8001e9c <__aeabi_dsub+0x6a0>
 8001e90:	2640      	movs	r6, #64	; 0x40
 8001e92:	4664      	mov	r4, ip
 8001e94:	1ab2      	subs	r2, r6, r2
 8001e96:	4094      	lsls	r4, r2
 8001e98:	4323      	orrs	r3, r4
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4654      	mov	r4, sl
 8001e9e:	1e63      	subs	r3, r4, #1
 8001ea0:	419c      	sbcs	r4, r3
 8001ea2:	4643      	mov	r3, r8
 8001ea4:	431c      	orrs	r4, r3
 8001ea6:	e5db      	b.n	8001a60 <__aeabi_dsub+0x264>
 8001ea8:	0002      	movs	r2, r0
 8001eaa:	2400      	movs	r4, #0
 8001eac:	2300      	movs	r3, #0
 8001eae:	e548      	b.n	8001942 <__aeabi_dsub+0x146>
 8001eb0:	19dc      	adds	r4, r3, r7
 8001eb2:	42bc      	cmp	r4, r7
 8001eb4:	41bf      	sbcs	r7, r7
 8001eb6:	4461      	add	r1, ip
 8001eb8:	4689      	mov	r9, r1
 8001eba:	427f      	negs	r7, r7
 8001ebc:	44b9      	add	r9, r7
 8001ebe:	e738      	b.n	8001d32 <__aeabi_dsub+0x536>
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4323      	orrs	r3, r4
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x6cc>
 8001ec6:	e69f      	b.n	8001c08 <__aeabi_dsub+0x40c>
 8001ec8:	e606      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	000007fe 	.word	0x000007fe
 8001ed0:	000007ff 	.word	0x000007ff
 8001ed4:	ff7fffff 	.word	0xff7fffff
 8001ed8:	08ff      	lsrs	r7, r7, #3
 8001eda:	074b      	lsls	r3, r1, #29
 8001edc:	433b      	orrs	r3, r7
 8001ede:	08cc      	lsrs	r4, r1, #3
 8001ee0:	e616      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001ee2:	4662      	mov	r2, ip
 8001ee4:	08db      	lsrs	r3, r3, #3
 8001ee6:	0752      	lsls	r2, r2, #29
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	4662      	mov	r2, ip
 8001eec:	08d4      	lsrs	r4, r2, #3
 8001eee:	2280      	movs	r2, #128	; 0x80
 8001ef0:	0312      	lsls	r2, r2, #12
 8001ef2:	4214      	tst	r4, r2
 8001ef4:	d007      	beq.n	8001f06 <__aeabi_dsub+0x70a>
 8001ef6:	08c8      	lsrs	r0, r1, #3
 8001ef8:	4210      	tst	r0, r2
 8001efa:	d104      	bne.n	8001f06 <__aeabi_dsub+0x70a>
 8001efc:	465d      	mov	r5, fp
 8001efe:	0004      	movs	r4, r0
 8001f00:	08fb      	lsrs	r3, r7, #3
 8001f02:	0749      	lsls	r1, r1, #29
 8001f04:	430b      	orrs	r3, r1
 8001f06:	0f5a      	lsrs	r2, r3, #29
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	0752      	lsls	r2, r2, #29
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	e5fe      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001f12:	2300      	movs	r3, #0
 8001f14:	4a01      	ldr	r2, [pc, #4]	; (8001f1c <__aeabi_dsub+0x720>)
 8001f16:	001c      	movs	r4, r3
 8001f18:	e513      	b.n	8001942 <__aeabi_dsub+0x146>
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	000007ff 	.word	0x000007ff

08001f20 <__aeabi_dcmpun>:
 8001f20:	b570      	push	{r4, r5, r6, lr}
 8001f22:	0005      	movs	r5, r0
 8001f24:	480c      	ldr	r0, [pc, #48]	; (8001f58 <__aeabi_dcmpun+0x38>)
 8001f26:	031c      	lsls	r4, r3, #12
 8001f28:	0016      	movs	r6, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	030a      	lsls	r2, r1, #12
 8001f2e:	0049      	lsls	r1, r1, #1
 8001f30:	0b12      	lsrs	r2, r2, #12
 8001f32:	0d49      	lsrs	r1, r1, #21
 8001f34:	0b24      	lsrs	r4, r4, #12
 8001f36:	0d5b      	lsrs	r3, r3, #21
 8001f38:	4281      	cmp	r1, r0
 8001f3a:	d008      	beq.n	8001f4e <__aeabi_dcmpun+0x2e>
 8001f3c:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <__aeabi_dcmpun+0x38>)
 8001f3e:	2000      	movs	r0, #0
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d103      	bne.n	8001f4c <__aeabi_dcmpun+0x2c>
 8001f44:	0020      	movs	r0, r4
 8001f46:	4330      	orrs	r0, r6
 8001f48:	1e43      	subs	r3, r0, #1
 8001f4a:	4198      	sbcs	r0, r3
 8001f4c:	bd70      	pop	{r4, r5, r6, pc}
 8001f4e:	2001      	movs	r0, #1
 8001f50:	432a      	orrs	r2, r5
 8001f52:	d1fb      	bne.n	8001f4c <__aeabi_dcmpun+0x2c>
 8001f54:	e7f2      	b.n	8001f3c <__aeabi_dcmpun+0x1c>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff

08001f5c <__aeabi_d2iz>:
 8001f5c:	000a      	movs	r2, r1
 8001f5e:	b530      	push	{r4, r5, lr}
 8001f60:	4c13      	ldr	r4, [pc, #76]	; (8001fb0 <__aeabi_d2iz+0x54>)
 8001f62:	0053      	lsls	r3, r2, #1
 8001f64:	0309      	lsls	r1, r1, #12
 8001f66:	0005      	movs	r5, r0
 8001f68:	0b09      	lsrs	r1, r1, #12
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	0d5b      	lsrs	r3, r3, #21
 8001f6e:	0fd2      	lsrs	r2, r2, #31
 8001f70:	42a3      	cmp	r3, r4
 8001f72:	dd04      	ble.n	8001f7e <__aeabi_d2iz+0x22>
 8001f74:	480f      	ldr	r0, [pc, #60]	; (8001fb4 <__aeabi_d2iz+0x58>)
 8001f76:	4283      	cmp	r3, r0
 8001f78:	dd02      	ble.n	8001f80 <__aeabi_d2iz+0x24>
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <__aeabi_d2iz+0x5c>)
 8001f7c:	18d0      	adds	r0, r2, r3
 8001f7e:	bd30      	pop	{r4, r5, pc}
 8001f80:	2080      	movs	r0, #128	; 0x80
 8001f82:	0340      	lsls	r0, r0, #13
 8001f84:	4301      	orrs	r1, r0
 8001f86:	480d      	ldr	r0, [pc, #52]	; (8001fbc <__aeabi_d2iz+0x60>)
 8001f88:	1ac0      	subs	r0, r0, r3
 8001f8a:	281f      	cmp	r0, #31
 8001f8c:	dd08      	ble.n	8001fa0 <__aeabi_d2iz+0x44>
 8001f8e:	480c      	ldr	r0, [pc, #48]	; (8001fc0 <__aeabi_d2iz+0x64>)
 8001f90:	1ac3      	subs	r3, r0, r3
 8001f92:	40d9      	lsrs	r1, r3
 8001f94:	000b      	movs	r3, r1
 8001f96:	4258      	negs	r0, r3
 8001f98:	2a00      	cmp	r2, #0
 8001f9a:	d1f0      	bne.n	8001f7e <__aeabi_d2iz+0x22>
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	e7ee      	b.n	8001f7e <__aeabi_d2iz+0x22>
 8001fa0:	4c08      	ldr	r4, [pc, #32]	; (8001fc4 <__aeabi_d2iz+0x68>)
 8001fa2:	40c5      	lsrs	r5, r0
 8001fa4:	46a4      	mov	ip, r4
 8001fa6:	4463      	add	r3, ip
 8001fa8:	4099      	lsls	r1, r3
 8001faa:	000b      	movs	r3, r1
 8001fac:	432b      	orrs	r3, r5
 8001fae:	e7f2      	b.n	8001f96 <__aeabi_d2iz+0x3a>
 8001fb0:	000003fe 	.word	0x000003fe
 8001fb4:	0000041d 	.word	0x0000041d
 8001fb8:	7fffffff 	.word	0x7fffffff
 8001fbc:	00000433 	.word	0x00000433
 8001fc0:	00000413 	.word	0x00000413
 8001fc4:	fffffbed 	.word	0xfffffbed

08001fc8 <__aeabi_i2d>:
 8001fc8:	b570      	push	{r4, r5, r6, lr}
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	d016      	beq.n	8001ffc <__aeabi_i2d+0x34>
 8001fce:	17c3      	asrs	r3, r0, #31
 8001fd0:	18c5      	adds	r5, r0, r3
 8001fd2:	405d      	eors	r5, r3
 8001fd4:	0fc4      	lsrs	r4, r0, #31
 8001fd6:	0028      	movs	r0, r5
 8001fd8:	f000 f84c 	bl	8002074 <__clzsi2>
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <__aeabi_i2d+0x5c>)
 8001fde:	1a12      	subs	r2, r2, r0
 8001fe0:	280a      	cmp	r0, #10
 8001fe2:	dc16      	bgt.n	8002012 <__aeabi_i2d+0x4a>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	002e      	movs	r6, r5
 8001fe8:	3315      	adds	r3, #21
 8001fea:	409e      	lsls	r6, r3
 8001fec:	230b      	movs	r3, #11
 8001fee:	1a18      	subs	r0, r3, r0
 8001ff0:	40c5      	lsrs	r5, r0
 8001ff2:	0552      	lsls	r2, r2, #21
 8001ff4:	032d      	lsls	r5, r5, #12
 8001ff6:	0b2d      	lsrs	r5, r5, #12
 8001ff8:	0d53      	lsrs	r3, r2, #21
 8001ffa:	e003      	b.n	8002004 <__aeabi_i2d+0x3c>
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	2300      	movs	r3, #0
 8002000:	2500      	movs	r5, #0
 8002002:	2600      	movs	r6, #0
 8002004:	051b      	lsls	r3, r3, #20
 8002006:	432b      	orrs	r3, r5
 8002008:	07e4      	lsls	r4, r4, #31
 800200a:	4323      	orrs	r3, r4
 800200c:	0030      	movs	r0, r6
 800200e:	0019      	movs	r1, r3
 8002010:	bd70      	pop	{r4, r5, r6, pc}
 8002012:	380b      	subs	r0, #11
 8002014:	4085      	lsls	r5, r0
 8002016:	0552      	lsls	r2, r2, #21
 8002018:	032d      	lsls	r5, r5, #12
 800201a:	2600      	movs	r6, #0
 800201c:	0b2d      	lsrs	r5, r5, #12
 800201e:	0d53      	lsrs	r3, r2, #21
 8002020:	e7f0      	b.n	8002004 <__aeabi_i2d+0x3c>
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	0000041e 	.word	0x0000041e

08002028 <__aeabi_ui2d>:
 8002028:	b510      	push	{r4, lr}
 800202a:	1e04      	subs	r4, r0, #0
 800202c:	d010      	beq.n	8002050 <__aeabi_ui2d+0x28>
 800202e:	f000 f821 	bl	8002074 <__clzsi2>
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <__aeabi_ui2d+0x48>)
 8002034:	1a1b      	subs	r3, r3, r0
 8002036:	280a      	cmp	r0, #10
 8002038:	dc11      	bgt.n	800205e <__aeabi_ui2d+0x36>
 800203a:	220b      	movs	r2, #11
 800203c:	0021      	movs	r1, r4
 800203e:	1a12      	subs	r2, r2, r0
 8002040:	40d1      	lsrs	r1, r2
 8002042:	3015      	adds	r0, #21
 8002044:	030a      	lsls	r2, r1, #12
 8002046:	055b      	lsls	r3, r3, #21
 8002048:	4084      	lsls	r4, r0
 800204a:	0b12      	lsrs	r2, r2, #12
 800204c:	0d5b      	lsrs	r3, r3, #21
 800204e:	e001      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002050:	2300      	movs	r3, #0
 8002052:	2200      	movs	r2, #0
 8002054:	051b      	lsls	r3, r3, #20
 8002056:	4313      	orrs	r3, r2
 8002058:	0020      	movs	r0, r4
 800205a:	0019      	movs	r1, r3
 800205c:	bd10      	pop	{r4, pc}
 800205e:	0022      	movs	r2, r4
 8002060:	380b      	subs	r0, #11
 8002062:	4082      	lsls	r2, r0
 8002064:	055b      	lsls	r3, r3, #21
 8002066:	0312      	lsls	r2, r2, #12
 8002068:	2400      	movs	r4, #0
 800206a:	0b12      	lsrs	r2, r2, #12
 800206c:	0d5b      	lsrs	r3, r3, #21
 800206e:	e7f1      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002070:	0000041e 	.word	0x0000041e

08002074 <__clzsi2>:
 8002074:	211c      	movs	r1, #28
 8002076:	2301      	movs	r3, #1
 8002078:	041b      	lsls	r3, r3, #16
 800207a:	4298      	cmp	r0, r3
 800207c:	d301      	bcc.n	8002082 <__clzsi2+0xe>
 800207e:	0c00      	lsrs	r0, r0, #16
 8002080:	3910      	subs	r1, #16
 8002082:	0a1b      	lsrs	r3, r3, #8
 8002084:	4298      	cmp	r0, r3
 8002086:	d301      	bcc.n	800208c <__clzsi2+0x18>
 8002088:	0a00      	lsrs	r0, r0, #8
 800208a:	3908      	subs	r1, #8
 800208c:	091b      	lsrs	r3, r3, #4
 800208e:	4298      	cmp	r0, r3
 8002090:	d301      	bcc.n	8002096 <__clzsi2+0x22>
 8002092:	0900      	lsrs	r0, r0, #4
 8002094:	3904      	subs	r1, #4
 8002096:	a202      	add	r2, pc, #8	; (adr r2, 80020a0 <__clzsi2+0x2c>)
 8002098:	5c10      	ldrb	r0, [r2, r0]
 800209a:	1840      	adds	r0, r0, r1
 800209c:	4770      	bx	lr
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	02020304 	.word	0x02020304
 80020a4:	01010101 	.word	0x01010101
	...

080020b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020b6:	f000 fd97 	bl	8002be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ba:	f000 f84f 	bl	800215c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020be:	f000 f9cf 	bl	8002460 <MX_GPIO_Init>
  MX_DMA_Init();
 80020c2:	f000 f9a7 	bl	8002414 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80020c6:	f000 f975 	bl	80023b4 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80020ca:	f000 f897 	bl	80021fc <MX_ADC_Init>
  MX_TIM3_Init();
 80020ce:	f000 f8f1 	bl	80022b4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //TO DO:
  //Create variables needed in while loop
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); //Start the PWM on TIM3 Channel 4 (Green LED)
 80020d2:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <main+0x90>)
 80020d4:	210c      	movs	r1, #12
 80020d6:	0018      	movs	r0, r3
 80020d8:	f002 fcd0 	bl	8004a7c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (ADCRead == 1) {
 80020dc:	4b19      	ldr	r3, [pc, #100]	; (8002144 <main+0x94>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d128      	bne.n	8002136 <main+0x86>
		  	HAL_ADC_Start(&hadc); 	//start ADC
 80020e4:	4b18      	ldr	r3, [pc, #96]	; (8002148 <main+0x98>)
 80020e6:	0018      	movs	r0, r3
 80020e8:	f000 ff46 	bl	8002f78 <HAL_ADC_Start>
			reading = pollADC(); 	//get ADC value (this reads from the pot)
 80020ec:	f000 fa74 	bl	80025d8 <pollADC>
 80020f0:	0002      	movs	r2, r0
 80020f2:	4b16      	ldr	r3, [pc, #88]	; (800214c <main+0x9c>)
 80020f4:	601a      	str	r2, [r3, #0]
			HAL_ADC_Stop(&hadc); 	//stop ADC
 80020f6:	4b14      	ldr	r3, [pc, #80]	; (8002148 <main+0x98>)
 80020f8:	0018      	movs	r0, r3
 80020fa:	f000 ff91 	bl	8003020 <HAL_ADC_Stop>
			ADCRead = 0;			//reset ADCRead so that ADC only reads once
 80020fe:	4b11      	ldr	r3, [pc, #68]	; (8002144 <main+0x94>)
 8002100:	2200      	movs	r2, #0
 8002102:	701a      	strb	r2, [r3, #0]
			// format the message
			//sprintf(buffer, "\r\nADC: %ld\r\n", reading);
			// Send ADC reading over UART
			//HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sizeof(buffer), 1000);

			uint8_t value = 13;
 8002104:	1dfb      	adds	r3, r7, #7
 8002106:	220d      	movs	r2, #13
 8002108:	701a      	strb	r2, [r3, #0]
			uint8_t binary = decToBinConvert(value);
 800210a:	1dbc      	adds	r4, r7, #6
 800210c:	1dfb      	adds	r3, r7, #7
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	0018      	movs	r0, r3
 8002112:	f000 fa79 	bl	8002608 <decToBinConvert>
 8002116:	0003      	movs	r3, r0
 8002118:	7023      	strb	r3, [r4, #0]

			/*** TEST POINT ****/
			sprintf(buffer, "\r\nbinary: %d\r\n", binary);
 800211a:	1dbb      	adds	r3, r7, #6
 800211c:	781a      	ldrb	r2, [r3, #0]
 800211e:	490c      	ldr	r1, [pc, #48]	; (8002150 <main+0xa0>)
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <main+0xa4>)
 8002122:	0018      	movs	r0, r3
 8002124:	f004 fed2 	bl	8006ecc <siprintf>
			// Send ADC reading over UART
			HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sizeof(buffer), 1000);
 8002128:	23fa      	movs	r3, #250	; 0xfa
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4909      	ldr	r1, [pc, #36]	; (8002154 <main+0xa4>)
 800212e:	480a      	ldr	r0, [pc, #40]	; (8002158 <main+0xa8>)
 8002130:	2214      	movs	r2, #20
 8002132:	f003 fae1 	bl	80056f8 <HAL_UART_Transmit>
	  }

	  HAL_Delay(5);
 8002136:	2005      	movs	r0, #5
 8002138:	f000 fdba 	bl	8002cb0 <HAL_Delay>
	  if (ADCRead == 1) {
 800213c:	e7ce      	b.n	80020dc <main+0x2c>
 800213e:	46c0      	nop			; (mov r8, r8)
 8002140:	2000027c 	.word	0x2000027c
 8002144:	2000038c 	.word	0x2000038c
 8002148:	200001f8 	.word	0x200001f8
 800214c:	20000390 	.word	0x20000390
 8002150:	08009540 	.word	0x08009540
 8002154:	20000394 	.word	0x20000394
 8002158:	200002c4 	.word	0x200002c4

0800215c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800215c:	b590      	push	{r4, r7, lr}
 800215e:	b091      	sub	sp, #68	; 0x44
 8002160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002162:	2410      	movs	r4, #16
 8002164:	193b      	adds	r3, r7, r4
 8002166:	0018      	movs	r0, r3
 8002168:	2330      	movs	r3, #48	; 0x30
 800216a:	001a      	movs	r2, r3
 800216c:	2100      	movs	r1, #0
 800216e:	f004 fa37 	bl	80065e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002172:	003b      	movs	r3, r7
 8002174:	0018      	movs	r0, r3
 8002176:	2310      	movs	r3, #16
 8002178:	001a      	movs	r2, r3
 800217a:	2100      	movs	r1, #0
 800217c:	f004 fa30 	bl	80065e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002180:	0021      	movs	r1, r4
 8002182:	187b      	adds	r3, r7, r1
 8002184:	2212      	movs	r2, #18
 8002186:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002188:	187b      	adds	r3, r7, r1
 800218a:	2201      	movs	r2, #1
 800218c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800218e:	187b      	adds	r3, r7, r1
 8002190:	2201      	movs	r2, #1
 8002192:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002194:	187b      	adds	r3, r7, r1
 8002196:	2210      	movs	r2, #16
 8002198:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800219a:	187b      	adds	r3, r7, r1
 800219c:	2210      	movs	r2, #16
 800219e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021a0:	187b      	adds	r3, r7, r1
 80021a2:	2202      	movs	r2, #2
 80021a4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021a6:	187b      	adds	r3, r7, r1
 80021a8:	2200      	movs	r2, #0
 80021aa:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80021ac:	187b      	adds	r3, r7, r1
 80021ae:	22a0      	movs	r2, #160	; 0xa0
 80021b0:	0392      	lsls	r2, r2, #14
 80021b2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80021b4:	187b      	adds	r3, r7, r1
 80021b6:	2200      	movs	r2, #0
 80021b8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ba:	187b      	adds	r3, r7, r1
 80021bc:	0018      	movs	r0, r3
 80021be:	f001 ff49 	bl	8004054 <HAL_RCC_OscConfig>
 80021c2:	1e03      	subs	r3, r0, #0
 80021c4:	d001      	beq.n	80021ca <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80021c6:	f000 fa5a 	bl	800267e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021ca:	003b      	movs	r3, r7
 80021cc:	2207      	movs	r2, #7
 80021ce:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021d0:	003b      	movs	r3, r7
 80021d2:	2202      	movs	r2, #2
 80021d4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021d6:	003b      	movs	r3, r7
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021dc:	003b      	movs	r3, r7
 80021de:	2200      	movs	r2, #0
 80021e0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021e2:	003b      	movs	r3, r7
 80021e4:	2101      	movs	r1, #1
 80021e6:	0018      	movs	r0, r3
 80021e8:	f002 fa4e 	bl	8004688 <HAL_RCC_ClockConfig>
 80021ec:	1e03      	subs	r3, r0, #0
 80021ee:	d001      	beq.n	80021f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80021f0:	f000 fa45 	bl	800267e <Error_Handler>
  }
}
 80021f4:	46c0      	nop			; (mov r8, r8)
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b011      	add	sp, #68	; 0x44
 80021fa:	bd90      	pop	{r4, r7, pc}

080021fc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	0018      	movs	r0, r3
 8002206:	230c      	movs	r3, #12
 8002208:	001a      	movs	r2, r3
 800220a:	2100      	movs	r1, #0
 800220c:	f004 f9e8 	bl	80065e0 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002210:	4b26      	ldr	r3, [pc, #152]	; (80022ac <MX_ADC_Init+0xb0>)
 8002212:	4a27      	ldr	r2, [pc, #156]	; (80022b0 <MX_ADC_Init+0xb4>)
 8002214:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002216:	4b25      	ldr	r3, [pc, #148]	; (80022ac <MX_ADC_Init+0xb0>)
 8002218:	2200      	movs	r2, #0
 800221a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800221c:	4b23      	ldr	r3, [pc, #140]	; (80022ac <MX_ADC_Init+0xb0>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002222:	4b22      	ldr	r3, [pc, #136]	; (80022ac <MX_ADC_Init+0xb0>)
 8002224:	2200      	movs	r2, #0
 8002226:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002228:	4b20      	ldr	r3, [pc, #128]	; (80022ac <MX_ADC_Init+0xb0>)
 800222a:	2201      	movs	r2, #1
 800222c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800222e:	4b1f      	ldr	r3, [pc, #124]	; (80022ac <MX_ADC_Init+0xb0>)
 8002230:	2204      	movs	r2, #4
 8002232:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002234:	4b1d      	ldr	r3, [pc, #116]	; (80022ac <MX_ADC_Init+0xb0>)
 8002236:	2200      	movs	r2, #0
 8002238:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800223a:	4b1c      	ldr	r3, [pc, #112]	; (80022ac <MX_ADC_Init+0xb0>)
 800223c:	2200      	movs	r2, #0
 800223e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002240:	4b1a      	ldr	r3, [pc, #104]	; (80022ac <MX_ADC_Init+0xb0>)
 8002242:	2200      	movs	r2, #0
 8002244:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002246:	4b19      	ldr	r3, [pc, #100]	; (80022ac <MX_ADC_Init+0xb0>)
 8002248:	2200      	movs	r2, #0
 800224a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800224c:	4b17      	ldr	r3, [pc, #92]	; (80022ac <MX_ADC_Init+0xb0>)
 800224e:	22c2      	movs	r2, #194	; 0xc2
 8002250:	32ff      	adds	r2, #255	; 0xff
 8002252:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002254:	4b15      	ldr	r3, [pc, #84]	; (80022ac <MX_ADC_Init+0xb0>)
 8002256:	2200      	movs	r2, #0
 8002258:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800225a:	4b14      	ldr	r3, [pc, #80]	; (80022ac <MX_ADC_Init+0xb0>)
 800225c:	2224      	movs	r2, #36	; 0x24
 800225e:	2100      	movs	r1, #0
 8002260:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <MX_ADC_Init+0xb0>)
 8002264:	2201      	movs	r2, #1
 8002266:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002268:	4b10      	ldr	r3, [pc, #64]	; (80022ac <MX_ADC_Init+0xb0>)
 800226a:	0018      	movs	r0, r3
 800226c:	f000 fd44 	bl	8002cf8 <HAL_ADC_Init>
 8002270:	1e03      	subs	r3, r0, #0
 8002272:	d001      	beq.n	8002278 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002274:	f000 fa03 	bl	800267e <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002278:	1d3b      	adds	r3, r7, #4
 800227a:	2207      	movs	r2, #7
 800227c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800227e:	1d3b      	adds	r3, r7, #4
 8002280:	2280      	movs	r2, #128	; 0x80
 8002282:	0152      	lsls	r2, r2, #5
 8002284:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	2280      	movs	r2, #128	; 0x80
 800228a:	0552      	lsls	r2, r2, #21
 800228c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800228e:	1d3a      	adds	r2, r7, #4
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_ADC_Init+0xb0>)
 8002292:	0011      	movs	r1, r2
 8002294:	0018      	movs	r0, r3
 8002296:	f001 f877 	bl	8003388 <HAL_ADC_ConfigChannel>
 800229a:	1e03      	subs	r3, r0, #0
 800229c:	d001      	beq.n	80022a2 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800229e:	f000 f9ee 	bl	800267e <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80022a2:	46c0      	nop			; (mov r8, r8)
 80022a4:	46bd      	mov	sp, r7
 80022a6:	b004      	add	sp, #16
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	46c0      	nop			; (mov r8, r8)
 80022ac:	200001f8 	.word	0x200001f8
 80022b0:	40012400 	.word	0x40012400

080022b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08e      	sub	sp, #56	; 0x38
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ba:	2328      	movs	r3, #40	; 0x28
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	0018      	movs	r0, r3
 80022c0:	2310      	movs	r3, #16
 80022c2:	001a      	movs	r2, r3
 80022c4:	2100      	movs	r1, #0
 80022c6:	f004 f98b 	bl	80065e0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ca:	2320      	movs	r3, #32
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	0018      	movs	r0, r3
 80022d0:	2308      	movs	r3, #8
 80022d2:	001a      	movs	r2, r3
 80022d4:	2100      	movs	r1, #0
 80022d6:	f004 f983 	bl	80065e0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	0018      	movs	r0, r3
 80022de:	231c      	movs	r3, #28
 80022e0:	001a      	movs	r2, r3
 80022e2:	2100      	movs	r1, #0
 80022e4:	f004 f97c 	bl	80065e0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022e8:	4b2f      	ldr	r3, [pc, #188]	; (80023a8 <MX_TIM3_Init+0xf4>)
 80022ea:	4a30      	ldr	r2, [pc, #192]	; (80023ac <MX_TIM3_Init+0xf8>)
 80022ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80022ee:	4b2e      	ldr	r3, [pc, #184]	; (80023a8 <MX_TIM3_Init+0xf4>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f4:	4b2c      	ldr	r3, [pc, #176]	; (80023a8 <MX_TIM3_Init+0xf4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 47999;
 80022fa:	4b2b      	ldr	r3, [pc, #172]	; (80023a8 <MX_TIM3_Init+0xf4>)
 80022fc:	4a2c      	ldr	r2, [pc, #176]	; (80023b0 <MX_TIM3_Init+0xfc>)
 80022fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002300:	4b29      	ldr	r3, [pc, #164]	; (80023a8 <MX_TIM3_Init+0xf4>)
 8002302:	2200      	movs	r2, #0
 8002304:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002306:	4b28      	ldr	r3, [pc, #160]	; (80023a8 <MX_TIM3_Init+0xf4>)
 8002308:	2280      	movs	r2, #128	; 0x80
 800230a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800230c:	4b26      	ldr	r3, [pc, #152]	; (80023a8 <MX_TIM3_Init+0xf4>)
 800230e:	0018      	movs	r0, r3
 8002310:	f002 fb0c 	bl	800492c <HAL_TIM_Base_Init>
 8002314:	1e03      	subs	r3, r0, #0
 8002316:	d001      	beq.n	800231c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002318:	f000 f9b1 	bl	800267e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800231c:	2128      	movs	r1, #40	; 0x28
 800231e:	187b      	adds	r3, r7, r1
 8002320:	2280      	movs	r2, #128	; 0x80
 8002322:	0152      	lsls	r2, r2, #5
 8002324:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002326:	187a      	adds	r2, r7, r1
 8002328:	4b1f      	ldr	r3, [pc, #124]	; (80023a8 <MX_TIM3_Init+0xf4>)
 800232a:	0011      	movs	r1, r2
 800232c:	0018      	movs	r0, r3
 800232e:	f002 fd23 	bl	8004d78 <HAL_TIM_ConfigClockSource>
 8002332:	1e03      	subs	r3, r0, #0
 8002334:	d001      	beq.n	800233a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8002336:	f000 f9a2 	bl	800267e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800233a:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <MX_TIM3_Init+0xf4>)
 800233c:	0018      	movs	r0, r3
 800233e:	f002 fb45 	bl	80049cc <HAL_TIM_PWM_Init>
 8002342:	1e03      	subs	r3, r0, #0
 8002344:	d001      	beq.n	800234a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002346:	f000 f99a 	bl	800267e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234a:	2120      	movs	r1, #32
 800234c:	187b      	adds	r3, r7, r1
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002352:	187b      	adds	r3, r7, r1
 8002354:	2200      	movs	r2, #0
 8002356:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002358:	187a      	adds	r2, r7, r1
 800235a:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <MX_TIM3_Init+0xf4>)
 800235c:	0011      	movs	r1, r2
 800235e:	0018      	movs	r0, r3
 8002360:	f003 f918 	bl	8005594 <HAL_TIMEx_MasterConfigSynchronization>
 8002364:	1e03      	subs	r3, r0, #0
 8002366:	d001      	beq.n	800236c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8002368:	f000 f989 	bl	800267e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800236c:	1d3b      	adds	r3, r7, #4
 800236e:	2260      	movs	r2, #96	; 0x60
 8002370:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002372:	1d3b      	adds	r3, r7, #4
 8002374:	2200      	movs	r2, #0
 8002376:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800237e:	1d3b      	adds	r3, r7, #4
 8002380:	2200      	movs	r2, #0
 8002382:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002384:	1d39      	adds	r1, r7, #4
 8002386:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <MX_TIM3_Init+0xf4>)
 8002388:	220c      	movs	r2, #12
 800238a:	0018      	movs	r0, r3
 800238c:	f002 fc2e 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 8002390:	1e03      	subs	r3, r0, #0
 8002392:	d001      	beq.n	8002398 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8002394:	f000 f973 	bl	800267e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002398:	4b03      	ldr	r3, [pc, #12]	; (80023a8 <MX_TIM3_Init+0xf4>)
 800239a:	0018      	movs	r0, r3
 800239c:	f000 fa30 	bl	8002800 <HAL_TIM_MspPostInit>

}
 80023a0:	46c0      	nop			; (mov r8, r8)
 80023a2:	46bd      	mov	sp, r7
 80023a4:	b00e      	add	sp, #56	; 0x38
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	2000027c 	.word	0x2000027c
 80023ac:	40000400 	.word	0x40000400
 80023b0:	0000bb7f 	.word	0x0000bb7f

080023b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023b8:	4b14      	ldr	r3, [pc, #80]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023ba:	4a15      	ldr	r2, [pc, #84]	; (8002410 <MX_USART2_UART_Init+0x5c>)
 80023bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80023be:	4b13      	ldr	r3, [pc, #76]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023c0:	2296      	movs	r2, #150	; 0x96
 80023c2:	0192      	lsls	r2, r2, #6
 80023c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023c6:	4b11      	ldr	r3, [pc, #68]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023cc:	4b0f      	ldr	r3, [pc, #60]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023d2:	4b0e      	ldr	r3, [pc, #56]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023d8:	4b0c      	ldr	r3, [pc, #48]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023da:	220c      	movs	r2, #12
 80023dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023de:	4b0b      	ldr	r3, [pc, #44]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e4:	4b09      	ldr	r3, [pc, #36]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ea:	4b08      	ldr	r3, [pc, #32]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023f6:	4b05      	ldr	r3, [pc, #20]	; (800240c <MX_USART2_UART_Init+0x58>)
 80023f8:	0018      	movs	r0, r3
 80023fa:	f003 f929 	bl	8005650 <HAL_UART_Init>
 80023fe:	1e03      	subs	r3, r0, #0
 8002400:	d001      	beq.n	8002406 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002402:	f000 f93c 	bl	800267e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002406:	46c0      	nop			; (mov r8, r8)
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	200002c4 	.word	0x200002c4
 8002410:	40004400 	.word	0x40004400

08002414 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800241a:	4b10      	ldr	r3, [pc, #64]	; (800245c <MX_DMA_Init+0x48>)
 800241c:	695a      	ldr	r2, [r3, #20]
 800241e:	4b0f      	ldr	r3, [pc, #60]	; (800245c <MX_DMA_Init+0x48>)
 8002420:	2101      	movs	r1, #1
 8002422:	430a      	orrs	r2, r1
 8002424:	615a      	str	r2, [r3, #20]
 8002426:	4b0d      	ldr	r3, [pc, #52]	; (800245c <MX_DMA_Init+0x48>)
 8002428:	695b      	ldr	r3, [r3, #20]
 800242a:	2201      	movs	r2, #1
 800242c:	4013      	ands	r3, r2
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	2009      	movs	r0, #9
 8002438:	f001 faa2 	bl	8003980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800243c:	2009      	movs	r0, #9
 800243e:	f001 fab4 	bl	80039aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	200b      	movs	r0, #11
 8002448:	f001 fa9a 	bl	8003980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800244c:	200b      	movs	r0, #11
 800244e:	f001 faac 	bl	80039aa <HAL_NVIC_EnableIRQ>

}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b002      	add	sp, #8
 8002458:	bd80      	pop	{r7, pc}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	40021000 	.word	0x40021000

08002460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002460:	b590      	push	{r4, r7, lr}
 8002462:	b08b      	sub	sp, #44	; 0x2c
 8002464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002466:	2414      	movs	r4, #20
 8002468:	193b      	adds	r3, r7, r4
 800246a:	0018      	movs	r0, r3
 800246c:	2314      	movs	r3, #20
 800246e:	001a      	movs	r2, r3
 8002470:	2100      	movs	r1, #0
 8002472:	f004 f8b5 	bl	80065e0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002476:	4b43      	ldr	r3, [pc, #268]	; (8002584 <MX_GPIO_Init+0x124>)
 8002478:	695a      	ldr	r2, [r3, #20]
 800247a:	4b42      	ldr	r3, [pc, #264]	; (8002584 <MX_GPIO_Init+0x124>)
 800247c:	2180      	movs	r1, #128	; 0x80
 800247e:	03c9      	lsls	r1, r1, #15
 8002480:	430a      	orrs	r2, r1
 8002482:	615a      	str	r2, [r3, #20]
 8002484:	4b3f      	ldr	r3, [pc, #252]	; (8002584 <MX_GPIO_Init+0x124>)
 8002486:	695a      	ldr	r2, [r3, #20]
 8002488:	2380      	movs	r3, #128	; 0x80
 800248a:	03db      	lsls	r3, r3, #15
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	4b3c      	ldr	r3, [pc, #240]	; (8002584 <MX_GPIO_Init+0x124>)
 8002494:	695a      	ldr	r2, [r3, #20]
 8002496:	4b3b      	ldr	r3, [pc, #236]	; (8002584 <MX_GPIO_Init+0x124>)
 8002498:	2180      	movs	r1, #128	; 0x80
 800249a:	0289      	lsls	r1, r1, #10
 800249c:	430a      	orrs	r2, r1
 800249e:	615a      	str	r2, [r3, #20]
 80024a0:	4b38      	ldr	r3, [pc, #224]	; (8002584 <MX_GPIO_Init+0x124>)
 80024a2:	695a      	ldr	r2, [r3, #20]
 80024a4:	2380      	movs	r3, #128	; 0x80
 80024a6:	029b      	lsls	r3, r3, #10
 80024a8:	4013      	ands	r3, r2
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ae:	4b35      	ldr	r3, [pc, #212]	; (8002584 <MX_GPIO_Init+0x124>)
 80024b0:	695a      	ldr	r2, [r3, #20]
 80024b2:	4b34      	ldr	r3, [pc, #208]	; (8002584 <MX_GPIO_Init+0x124>)
 80024b4:	2180      	movs	r1, #128	; 0x80
 80024b6:	0309      	lsls	r1, r1, #12
 80024b8:	430a      	orrs	r2, r1
 80024ba:	615a      	str	r2, [r3, #20]
 80024bc:	4b31      	ldr	r3, [pc, #196]	; (8002584 <MX_GPIO_Init+0x124>)
 80024be:	695a      	ldr	r2, [r3, #20]
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	031b      	lsls	r3, r3, #12
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ca:	4b2e      	ldr	r3, [pc, #184]	; (8002584 <MX_GPIO_Init+0x124>)
 80024cc:	695a      	ldr	r2, [r3, #20]
 80024ce:	4b2d      	ldr	r3, [pc, #180]	; (8002584 <MX_GPIO_Init+0x124>)
 80024d0:	2180      	movs	r1, #128	; 0x80
 80024d2:	02c9      	lsls	r1, r1, #11
 80024d4:	430a      	orrs	r2, r1
 80024d6:	615a      	str	r2, [r3, #20]
 80024d8:	4b2a      	ldr	r3, [pc, #168]	; (8002584 <MX_GPIO_Init+0x124>)
 80024da:	695a      	ldr	r2, [r3, #20]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	02db      	lsls	r3, r3, #11
 80024e0:	4013      	ands	r3, r2
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80024e6:	2380      	movs	r3, #128	; 0x80
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4827      	ldr	r0, [pc, #156]	; (8002588 <MX_GPIO_Init+0x128>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	0019      	movs	r1, r3
 80024f0:	f001 fd6c 	bl	8003fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80024f4:	193b      	adds	r3, r7, r4
 80024f6:	2201      	movs	r2, #1
 80024f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024fa:	193b      	adds	r3, r7, r4
 80024fc:	2284      	movs	r2, #132	; 0x84
 80024fe:	0392      	lsls	r2, r2, #14
 8002500:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002502:	193b      	adds	r3, r7, r4
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002508:	193a      	adds	r2, r7, r4
 800250a:	2390      	movs	r3, #144	; 0x90
 800250c:	05db      	lsls	r3, r3, #23
 800250e:	0011      	movs	r1, r2
 8002510:	0018      	movs	r0, r3
 8002512:	f001 fbeb 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8002516:	0021      	movs	r1, r4
 8002518:	187b      	adds	r3, r7, r1
 800251a:	2280      	movs	r2, #128	; 0x80
 800251c:	0052      	lsls	r2, r2, #1
 800251e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002520:	000c      	movs	r4, r1
 8002522:	193b      	adds	r3, r7, r4
 8002524:	2201      	movs	r2, #1
 8002526:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002528:	193b      	adds	r3, r7, r4
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252e:	193b      	adds	r3, r7, r4
 8002530:	2200      	movs	r2, #0
 8002532:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8002534:	193b      	adds	r3, r7, r4
 8002536:	4a14      	ldr	r2, [pc, #80]	; (8002588 <MX_GPIO_Init+0x128>)
 8002538:	0019      	movs	r1, r3
 800253a:	0010      	movs	r0, r2
 800253c:	f001 fbd6 	bl	8003cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002540:	0021      	movs	r1, r4
 8002542:	187b      	adds	r3, r7, r1
 8002544:	22c0      	movs	r2, #192	; 0xc0
 8002546:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002548:	187b      	adds	r3, r7, r1
 800254a:	2212      	movs	r2, #18
 800254c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254e:	187b      	adds	r3, r7, r1
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002554:	187b      	adds	r3, r7, r1
 8002556:	2203      	movs	r2, #3
 8002558:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800255a:	187b      	adds	r3, r7, r1
 800255c:	2201      	movs	r2, #1
 800255e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002560:	187b      	adds	r3, r7, r1
 8002562:	4a0a      	ldr	r2, [pc, #40]	; (800258c <MX_GPIO_Init+0x12c>)
 8002564:	0019      	movs	r1, r3
 8002566:	0010      	movs	r0, r2
 8002568:	f001 fbc0 	bl	8003cec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800256c:	2200      	movs	r2, #0
 800256e:	2100      	movs	r1, #0
 8002570:	2005      	movs	r0, #5
 8002572:	f001 fa05 	bl	8003980 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002576:	2005      	movs	r0, #5
 8002578:	f001 fa17 	bl	80039aa <HAL_NVIC_EnableIRQ>

}
 800257c:	46c0      	nop			; (mov r8, r8)
 800257e:	46bd      	mov	sp, r7
 8002580:	b00b      	add	sp, #44	; 0x2c
 8002582:	bd90      	pop	{r4, r7, pc}
 8002584:	40021000 	.word	0x40021000
 8002588:	48000800 	.word	0x48000800
 800258c:	48000400 	.word	0x48000400

08002590 <EXTI0_1_IRQHandler>:
/*
 *
 *
 */
void EXTI0_1_IRQHandler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
	// Correct debouncing:
	uint32_t current = HAL_GetTick();
 8002596:	f000 fb81 	bl	8002c9c <HAL_GetTick>
 800259a:	0003      	movs	r3, r0
 800259c:	603b      	str	r3, [r7, #0]
	for (int i = current; i < (current + 10); i++); //delay by 10 ticks
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	607b      	str	r3, [r7, #4]
 80025a2:	e002      	b.n	80025aa <EXTI0_1_IRQHandler+0x1a>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3301      	adds	r3, #1
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	330a      	adds	r3, #10
 80025ae:	001a      	movs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d8f6      	bhi.n	80025a4 <EXTI0_1_IRQHandler+0x14>

	mode = 0; // enter "transmit reading mode" when blue pushbutton pressed
 80025b6:	4b06      	ldr	r3, [pc, #24]	; (80025d0 <EXTI0_1_IRQHandler+0x40>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]

	//if blue push button pressed,  set ADCRead to 1 so that ADC read once
	ADCRead = 1;
 80025bc:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <EXTI0_1_IRQHandler+0x44>)
 80025be:	2201      	movs	r2, #1
 80025c0:	701a      	strb	r2, [r3, #0]


	// Clear interrupt flags
	HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80025c2:	2001      	movs	r0, #1
 80025c4:	f001 fd20 	bl	8004008 <HAL_GPIO_EXTI_IRQHandler>
}
 80025c8:	46c0      	nop			; (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b002      	add	sp, #8
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	200003a8 	.word	0x200003a8
 80025d4:	2000038c 	.word	0x2000038c

080025d8 <pollADC>:

uint32_t pollADC(void){
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
	HAL_ADC_PollForConversion(&hadc, 500);
 80025de:	23fa      	movs	r3, #250	; 0xfa
 80025e0:	005a      	lsls	r2, r3, #1
 80025e2:	4b08      	ldr	r3, [pc, #32]	; (8002604 <pollADC+0x2c>)
 80025e4:	0011      	movs	r1, r2
 80025e6:	0018      	movs	r0, r3
 80025e8:	f000 fd5a 	bl	80030a0 <HAL_ADC_PollForConversion>
	// get digital value
	uint32_t val = HAL_ADC_GetValue(&hadc);
 80025ec:	4b05      	ldr	r3, [pc, #20]	; (8002604 <pollADC+0x2c>)
 80025ee:	0018      	movs	r0, r3
 80025f0:	f000 fdee 	bl	80031d0 <HAL_ADC_GetValue>
 80025f4:	0003      	movs	r3, r0
 80025f6:	607b      	str	r3, [r7, #4]
	return val;
 80025f8:	687b      	ldr	r3, [r7, #4]
}
 80025fa:	0018      	movs	r0, r3
 80025fc:	46bd      	mov	sp, r7
 80025fe:	b002      	add	sp, #8
 8002600:	bd80      	pop	{r7, pc}
 8002602:	46c0      	nop			; (mov r8, r8)
 8002604:	200001f8 	.word	0x200001f8

08002608 <decToBinConvert>:

/*
 * This method takes in a decimal value and converts it to its decimal version. The
 * binary bits are then returned.
 */
uint8_t decToBinConvert(uint8_t decimalValue){
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	0002      	movs	r2, r0
 8002610:	1dfb      	adds	r3, r7, #7
 8002612:	701a      	strb	r2, [r3, #0]
	uint8_t binary = 0; // the binary number
 8002614:	2317      	movs	r3, #23
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
	uint8_t temp = decimalValue;
 800261c:	2316      	movs	r3, #22
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	1dfa      	adds	r2, r7, #7
 8002622:	7812      	ldrb	r2, [r2, #0]
 8002624:	701a      	strb	r2, [r3, #0]
	if(decimalValue<256){
		  int remainder, scale = 1; // i is the scaling factor used to store the bit in the correct position.
 8002626:	2301      	movs	r3, #1
 8002628:	613b      	str	r3, [r7, #16]

		  while (temp!=0) {
 800262a:	e01c      	b.n	8002666 <decToBinConvert+0x5e>
		    remainder = temp % 2;
 800262c:	2116      	movs	r1, #22
 800262e:	187b      	adds	r3, r7, r1
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2201      	movs	r2, #1
 8002634:	4013      	ands	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
		    temp /= 2; // floors result of division because temp is integer
 8002638:	187b      	adds	r3, r7, r1
 800263a:	187a      	adds	r2, r7, r1
 800263c:	7812      	ldrb	r2, [r2, #0]
 800263e:	0852      	lsrs	r2, r2, #1
 8002640:	701a      	strb	r2, [r3, #0]

		    binary += remainder * scale; // store the remainder in the binary number
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	b2db      	uxtb	r3, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	4353      	muls	r3, r2
 800264c:	b2d9      	uxtb	r1, r3
 800264e:	2217      	movs	r2, #23
 8002650:	18bb      	adds	r3, r7, r2
 8002652:	18ba      	adds	r2, r7, r2
 8002654:	7812      	ldrb	r2, [r2, #0]
 8002656:	188a      	adds	r2, r1, r2
 8002658:	701a      	strb	r2, [r3, #0]
		    scale *= 10; // increase the scale ten times
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	0013      	movs	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	189b      	adds	r3, r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	613b      	str	r3, [r7, #16]
		  while (temp!=0) {
 8002666:	2316      	movs	r3, #22
 8002668:	18fb      	adds	r3, r7, r3
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d1dd      	bne.n	800262c <decToBinConvert+0x24>
		  }

		  return binary;
 8002670:	2317      	movs	r3, #23
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	781b      	ldrb	r3, [r3, #0]
	}
}
 8002676:	0018      	movs	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	b006      	add	sp, #24
 800267c:	bd80      	pop	{r7, pc}

0800267e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002682:	b672      	cpsid	i
}
 8002684:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002686:	e7fe      	b.n	8002686 <Error_Handler+0x8>

08002688 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800268e:	4b0f      	ldr	r3, [pc, #60]	; (80026cc <HAL_MspInit+0x44>)
 8002690:	699a      	ldr	r2, [r3, #24]
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <HAL_MspInit+0x44>)
 8002694:	2101      	movs	r1, #1
 8002696:	430a      	orrs	r2, r1
 8002698:	619a      	str	r2, [r3, #24]
 800269a:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <HAL_MspInit+0x44>)
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	2201      	movs	r2, #1
 80026a0:	4013      	ands	r3, r2
 80026a2:	607b      	str	r3, [r7, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026a6:	4b09      	ldr	r3, [pc, #36]	; (80026cc <HAL_MspInit+0x44>)
 80026a8:	69da      	ldr	r2, [r3, #28]
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <HAL_MspInit+0x44>)
 80026ac:	2180      	movs	r1, #128	; 0x80
 80026ae:	0549      	lsls	r1, r1, #21
 80026b0:	430a      	orrs	r2, r1
 80026b2:	61da      	str	r2, [r3, #28]
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <HAL_MspInit+0x44>)
 80026b6:	69da      	ldr	r2, [r3, #28]
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	055b      	lsls	r3, r3, #21
 80026bc:	4013      	ands	r3, r2
 80026be:	603b      	str	r3, [r7, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026c2:	46c0      	nop			; (mov r8, r8)
 80026c4:	46bd      	mov	sp, r7
 80026c6:	b002      	add	sp, #8
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	40021000 	.word	0x40021000

080026d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026d0:	b590      	push	{r4, r7, lr}
 80026d2:	b08b      	sub	sp, #44	; 0x2c
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	2414      	movs	r4, #20
 80026da:	193b      	adds	r3, r7, r4
 80026dc:	0018      	movs	r0, r3
 80026de:	2314      	movs	r3, #20
 80026e0:	001a      	movs	r2, r3
 80026e2:	2100      	movs	r1, #0
 80026e4:	f003 ff7c 	bl	80065e0 <memset>
  if(hadc->Instance==ADC1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a31      	ldr	r2, [pc, #196]	; (80027b4 <HAL_ADC_MspInit+0xe4>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d15b      	bne.n	80027aa <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026f2:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <HAL_ADC_MspInit+0xe8>)
 80026f4:	699a      	ldr	r2, [r3, #24]
 80026f6:	4b30      	ldr	r3, [pc, #192]	; (80027b8 <HAL_ADC_MspInit+0xe8>)
 80026f8:	2180      	movs	r1, #128	; 0x80
 80026fa:	0089      	lsls	r1, r1, #2
 80026fc:	430a      	orrs	r2, r1
 80026fe:	619a      	str	r2, [r3, #24]
 8002700:	4b2d      	ldr	r3, [pc, #180]	; (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002702:	699a      	ldr	r2, [r3, #24]
 8002704:	2380      	movs	r3, #128	; 0x80
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4013      	ands	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	4b2a      	ldr	r3, [pc, #168]	; (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002710:	695a      	ldr	r2, [r3, #20]
 8002712:	4b29      	ldr	r3, [pc, #164]	; (80027b8 <HAL_ADC_MspInit+0xe8>)
 8002714:	2180      	movs	r1, #128	; 0x80
 8002716:	0289      	lsls	r1, r1, #10
 8002718:	430a      	orrs	r2, r1
 800271a:	615a      	str	r2, [r3, #20]
 800271c:	4b26      	ldr	r3, [pc, #152]	; (80027b8 <HAL_ADC_MspInit+0xe8>)
 800271e:	695a      	ldr	r2, [r3, #20]
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	029b      	lsls	r3, r3, #10
 8002724:	4013      	ands	r3, r2
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800272a:	193b      	adds	r3, r7, r4
 800272c:	2280      	movs	r2, #128	; 0x80
 800272e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002730:	193b      	adds	r3, r7, r4
 8002732:	2203      	movs	r2, #3
 8002734:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002736:	193b      	adds	r3, r7, r4
 8002738:	2200      	movs	r2, #0
 800273a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	193a      	adds	r2, r7, r4
 800273e:	2390      	movs	r3, #144	; 0x90
 8002740:	05db      	lsls	r3, r3, #23
 8002742:	0011      	movs	r1, r2
 8002744:	0018      	movs	r0, r3
 8002746:	f001 fad1 	bl	8003cec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 800274a:	4b1c      	ldr	r3, [pc, #112]	; (80027bc <HAL_ADC_MspInit+0xec>)
 800274c:	4a1c      	ldr	r2, [pc, #112]	; (80027c0 <HAL_ADC_MspInit+0xf0>)
 800274e:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002750:	4b1a      	ldr	r3, [pc, #104]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002752:	2200      	movs	r2, #0
 8002754:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002756:	4b19      	ldr	r3, [pc, #100]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800275c:	4b17      	ldr	r3, [pc, #92]	; (80027bc <HAL_ADC_MspInit+0xec>)
 800275e:	2280      	movs	r2, #128	; 0x80
 8002760:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002762:	4b16      	ldr	r3, [pc, #88]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002764:	2280      	movs	r2, #128	; 0x80
 8002766:	0052      	lsls	r2, r2, #1
 8002768:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800276a:	4b14      	ldr	r3, [pc, #80]	; (80027bc <HAL_ADC_MspInit+0xec>)
 800276c:	2280      	movs	r2, #128	; 0x80
 800276e:	00d2      	lsls	r2, r2, #3
 8002770:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8002772:	4b12      	ldr	r3, [pc, #72]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002774:	2200      	movs	r2, #0
 8002776:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002778:	4b10      	ldr	r3, [pc, #64]	; (80027bc <HAL_ADC_MspInit+0xec>)
 800277a:	2200      	movs	r2, #0
 800277c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800277e:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002780:	0018      	movs	r0, r3
 8002782:	f001 f92f 	bl	80039e4 <HAL_DMA_Init>
 8002786:	1e03      	subs	r3, r0, #0
 8002788:	d001      	beq.n	800278e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800278a:	f7ff ff78 	bl	800267e <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a0a      	ldr	r2, [pc, #40]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002792:	631a      	str	r2, [r3, #48]	; 0x30
 8002794:	4b09      	ldr	r3, [pc, #36]	; (80027bc <HAL_ADC_MspInit+0xec>)
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 800279a:	2200      	movs	r2, #0
 800279c:	2100      	movs	r1, #0
 800279e:	200c      	movs	r0, #12
 80027a0:	f001 f8ee 	bl	8003980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80027a4:	200c      	movs	r0, #12
 80027a6:	f001 f900 	bl	80039aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b00b      	add	sp, #44	; 0x2c
 80027b0:	bd90      	pop	{r4, r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	40012400 	.word	0x40012400
 80027b8:	40021000 	.word	0x40021000
 80027bc:	20000238 	.word	0x20000238
 80027c0:	40020008 	.word	0x40020008

080027c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a09      	ldr	r2, [pc, #36]	; (80027f8 <HAL_TIM_Base_MspInit+0x34>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d10b      	bne.n	80027ee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027d6:	4b09      	ldr	r3, [pc, #36]	; (80027fc <HAL_TIM_Base_MspInit+0x38>)
 80027d8:	69da      	ldr	r2, [r3, #28]
 80027da:	4b08      	ldr	r3, [pc, #32]	; (80027fc <HAL_TIM_Base_MspInit+0x38>)
 80027dc:	2102      	movs	r1, #2
 80027de:	430a      	orrs	r2, r1
 80027e0:	61da      	str	r2, [r3, #28]
 80027e2:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_TIM_Base_MspInit+0x38>)
 80027e4:	69db      	ldr	r3, [r3, #28]
 80027e6:	2202      	movs	r2, #2
 80027e8:	4013      	ands	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	46bd      	mov	sp, r7
 80027f2:	b004      	add	sp, #16
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	40000400 	.word	0x40000400
 80027fc:	40021000 	.word	0x40021000

08002800 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002800:	b590      	push	{r4, r7, lr}
 8002802:	b089      	sub	sp, #36	; 0x24
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002808:	240c      	movs	r4, #12
 800280a:	193b      	adds	r3, r7, r4
 800280c:	0018      	movs	r0, r3
 800280e:	2314      	movs	r3, #20
 8002810:	001a      	movs	r2, r3
 8002812:	2100      	movs	r1, #0
 8002814:	f003 fee4 	bl	80065e0 <memset>
  if(htim->Instance==TIM3)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a15      	ldr	r2, [pc, #84]	; (8002874 <HAL_TIM_MspPostInit+0x74>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d124      	bne.n	800286c <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002822:	4b15      	ldr	r3, [pc, #84]	; (8002878 <HAL_TIM_MspPostInit+0x78>)
 8002824:	695a      	ldr	r2, [r3, #20]
 8002826:	4b14      	ldr	r3, [pc, #80]	; (8002878 <HAL_TIM_MspPostInit+0x78>)
 8002828:	2180      	movs	r1, #128	; 0x80
 800282a:	0309      	lsls	r1, r1, #12
 800282c:	430a      	orrs	r2, r1
 800282e:	615a      	str	r2, [r3, #20]
 8002830:	4b11      	ldr	r3, [pc, #68]	; (8002878 <HAL_TIM_MspPostInit+0x78>)
 8002832:	695a      	ldr	r2, [r3, #20]
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	031b      	lsls	r3, r3, #12
 8002838:	4013      	ands	r3, r2
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800283e:	193b      	adds	r3, r7, r4
 8002840:	2280      	movs	r2, #128	; 0x80
 8002842:	0092      	lsls	r2, r2, #2
 8002844:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	0021      	movs	r1, r4
 8002848:	187b      	adds	r3, r7, r1
 800284a:	2202      	movs	r2, #2
 800284c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284e:	187b      	adds	r3, r7, r1
 8002850:	2200      	movs	r2, #0
 8002852:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002854:	187b      	adds	r3, r7, r1
 8002856:	2200      	movs	r2, #0
 8002858:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800285a:	187b      	adds	r3, r7, r1
 800285c:	2200      	movs	r2, #0
 800285e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002860:	187b      	adds	r3, r7, r1
 8002862:	4a06      	ldr	r2, [pc, #24]	; (800287c <HAL_TIM_MspPostInit+0x7c>)
 8002864:	0019      	movs	r1, r3
 8002866:	0010      	movs	r0, r2
 8002868:	f001 fa40 	bl	8003cec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800286c:	46c0      	nop			; (mov r8, r8)
 800286e:	46bd      	mov	sp, r7
 8002870:	b009      	add	sp, #36	; 0x24
 8002872:	bd90      	pop	{r4, r7, pc}
 8002874:	40000400 	.word	0x40000400
 8002878:	40021000 	.word	0x40021000
 800287c:	48000800 	.word	0x48000800

08002880 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002880:	b590      	push	{r4, r7, lr}
 8002882:	b08b      	sub	sp, #44	; 0x2c
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	2414      	movs	r4, #20
 800288a:	193b      	adds	r3, r7, r4
 800288c:	0018      	movs	r0, r3
 800288e:	2314      	movs	r3, #20
 8002890:	001a      	movs	r2, r3
 8002892:	2100      	movs	r1, #0
 8002894:	f003 fea4 	bl	80065e0 <memset>
  if(huart->Instance==USART2)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a33      	ldr	r2, [pc, #204]	; (800296c <HAL_UART_MspInit+0xec>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d160      	bne.n	8002964 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028a2:	4b33      	ldr	r3, [pc, #204]	; (8002970 <HAL_UART_MspInit+0xf0>)
 80028a4:	69da      	ldr	r2, [r3, #28]
 80028a6:	4b32      	ldr	r3, [pc, #200]	; (8002970 <HAL_UART_MspInit+0xf0>)
 80028a8:	2180      	movs	r1, #128	; 0x80
 80028aa:	0289      	lsls	r1, r1, #10
 80028ac:	430a      	orrs	r2, r1
 80028ae:	61da      	str	r2, [r3, #28]
 80028b0:	4b2f      	ldr	r3, [pc, #188]	; (8002970 <HAL_UART_MspInit+0xf0>)
 80028b2:	69da      	ldr	r2, [r3, #28]
 80028b4:	2380      	movs	r3, #128	; 0x80
 80028b6:	029b      	lsls	r3, r3, #10
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	4b2c      	ldr	r3, [pc, #176]	; (8002970 <HAL_UART_MspInit+0xf0>)
 80028c0:	695a      	ldr	r2, [r3, #20]
 80028c2:	4b2b      	ldr	r3, [pc, #172]	; (8002970 <HAL_UART_MspInit+0xf0>)
 80028c4:	2180      	movs	r1, #128	; 0x80
 80028c6:	0289      	lsls	r1, r1, #10
 80028c8:	430a      	orrs	r2, r1
 80028ca:	615a      	str	r2, [r3, #20]
 80028cc:	4b28      	ldr	r3, [pc, #160]	; (8002970 <HAL_UART_MspInit+0xf0>)
 80028ce:	695a      	ldr	r2, [r3, #20]
 80028d0:	2380      	movs	r3, #128	; 0x80
 80028d2:	029b      	lsls	r3, r3, #10
 80028d4:	4013      	ands	r3, r2
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028da:	0021      	movs	r1, r4
 80028dc:	187b      	adds	r3, r7, r1
 80028de:	220c      	movs	r2, #12
 80028e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e2:	187b      	adds	r3, r7, r1
 80028e4:	2202      	movs	r2, #2
 80028e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	187b      	adds	r3, r7, r1
 80028ea:	2200      	movs	r2, #0
 80028ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	2203      	movs	r2, #3
 80028f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80028f4:	187b      	adds	r3, r7, r1
 80028f6:	2201      	movs	r2, #1
 80028f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fa:	187a      	adds	r2, r7, r1
 80028fc:	2390      	movs	r3, #144	; 0x90
 80028fe:	05db      	lsls	r3, r3, #23
 8002900:	0011      	movs	r1, r2
 8002902:	0018      	movs	r0, r3
 8002904:	f001 f9f2 	bl	8003cec <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8002908:	4b1a      	ldr	r3, [pc, #104]	; (8002974 <HAL_UART_MspInit+0xf4>)
 800290a:	4a1b      	ldr	r2, [pc, #108]	; (8002978 <HAL_UART_MspInit+0xf8>)
 800290c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800290e:	4b19      	ldr	r3, [pc, #100]	; (8002974 <HAL_UART_MspInit+0xf4>)
 8002910:	2210      	movs	r2, #16
 8002912:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002914:	4b17      	ldr	r3, [pc, #92]	; (8002974 <HAL_UART_MspInit+0xf4>)
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800291a:	4b16      	ldr	r3, [pc, #88]	; (8002974 <HAL_UART_MspInit+0xf4>)
 800291c:	2280      	movs	r2, #128	; 0x80
 800291e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002920:	4b14      	ldr	r3, [pc, #80]	; (8002974 <HAL_UART_MspInit+0xf4>)
 8002922:	2200      	movs	r2, #0
 8002924:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002926:	4b13      	ldr	r3, [pc, #76]	; (8002974 <HAL_UART_MspInit+0xf4>)
 8002928:	2200      	movs	r2, #0
 800292a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800292c:	4b11      	ldr	r3, [pc, #68]	; (8002974 <HAL_UART_MspInit+0xf4>)
 800292e:	2200      	movs	r2, #0
 8002930:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002932:	4b10      	ldr	r3, [pc, #64]	; (8002974 <HAL_UART_MspInit+0xf4>)
 8002934:	2200      	movs	r2, #0
 8002936:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002938:	4b0e      	ldr	r3, [pc, #56]	; (8002974 <HAL_UART_MspInit+0xf4>)
 800293a:	0018      	movs	r0, r3
 800293c:	f001 f852 	bl	80039e4 <HAL_DMA_Init>
 8002940:	1e03      	subs	r3, r0, #0
 8002942:	d001      	beq.n	8002948 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8002944:	f7ff fe9b 	bl	800267e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a0a      	ldr	r2, [pc, #40]	; (8002974 <HAL_UART_MspInit+0xf4>)
 800294c:	66da      	str	r2, [r3, #108]	; 0x6c
 800294e:	4b09      	ldr	r3, [pc, #36]	; (8002974 <HAL_UART_MspInit+0xf4>)
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002954:	2200      	movs	r2, #0
 8002956:	2100      	movs	r1, #0
 8002958:	201c      	movs	r0, #28
 800295a:	f001 f811 	bl	8003980 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800295e:	201c      	movs	r0, #28
 8002960:	f001 f823 	bl	80039aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b00b      	add	sp, #44	; 0x2c
 800296a:	bd90      	pop	{r4, r7, pc}
 800296c:	40004400 	.word	0x40004400
 8002970:	40021000 	.word	0x40021000
 8002974:	20000348 	.word	0x20000348
 8002978:	40020044 	.word	0x40020044

0800297c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002980:	e7fe      	b.n	8002980 <NMI_Handler+0x4>

08002982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002986:	e7fe      	b.n	8002986 <HardFault_Handler+0x4>

08002988 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800298c:	46c0      	nop			; (mov r8, r8)
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}

08002992 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}

0800299c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029a0:	f000 f96a 	bl	8002c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029a4:	46c0      	nop			; (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
	...

080029ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80029b0:	4b03      	ldr	r3, [pc, #12]	; (80029c0 <DMA1_Channel1_IRQHandler+0x14>)
 80029b2:	0018      	movs	r0, r3
 80029b4:	f001 f8db 	bl	8003b6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	20000238 	.word	0x20000238

080029c4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80029c8:	4b03      	ldr	r3, [pc, #12]	; (80029d8 <DMA1_Channel4_5_IRQHandler+0x14>)
 80029ca:	0018      	movs	r0, r3
 80029cc:	f001 f8cf 	bl	8003b6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80029d0:	46c0      	nop			; (mov r8, r8)
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	20000348 	.word	0x20000348

080029dc <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80029e0:	4b03      	ldr	r3, [pc, #12]	; (80029f0 <ADC1_COMP_IRQHandler+0x14>)
 80029e2:	0018      	movs	r0, r3
 80029e4:	f000 fc00 	bl	80031e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 80029e8:	46c0      	nop			; (mov r8, r8)
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	200001f8 	.word	0x200001f8

080029f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <USART2_IRQHandler+0x14>)
 80029fa:	0018      	movs	r0, r3
 80029fc:	f002 ff26 	bl	800584c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a00:	46c0      	nop			; (mov r8, r8)
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	200002c4 	.word	0x200002c4

08002a0c <_getpid>:
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	2301      	movs	r3, #1
 8002a12:	0018      	movs	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <_kill>:
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
 8002a22:	f003 fdb3 	bl	800658c <__errno>
 8002a26:	0003      	movs	r3, r0
 8002a28:	2216      	movs	r2, #22
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	425b      	negs	r3, r3
 8002a30:	0018      	movs	r0, r3
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b002      	add	sp, #8
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <_exit>:
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	2301      	movs	r3, #1
 8002a42:	425a      	negs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	0011      	movs	r1, r2
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f7ff ffe5 	bl	8002a18 <_kill>
 8002a4e:	e7fe      	b.n	8002a4e <_exit+0x16>

08002a50 <_read>:
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	617b      	str	r3, [r7, #20]
 8002a60:	e00a      	b.n	8002a78 <_read+0x28>
 8002a62:	e000      	b.n	8002a66 <_read+0x16>
 8002a64:	bf00      	nop
 8002a66:	0001      	movs	r1, r0
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	60ba      	str	r2, [r7, #8]
 8002a6e:	b2ca      	uxtb	r2, r1
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	3301      	adds	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	dbf0      	blt.n	8002a62 <_read+0x12>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	0018      	movs	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	b006      	add	sp, #24
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <_write>:
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b086      	sub	sp, #24
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	e009      	b.n	8002ab0 <_write+0x26>
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	1c5a      	adds	r2, r3, #1
 8002aa0:	60ba      	str	r2, [r7, #8]
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	e000      	b.n	8002aaa <_write+0x20>
 8002aa8:	bf00      	nop
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	3301      	adds	r3, #1
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	dbf1      	blt.n	8002a9c <_write+0x12>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	0018      	movs	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b006      	add	sp, #24
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <_close>:
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	2301      	movs	r3, #1
 8002acc:	425b      	negs	r3, r3
 8002ace:	0018      	movs	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b002      	add	sp, #8
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <_fstat>:
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2280      	movs	r2, #128	; 0x80
 8002ae4:	0192      	lsls	r2, r2, #6
 8002ae6:	605a      	str	r2, [r3, #4]
 8002ae8:	2300      	movs	r3, #0
 8002aea:	0018      	movs	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b002      	add	sp, #8
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <_isatty>:
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	2301      	movs	r3, #1
 8002afc:	0018      	movs	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b002      	add	sp, #8
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <_lseek>:
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
 8002b10:	2300      	movs	r3, #0
 8002b12:	0018      	movs	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b004      	add	sp, #16
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <_sbrk>:
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	4a14      	ldr	r2, [pc, #80]	; (8002b78 <_sbrk+0x5c>)
 8002b26:	4b15      	ldr	r3, [pc, #84]	; (8002b7c <_sbrk+0x60>)
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	617b      	str	r3, [r7, #20]
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	4b13      	ldr	r3, [pc, #76]	; (8002b80 <_sbrk+0x64>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d102      	bne.n	8002b3e <_sbrk+0x22>
 8002b38:	4b11      	ldr	r3, [pc, #68]	; (8002b80 <_sbrk+0x64>)
 8002b3a:	4a12      	ldr	r2, [pc, #72]	; (8002b84 <_sbrk+0x68>)
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	4b10      	ldr	r3, [pc, #64]	; (8002b80 <_sbrk+0x64>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	18d3      	adds	r3, r2, r3
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d207      	bcs.n	8002b5c <_sbrk+0x40>
 8002b4c:	f003 fd1e 	bl	800658c <__errno>
 8002b50:	0003      	movs	r3, r0
 8002b52:	220c      	movs	r2, #12
 8002b54:	601a      	str	r2, [r3, #0]
 8002b56:	2301      	movs	r3, #1
 8002b58:	425b      	negs	r3, r3
 8002b5a:	e009      	b.n	8002b70 <_sbrk+0x54>
 8002b5c:	4b08      	ldr	r3, [pc, #32]	; (8002b80 <_sbrk+0x64>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <_sbrk+0x64>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	18d2      	adds	r2, r2, r3
 8002b6a:	4b05      	ldr	r3, [pc, #20]	; (8002b80 <_sbrk+0x64>)
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	0018      	movs	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b006      	add	sp, #24
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	20002000 	.word	0x20002000
 8002b7c:	00000400 	.word	0x00000400
 8002b80:	200003ac 	.word	0x200003ac
 8002b84:	200003c8 	.word	0x200003c8

08002b88 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002b8c:	46c0      	nop			; (mov r8, r8)
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <Reset_Handler>:
 8002b94:	480d      	ldr	r0, [pc, #52]	; (8002bcc <LoopForever+0x2>)
 8002b96:	4685      	mov	sp, r0
 8002b98:	480d      	ldr	r0, [pc, #52]	; (8002bd0 <LoopForever+0x6>)
 8002b9a:	490e      	ldr	r1, [pc, #56]	; (8002bd4 <LoopForever+0xa>)
 8002b9c:	4a0e      	ldr	r2, [pc, #56]	; (8002bd8 <LoopForever+0xe>)
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e002      	b.n	8002ba8 <LoopCopyDataInit>

08002ba2 <CopyDataInit>:
 8002ba2:	58d4      	ldr	r4, [r2, r3]
 8002ba4:	50c4      	str	r4, [r0, r3]
 8002ba6:	3304      	adds	r3, #4

08002ba8 <LoopCopyDataInit>:
 8002ba8:	18c4      	adds	r4, r0, r3
 8002baa:	428c      	cmp	r4, r1
 8002bac:	d3f9      	bcc.n	8002ba2 <CopyDataInit>
 8002bae:	4a0b      	ldr	r2, [pc, #44]	; (8002bdc <LoopForever+0x12>)
 8002bb0:	4c0b      	ldr	r4, [pc, #44]	; (8002be0 <LoopForever+0x16>)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	e001      	b.n	8002bba <LoopFillZerobss>

08002bb6 <FillZerobss>:
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	3204      	adds	r2, #4

08002bba <LoopFillZerobss>:
 8002bba:	42a2      	cmp	r2, r4
 8002bbc:	d3fb      	bcc.n	8002bb6 <FillZerobss>
 8002bbe:	f7ff ffe3 	bl	8002b88 <SystemInit>
 8002bc2:	f003 fce9 	bl	8006598 <__libc_init_array>
 8002bc6:	f7ff fa73 	bl	80020b0 <main>

08002bca <LoopForever>:
 8002bca:	e7fe      	b.n	8002bca <LoopForever>
 8002bcc:	20002000 	.word	0x20002000
 8002bd0:	20000000 	.word	0x20000000
 8002bd4:	200001dc 	.word	0x200001dc
 8002bd8:	080099ec 	.word	0x080099ec
 8002bdc:	200001dc 	.word	0x200001dc
 8002be0:	200003c4 	.word	0x200003c4

08002be4 <CEC_CAN_IRQHandler>:
 8002be4:	e7fe      	b.n	8002be4 <CEC_CAN_IRQHandler>
	...

08002be8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bec:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <HAL_Init+0x24>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_Init+0x24>)
 8002bf2:	2110      	movs	r1, #16
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	f000 f809 	bl	8002c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bfe:	f7ff fd43 	bl	8002688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
}
 8002c04:	0018      	movs	r0, r3
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	40022000 	.word	0x40022000

08002c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c10:	b590      	push	{r4, r7, lr}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c18:	4b14      	ldr	r3, [pc, #80]	; (8002c6c <HAL_InitTick+0x5c>)
 8002c1a:	681c      	ldr	r4, [r3, #0]
 8002c1c:	4b14      	ldr	r3, [pc, #80]	; (8002c70 <HAL_InitTick+0x60>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	0019      	movs	r1, r3
 8002c22:	23fa      	movs	r3, #250	; 0xfa
 8002c24:	0098      	lsls	r0, r3, #2
 8002c26:	f7fd fa8b 	bl	8000140 <__udivsi3>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	0020      	movs	r0, r4
 8002c30:	f7fd fa86 	bl	8000140 <__udivsi3>
 8002c34:	0003      	movs	r3, r0
 8002c36:	0018      	movs	r0, r3
 8002c38:	f000 fec7 	bl	80039ca <HAL_SYSTICK_Config>
 8002c3c:	1e03      	subs	r3, r0, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e00f      	b.n	8002c64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b03      	cmp	r3, #3
 8002c48:	d80b      	bhi.n	8002c62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	425b      	negs	r3, r3
 8002c50:	2200      	movs	r2, #0
 8002c52:	0018      	movs	r0, r3
 8002c54:	f000 fe94 	bl	8003980 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c58:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_InitTick+0x64>)
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	0018      	movs	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b003      	add	sp, #12
 8002c6a:	bd90      	pop	{r4, r7, pc}
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	20000008 	.word	0x20000008
 8002c74:	20000004 	.word	0x20000004

08002c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <HAL_IncTick+0x1c>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	001a      	movs	r2, r3
 8002c82:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <HAL_IncTick+0x20>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	18d2      	adds	r2, r2, r3
 8002c88:	4b03      	ldr	r3, [pc, #12]	; (8002c98 <HAL_IncTick+0x20>)
 8002c8a:	601a      	str	r2, [r3, #0]
}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	20000008 	.word	0x20000008
 8002c98:	200003b0 	.word	0x200003b0

08002c9c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca0:	4b02      	ldr	r3, [pc, #8]	; (8002cac <HAL_GetTick+0x10>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
}
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	200003b0 	.word	0x200003b0

08002cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cb8:	f7ff fff0 	bl	8002c9c <HAL_GetTick>
 8002cbc:	0003      	movs	r3, r0
 8002cbe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	d005      	beq.n	8002cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_Delay+0x44>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	001a      	movs	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	189b      	adds	r3, r3, r2
 8002cd4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	f7ff ffe0 	bl	8002c9c <HAL_GetTick>
 8002cdc:	0002      	movs	r2, r0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d8f7      	bhi.n	8002cd8 <HAL_Delay+0x28>
  {
  }
}
 8002ce8:	46c0      	nop			; (mov r8, r8)
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	46bd      	mov	sp, r7
 8002cee:	b004      	add	sp, #16
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	46c0      	nop			; (mov r8, r8)
 8002cf4:	20000008 	.word	0x20000008

08002cf8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d00:	230f      	movs	r3, #15
 8002d02:	18fb      	adds	r3, r7, r3
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e125      	b.n	8002f62 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2234      	movs	r2, #52	; 0x34
 8002d28:	2100      	movs	r1, #0
 8002d2a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f7ff fcce 	bl	80026d0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d38:	2210      	movs	r2, #16
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	d000      	beq.n	8002d40 <HAL_ADC_Init+0x48>
 8002d3e:	e103      	b.n	8002f48 <HAL_ADC_Init+0x250>
 8002d40:	230f      	movs	r3, #15
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d000      	beq.n	8002d4c <HAL_ADC_Init+0x54>
 8002d4a:	e0fd      	b.n	8002f48 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2204      	movs	r2, #4
 8002d54:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002d56:	d000      	beq.n	8002d5a <HAL_ADC_Init+0x62>
 8002d58:	e0f6      	b.n	8002f48 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	4a83      	ldr	r2, [pc, #524]	; (8002f6c <HAL_ADC_Init+0x274>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	2202      	movs	r2, #2
 8002d64:	431a      	orrs	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2203      	movs	r2, #3
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d112      	bne.n	8002d9e <HAL_ADC_Init+0xa6>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d009      	beq.n	8002d9a <HAL_ADC_Init+0xa2>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	2380      	movs	r3, #128	; 0x80
 8002d8e:	021b      	lsls	r3, r3, #8
 8002d90:	401a      	ands	r2, r3
 8002d92:	2380      	movs	r3, #128	; 0x80
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d101      	bne.n	8002d9e <HAL_ADC_Init+0xa6>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <HAL_ADC_Init+0xa8>
 8002d9e:	2300      	movs	r3, #0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d116      	bne.n	8002dd2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	2218      	movs	r2, #24
 8002dac:	4393      	bics	r3, r2
 8002dae:	0019      	movs	r1, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	0899      	lsrs	r1, r3, #2
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4964      	ldr	r1, [pc, #400]	; (8002f70 <HAL_ADC_Init+0x278>)
 8002dde:	400a      	ands	r2, r1
 8002de0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	7e1b      	ldrb	r3, [r3, #24]
 8002de6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	7e5b      	ldrb	r3, [r3, #25]
 8002dec:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dee:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	7e9b      	ldrb	r3, [r3, #26]
 8002df4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002df6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d002      	beq.n	8002e06 <HAL_ADC_Init+0x10e>
 8002e00:	2380      	movs	r3, #128	; 0x80
 8002e02:	015b      	lsls	r3, r3, #5
 8002e04:	e000      	b.n	8002e08 <HAL_ADC_Init+0x110>
 8002e06:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002e08:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002e0e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d101      	bne.n	8002e1c <HAL_ADC_Init+0x124>
 8002e18:	2304      	movs	r3, #4
 8002e1a:	e000      	b.n	8002e1e <HAL_ADC_Init+0x126>
 8002e1c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002e1e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2124      	movs	r1, #36	; 0x24
 8002e24:	5c5b      	ldrb	r3, [r3, r1]
 8002e26:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002e28:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	7edb      	ldrb	r3, [r3, #27]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d115      	bne.n	8002e64 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	7e9b      	ldrb	r3, [r3, #26]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d105      	bne.n	8002e4c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2280      	movs	r2, #128	; 0x80
 8002e44:	0252      	lsls	r2, r2, #9
 8002e46:	4313      	orrs	r3, r2
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	e00b      	b.n	8002e64 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e50:	2220      	movs	r2, #32
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69da      	ldr	r2, [r3, #28]
 8002e68:	23c2      	movs	r3, #194	; 0xc2
 8002e6a:	33ff      	adds	r3, #255	; 0xff
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d007      	beq.n	8002e80 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68d9      	ldr	r1, [r3, #12]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e94:	2380      	movs	r3, #128	; 0x80
 8002e96:	055b      	lsls	r3, r3, #21
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d01b      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d017      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d013      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d00f      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb8:	2b04      	cmp	r3, #4
 8002eba:	d00b      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec0:	2b05      	cmp	r3, #5
 8002ec2:	d007      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	2b06      	cmp	r3, #6
 8002eca:	d003      	beq.n	8002ed4 <HAL_ADC_Init+0x1dc>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed0:	2b07      	cmp	r3, #7
 8002ed2:	d112      	bne.n	8002efa <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	695a      	ldr	r2, [r3, #20]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2107      	movs	r1, #7
 8002ee0:	438a      	bics	r2, r1
 8002ee2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6959      	ldr	r1, [r3, #20]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eee:	2207      	movs	r2, #7
 8002ef0:	401a      	ands	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	4a1c      	ldr	r2, [pc, #112]	; (8002f74 <HAL_ADC_Init+0x27c>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d10b      	bne.n	8002f22 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f14:	2203      	movs	r2, #3
 8002f16:	4393      	bics	r3, r2
 8002f18:	2201      	movs	r2, #1
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002f20:	e01c      	b.n	8002f5c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f26:	2212      	movs	r2, #18
 8002f28:	4393      	bics	r3, r2
 8002f2a:	2210      	movs	r2, #16
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f36:	2201      	movs	r2, #1
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002f3e:	230f      	movs	r3, #15
 8002f40:	18fb      	adds	r3, r7, r3
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002f46:	e009      	b.n	8002f5c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002f54:	230f      	movs	r3, #15
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f5c:	230f      	movs	r3, #15
 8002f5e:	18fb      	adds	r3, r7, r3
 8002f60:	781b      	ldrb	r3, [r3, #0]
}
 8002f62:	0018      	movs	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	b004      	add	sp, #16
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	46c0      	nop			; (mov r8, r8)
 8002f6c:	fffffefd 	.word	0xfffffefd
 8002f70:	fffe0219 	.word	0xfffe0219
 8002f74:	833fffe7 	.word	0x833fffe7

08002f78 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f78:	b590      	push	{r4, r7, lr}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f80:	230f      	movs	r3, #15
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2204      	movs	r2, #4
 8002f90:	4013      	ands	r3, r2
 8002f92:	d138      	bne.n	8003006 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2234      	movs	r2, #52	; 0x34
 8002f98:	5c9b      	ldrb	r3, [r3, r2]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_Start+0x2a>
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	e038      	b.n	8003014 <HAL_ADC_Start+0x9c>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2234      	movs	r2, #52	; 0x34
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	7e5b      	ldrb	r3, [r3, #25]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d007      	beq.n	8002fc2 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002fb2:	230f      	movs	r3, #15
 8002fb4:	18fc      	adds	r4, r7, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f000 faf3 	bl	80035a4 <ADC_Enable>
 8002fbe:	0003      	movs	r3, r0
 8002fc0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002fc2:	230f      	movs	r3, #15
 8002fc4:	18fb      	adds	r3, r7, r3
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d120      	bne.n	800300e <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd0:	4a12      	ldr	r2, [pc, #72]	; (800301c <HAL_ADC_Start+0xa4>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2280      	movs	r2, #128	; 0x80
 8002fd6:	0052      	lsls	r2, r2, #1
 8002fd8:	431a      	orrs	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2234      	movs	r2, #52	; 0x34
 8002fe8:	2100      	movs	r1, #0
 8002fea:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	221c      	movs	r2, #28
 8002ff2:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	2104      	movs	r1, #4
 8003000:	430a      	orrs	r2, r1
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	e003      	b.n	800300e <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003006:	230f      	movs	r3, #15
 8003008:	18fb      	adds	r3, r7, r3
 800300a:	2202      	movs	r2, #2
 800300c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800300e:	230f      	movs	r3, #15
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	781b      	ldrb	r3, [r3, #0]
}
 8003014:	0018      	movs	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	b005      	add	sp, #20
 800301a:	bd90      	pop	{r4, r7, pc}
 800301c:	fffff0fe 	.word	0xfffff0fe

08003020 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 8003020:	b5b0      	push	{r4, r5, r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003028:	230f      	movs	r3, #15
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	2200      	movs	r2, #0
 800302e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2234      	movs	r2, #52	; 0x34
 8003034:	5c9b      	ldrb	r3, [r3, r2]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_ADC_Stop+0x1e>
 800303a:	2302      	movs	r3, #2
 800303c:	e029      	b.n	8003092 <HAL_ADC_Stop+0x72>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2234      	movs	r2, #52	; 0x34
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003046:	250f      	movs	r5, #15
 8003048:	197c      	adds	r4, r7, r5
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f000 fb9e 	bl	800378e <ADC_ConversionStop>
 8003052:	0003      	movs	r3, r0
 8003054:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003056:	197b      	adds	r3, r7, r5
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d112      	bne.n	8003084 <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800305e:	197c      	adds	r4, r7, r5
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	0018      	movs	r0, r3
 8003064:	f000 fb22 	bl	80036ac <ADC_Disable>
 8003068:	0003      	movs	r3, r0
 800306a:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800306c:	197b      	adds	r3, r7, r5
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d107      	bne.n	8003084 <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003078:	4a08      	ldr	r2, [pc, #32]	; (800309c <HAL_ADC_Stop+0x7c>)
 800307a:	4013      	ands	r3, r2
 800307c:	2201      	movs	r2, #1
 800307e:	431a      	orrs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2234      	movs	r2, #52	; 0x34
 8003088:	2100      	movs	r1, #0
 800308a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800308c:	230f      	movs	r3, #15
 800308e:	18fb      	adds	r3, r7, r3
 8003090:	781b      	ldrb	r3, [r3, #0]
}
 8003092:	0018      	movs	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	b004      	add	sp, #16
 8003098:	bdb0      	pop	{r4, r5, r7, pc}
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	fffffefe 	.word	0xfffffefe

080030a0 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	2b08      	cmp	r3, #8
 80030b0:	d102      	bne.n	80030b8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80030b2:	2308      	movs	r3, #8
 80030b4:	60fb      	str	r3, [r7, #12]
 80030b6:	e014      	b.n	80030e2 <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	2201      	movs	r2, #1
 80030c0:	4013      	ands	r3, r2
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d10b      	bne.n	80030de <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ca:	2220      	movs	r2, #32
 80030cc:	431a      	orrs	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2234      	movs	r2, #52	; 0x34
 80030d6:	2100      	movs	r1, #0
 80030d8:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e071      	b.n	80031c2 <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80030de:	230c      	movs	r3, #12
 80030e0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80030e2:	f7ff fddb 	bl	8002c9c <HAL_GetTick>
 80030e6:	0003      	movs	r3, r0
 80030e8:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80030ea:	e01f      	b.n	800312c <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	3301      	adds	r3, #1
 80030f0:	d01c      	beq.n	800312c <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d007      	beq.n	8003108 <HAL_ADC_PollForConversion+0x68>
 80030f8:	f7ff fdd0 	bl	8002c9c <HAL_GetTick>
 80030fc:	0002      	movs	r2, r0
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d211      	bcs.n	800312c <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	4013      	ands	r3, r2
 8003112:	d10b      	bne.n	800312c <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003118:	2204      	movs	r2, #4
 800311a:	431a      	orrs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2234      	movs	r2, #52	; 0x34
 8003124:	2100      	movs	r1, #0
 8003126:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e04a      	b.n	80031c2 <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	4013      	ands	r3, r2
 8003136:	d0d9      	beq.n	80030ec <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313c:	2280      	movs	r2, #128	; 0x80
 800313e:	0092      	lsls	r2, r2, #2
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68da      	ldr	r2, [r3, #12]
 800314c:	23c0      	movs	r3, #192	; 0xc0
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	4013      	ands	r3, r2
 8003152:	d12d      	bne.n	80031b0 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003158:	2b00      	cmp	r3, #0
 800315a:	d129      	bne.n	80031b0 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2208      	movs	r2, #8
 8003164:	4013      	ands	r3, r2
 8003166:	2b08      	cmp	r3, #8
 8003168:	d122      	bne.n	80031b0 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2204      	movs	r2, #4
 8003172:	4013      	ands	r3, r2
 8003174:	d110      	bne.n	8003198 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	210c      	movs	r1, #12
 8003182:	438a      	bics	r2, r1
 8003184:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318a:	4a10      	ldr	r2, [pc, #64]	; (80031cc <HAL_ADC_PollForConversion+0x12c>)
 800318c:	4013      	ands	r3, r2
 800318e:	2201      	movs	r2, #1
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	639a      	str	r2, [r3, #56]	; 0x38
 8003196:	e00b      	b.n	80031b0 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	2220      	movs	r2, #32
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031a8:	2201      	movs	r2, #1
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	7e1b      	ldrb	r3, [r3, #24]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d103      	bne.n	80031c0 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	220c      	movs	r2, #12
 80031be:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	0018      	movs	r0, r3
 80031c4:	46bd      	mov	sp, r7
 80031c6:	b004      	add	sp, #16
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	fffffefe 	.word	0xfffffefe

080031d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80031de:	0018      	movs	r0, r3
 80031e0:	46bd      	mov	sp, r7
 80031e2:	b002      	add	sp, #8
 80031e4:	bd80      	pop	{r7, pc}
	...

080031e8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2204      	movs	r2, #4
 80031f8:	4013      	ands	r3, r2
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d106      	bne.n	800320c <HAL_ADC_IRQHandler+0x24>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2204      	movs	r2, #4
 8003206:	4013      	ands	r3, r2
 8003208:	2b04      	cmp	r3, #4
 800320a:	d00d      	beq.n	8003228 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2208      	movs	r2, #8
 8003214:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8003216:	2b08      	cmp	r3, #8
 8003218:	d14f      	bne.n	80032ba <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	2208      	movs	r2, #8
 8003222:	4013      	ands	r3, r2
 8003224:	2b08      	cmp	r3, #8
 8003226:	d148      	bne.n	80032ba <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800322c:	2210      	movs	r2, #16
 800322e:	4013      	ands	r3, r2
 8003230:	d106      	bne.n	8003240 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	2280      	movs	r2, #128	; 0x80
 8003238:	0092      	lsls	r2, r2, #2
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68da      	ldr	r2, [r3, #12]
 8003246:	23c0      	movs	r3, #192	; 0xc0
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	4013      	ands	r3, r2
 800324c:	d12d      	bne.n	80032aa <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003252:	2b00      	cmp	r3, #0
 8003254:	d129      	bne.n	80032aa <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2208      	movs	r2, #8
 800325e:	4013      	ands	r3, r2
 8003260:	2b08      	cmp	r3, #8
 8003262:	d122      	bne.n	80032aa <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	2204      	movs	r2, #4
 800326c:	4013      	ands	r3, r2
 800326e:	d110      	bne.n	8003292 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	210c      	movs	r1, #12
 800327c:	438a      	bics	r2, r1
 800327e:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	4a33      	ldr	r2, [pc, #204]	; (8003354 <HAL_ADC_IRQHandler+0x16c>)
 8003286:	4013      	ands	r3, r2
 8003288:	2201      	movs	r2, #1
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	639a      	str	r2, [r3, #56]	; 0x38
 8003290:	e00b      	b.n	80032aa <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003296:	2220      	movs	r2, #32
 8003298:	431a      	orrs	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032a2:	2201      	movs	r2, #1
 80032a4:	431a      	orrs	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	0018      	movs	r0, r3
 80032ae:	f000 f853 	bl	8003358 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	220c      	movs	r2, #12
 80032b8:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2280      	movs	r2, #128	; 0x80
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b80      	cmp	r3, #128	; 0x80
 80032c6:	d115      	bne.n	80032f4 <HAL_ADC_IRQHandler+0x10c>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	2280      	movs	r2, #128	; 0x80
 80032d0:	4013      	ands	r3, r2
 80032d2:	2b80      	cmp	r3, #128	; 0x80
 80032d4:	d10e      	bne.n	80032f4 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032da:	2280      	movs	r2, #128	; 0x80
 80032dc:	0252      	lsls	r2, r2, #9
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	0018      	movs	r0, r3
 80032e8:	f000 f83e 	bl	8003368 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2280      	movs	r2, #128	; 0x80
 80032f2:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2210      	movs	r2, #16
 80032fc:	4013      	ands	r3, r2
 80032fe:	2b10      	cmp	r3, #16
 8003300:	d123      	bne.n	800334a <HAL_ADC_IRQHandler+0x162>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2210      	movs	r2, #16
 800330a:	4013      	ands	r3, r2
 800330c:	2b10      	cmp	r3, #16
 800330e:	d11c      	bne.n	800334a <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003314:	2b01      	cmp	r3, #1
 8003316:	d006      	beq.n	8003326 <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	2201      	movs	r2, #1
 8003320:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8003322:	2b01      	cmp	r3, #1
 8003324:	d10d      	bne.n	8003342 <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800332a:	2202      	movs	r2, #2
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2210      	movs	r2, #16
 8003338:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	0018      	movs	r0, r3
 800333e:	f000 f81b 	bl	8003378 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2210      	movs	r2, #16
 8003348:	601a      	str	r2, [r3, #0]
  }

}
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	46bd      	mov	sp, r7
 800334e:	b002      	add	sp, #8
 8003350:	bd80      	pop	{r7, pc}
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	fffffefe 	.word	0xfffffefe

08003358 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003360:	46c0      	nop			; (mov r8, r8)
 8003362:	46bd      	mov	sp, r7
 8003364:	b002      	add	sp, #8
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8003370:	46c0      	nop			; (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	b002      	add	sp, #8
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003380:	46c0      	nop			; (mov r8, r8)
 8003382:	46bd      	mov	sp, r7
 8003384:	b002      	add	sp, #8
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003392:	230f      	movs	r3, #15
 8003394:	18fb      	adds	r3, r7, r3
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800339a:	2300      	movs	r3, #0
 800339c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033a2:	2380      	movs	r3, #128	; 0x80
 80033a4:	055b      	lsls	r3, r3, #21
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d011      	beq.n	80033ce <HAL_ADC_ConfigChannel+0x46>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d00d      	beq.n	80033ce <HAL_ADC_ConfigChannel+0x46>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d009      	beq.n	80033ce <HAL_ADC_ConfigChannel+0x46>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033be:	2b03      	cmp	r3, #3
 80033c0:	d005      	beq.n	80033ce <HAL_ADC_ConfigChannel+0x46>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	d001      	beq.n	80033ce <HAL_ADC_ConfigChannel+0x46>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2234      	movs	r2, #52	; 0x34
 80033d2:	5c9b      	ldrb	r3, [r3, r2]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_ADC_ConfigChannel+0x54>
 80033d8:	2302      	movs	r3, #2
 80033da:	e0d0      	b.n	800357e <HAL_ADC_ConfigChannel+0x1f6>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2234      	movs	r2, #52	; 0x34
 80033e0:	2101      	movs	r1, #1
 80033e2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	2204      	movs	r2, #4
 80033ec:	4013      	ands	r3, r2
 80033ee:	d000      	beq.n	80033f2 <HAL_ADC_ConfigChannel+0x6a>
 80033f0:	e0b4      	b.n	800355c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	4a64      	ldr	r2, [pc, #400]	; (8003588 <HAL_ADC_ConfigChannel+0x200>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d100      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x76>
 80033fc:	e082      	b.n	8003504 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2201      	movs	r2, #1
 800340a:	409a      	lsls	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	055b      	lsls	r3, r3, #21
 800341c:	429a      	cmp	r2, r3
 800341e:	d037      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003424:	2b01      	cmp	r3, #1
 8003426:	d033      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342c:	2b02      	cmp	r3, #2
 800342e:	d02f      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003434:	2b03      	cmp	r3, #3
 8003436:	d02b      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343c:	2b04      	cmp	r3, #4
 800343e:	d027      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	2b05      	cmp	r3, #5
 8003446:	d023      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344c:	2b06      	cmp	r3, #6
 800344e:	d01f      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003454:	2b07      	cmp	r3, #7
 8003456:	d01b      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	2107      	movs	r1, #7
 8003464:	400b      	ands	r3, r1
 8003466:	429a      	cmp	r2, r3
 8003468:	d012      	beq.n	8003490 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695a      	ldr	r2, [r3, #20]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2107      	movs	r1, #7
 8003476:	438a      	bics	r2, r1
 8003478:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6959      	ldr	r1, [r3, #20]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	2207      	movs	r2, #7
 8003486:	401a      	ands	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2b10      	cmp	r3, #16
 8003496:	d007      	beq.n	80034a8 <HAL_ADC_ConfigChannel+0x120>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b11      	cmp	r3, #17
 800349e:	d003      	beq.n	80034a8 <HAL_ADC_ConfigChannel+0x120>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b12      	cmp	r3, #18
 80034a6:	d163      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80034a8:	4b38      	ldr	r3, [pc, #224]	; (800358c <HAL_ADC_ConfigChannel+0x204>)
 80034aa:	6819      	ldr	r1, [r3, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b10      	cmp	r3, #16
 80034b2:	d009      	beq.n	80034c8 <HAL_ADC_ConfigChannel+0x140>
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b11      	cmp	r3, #17
 80034ba:	d102      	bne.n	80034c2 <HAL_ADC_ConfigChannel+0x13a>
 80034bc:	2380      	movs	r3, #128	; 0x80
 80034be:	03db      	lsls	r3, r3, #15
 80034c0:	e004      	b.n	80034cc <HAL_ADC_ConfigChannel+0x144>
 80034c2:	2380      	movs	r3, #128	; 0x80
 80034c4:	045b      	lsls	r3, r3, #17
 80034c6:	e001      	b.n	80034cc <HAL_ADC_ConfigChannel+0x144>
 80034c8:	2380      	movs	r3, #128	; 0x80
 80034ca:	041b      	lsls	r3, r3, #16
 80034cc:	4a2f      	ldr	r2, [pc, #188]	; (800358c <HAL_ADC_ConfigChannel+0x204>)
 80034ce:	430b      	orrs	r3, r1
 80034d0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2b10      	cmp	r3, #16
 80034d8:	d14a      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034da:	4b2d      	ldr	r3, [pc, #180]	; (8003590 <HAL_ADC_ConfigChannel+0x208>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	492d      	ldr	r1, [pc, #180]	; (8003594 <HAL_ADC_ConfigChannel+0x20c>)
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7fc fe2d 	bl	8000140 <__udivsi3>
 80034e6:	0003      	movs	r3, r0
 80034e8:	001a      	movs	r2, r3
 80034ea:	0013      	movs	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	189b      	adds	r3, r3, r2
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034f4:	e002      	b.n	80034fc <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f9      	bne.n	80034f6 <HAL_ADC_ConfigChannel+0x16e>
 8003502:	e035      	b.n	8003570 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2101      	movs	r1, #1
 8003510:	4099      	lsls	r1, r3
 8003512:	000b      	movs	r3, r1
 8003514:	43d9      	mvns	r1, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	400a      	ands	r2, r1
 800351c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2b10      	cmp	r3, #16
 8003524:	d007      	beq.n	8003536 <HAL_ADC_ConfigChannel+0x1ae>
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b11      	cmp	r3, #17
 800352c:	d003      	beq.n	8003536 <HAL_ADC_ConfigChannel+0x1ae>
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2b12      	cmp	r3, #18
 8003534:	d11c      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003536:	4b15      	ldr	r3, [pc, #84]	; (800358c <HAL_ADC_ConfigChannel+0x204>)
 8003538:	6819      	ldr	r1, [r3, #0]
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b10      	cmp	r3, #16
 8003540:	d007      	beq.n	8003552 <HAL_ADC_ConfigChannel+0x1ca>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2b11      	cmp	r3, #17
 8003548:	d101      	bne.n	800354e <HAL_ADC_ConfigChannel+0x1c6>
 800354a:	4b13      	ldr	r3, [pc, #76]	; (8003598 <HAL_ADC_ConfigChannel+0x210>)
 800354c:	e002      	b.n	8003554 <HAL_ADC_ConfigChannel+0x1cc>
 800354e:	4b13      	ldr	r3, [pc, #76]	; (800359c <HAL_ADC_ConfigChannel+0x214>)
 8003550:	e000      	b.n	8003554 <HAL_ADC_ConfigChannel+0x1cc>
 8003552:	4b13      	ldr	r3, [pc, #76]	; (80035a0 <HAL_ADC_ConfigChannel+0x218>)
 8003554:	4a0d      	ldr	r2, [pc, #52]	; (800358c <HAL_ADC_ConfigChannel+0x204>)
 8003556:	400b      	ands	r3, r1
 8003558:	6013      	str	r3, [r2, #0]
 800355a:	e009      	b.n	8003570 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	2220      	movs	r2, #32
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003568:	230f      	movs	r3, #15
 800356a:	18fb      	adds	r3, r7, r3
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2234      	movs	r2, #52	; 0x34
 8003574:	2100      	movs	r1, #0
 8003576:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003578:	230f      	movs	r3, #15
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	781b      	ldrb	r3, [r3, #0]
}
 800357e:	0018      	movs	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	b004      	add	sp, #16
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			; (mov r8, r8)
 8003588:	00001001 	.word	0x00001001
 800358c:	40012708 	.word	0x40012708
 8003590:	20000000 	.word	0x20000000
 8003594:	000f4240 	.word	0x000f4240
 8003598:	ffbfffff 	.word	0xffbfffff
 800359c:	feffffff 	.word	0xfeffffff
 80035a0:	ff7fffff 	.word	0xff7fffff

080035a4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80035b0:	2300      	movs	r3, #0
 80035b2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	2203      	movs	r2, #3
 80035bc:	4013      	ands	r3, r2
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d112      	bne.n	80035e8 <ADC_Enable+0x44>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2201      	movs	r2, #1
 80035ca:	4013      	ands	r3, r2
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d009      	beq.n	80035e4 <ADC_Enable+0x40>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	401a      	ands	r2, r3
 80035dc:	2380      	movs	r3, #128	; 0x80
 80035de:	021b      	lsls	r3, r3, #8
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d101      	bne.n	80035e8 <ADC_Enable+0x44>
 80035e4:	2301      	movs	r3, #1
 80035e6:	e000      	b.n	80035ea <ADC_Enable+0x46>
 80035e8:	2300      	movs	r3, #0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d152      	bne.n	8003694 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	4a2a      	ldr	r2, [pc, #168]	; (80036a0 <ADC_Enable+0xfc>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	d00d      	beq.n	8003616 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fe:	2210      	movs	r2, #16
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360a:	2201      	movs	r2, #1
 800360c:	431a      	orrs	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e03f      	b.n	8003696 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2101      	movs	r1, #1
 8003622:	430a      	orrs	r2, r1
 8003624:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003626:	4b1f      	ldr	r3, [pc, #124]	; (80036a4 <ADC_Enable+0x100>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	491f      	ldr	r1, [pc, #124]	; (80036a8 <ADC_Enable+0x104>)
 800362c:	0018      	movs	r0, r3
 800362e:	f7fc fd87 	bl	8000140 <__udivsi3>
 8003632:	0003      	movs	r3, r0
 8003634:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003636:	e002      	b.n	800363e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	3b01      	subs	r3, #1
 800363c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1f9      	bne.n	8003638 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003644:	f7ff fb2a 	bl	8002c9c <HAL_GetTick>
 8003648:	0003      	movs	r3, r0
 800364a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800364c:	e01b      	b.n	8003686 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800364e:	f7ff fb25 	bl	8002c9c <HAL_GetTick>
 8003652:	0002      	movs	r2, r0
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d914      	bls.n	8003686 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2201      	movs	r2, #1
 8003664:	4013      	ands	r3, r2
 8003666:	2b01      	cmp	r3, #1
 8003668:	d00d      	beq.n	8003686 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366e:	2210      	movs	r2, #16
 8003670:	431a      	orrs	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367a:	2201      	movs	r2, #1
 800367c:	431a      	orrs	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e007      	b.n	8003696 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2201      	movs	r2, #1
 800368e:	4013      	ands	r3, r2
 8003690:	2b01      	cmp	r3, #1
 8003692:	d1dc      	bne.n	800364e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	0018      	movs	r0, r3
 8003698:	46bd      	mov	sp, r7
 800369a:	b004      	add	sp, #16
 800369c:	bd80      	pop	{r7, pc}
 800369e:	46c0      	nop			; (mov r8, r8)
 80036a0:	80000017 	.word	0x80000017
 80036a4:	20000000 	.word	0x20000000
 80036a8:	000f4240 	.word	0x000f4240

080036ac <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036b4:	2300      	movs	r3, #0
 80036b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	2203      	movs	r2, #3
 80036c0:	4013      	ands	r3, r2
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d112      	bne.n	80036ec <ADC_Disable+0x40>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2201      	movs	r2, #1
 80036ce:	4013      	ands	r3, r2
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d009      	beq.n	80036e8 <ADC_Disable+0x3c>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	2380      	movs	r3, #128	; 0x80
 80036dc:	021b      	lsls	r3, r3, #8
 80036de:	401a      	ands	r2, r3
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	021b      	lsls	r3, r3, #8
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d101      	bne.n	80036ec <ADC_Disable+0x40>
 80036e8:	2301      	movs	r3, #1
 80036ea:	e000      	b.n	80036ee <ADC_Disable+0x42>
 80036ec:	2300      	movs	r3, #0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d048      	beq.n	8003784 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2205      	movs	r2, #5
 80036fa:	4013      	ands	r3, r2
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d110      	bne.n	8003722 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2102      	movs	r1, #2
 800370c:	430a      	orrs	r2, r1
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2203      	movs	r2, #3
 8003716:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003718:	f7ff fac0 	bl	8002c9c <HAL_GetTick>
 800371c:	0003      	movs	r3, r0
 800371e:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003720:	e029      	b.n	8003776 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003726:	2210      	movs	r2, #16
 8003728:	431a      	orrs	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003732:	2201      	movs	r2, #1
 8003734:	431a      	orrs	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e023      	b.n	8003786 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800373e:	f7ff faad 	bl	8002c9c <HAL_GetTick>
 8003742:	0002      	movs	r2, r0
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d914      	bls.n	8003776 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2201      	movs	r2, #1
 8003754:	4013      	ands	r3, r2
 8003756:	2b01      	cmp	r3, #1
 8003758:	d10d      	bne.n	8003776 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375e:	2210      	movs	r2, #16
 8003760:	431a      	orrs	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800376a:	2201      	movs	r2, #1
 800376c:	431a      	orrs	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e007      	b.n	8003786 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	2201      	movs	r2, #1
 800377e:	4013      	ands	r3, r2
 8003780:	2b01      	cmp	r3, #1
 8003782:	d0dc      	beq.n	800373e <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	0018      	movs	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	b004      	add	sp, #16
 800378c:	bd80      	pop	{r7, pc}

0800378e <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b084      	sub	sp, #16
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2204      	movs	r2, #4
 80037a2:	4013      	ands	r3, r2
 80037a4:	d03a      	beq.n	800381c <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	2204      	movs	r2, #4
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b04      	cmp	r3, #4
 80037b2:	d10d      	bne.n	80037d0 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2202      	movs	r2, #2
 80037bc:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80037be:	d107      	bne.n	80037d0 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2110      	movs	r1, #16
 80037cc:	430a      	orrs	r2, r1
 80037ce:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037d0:	f7ff fa64 	bl	8002c9c <HAL_GetTick>
 80037d4:	0003      	movs	r3, r0
 80037d6:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80037d8:	e01a      	b.n	8003810 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80037da:	f7ff fa5f 	bl	8002c9c <HAL_GetTick>
 80037de:	0002      	movs	r2, r0
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d913      	bls.n	8003810 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2204      	movs	r2, #4
 80037f0:	4013      	ands	r3, r2
 80037f2:	d00d      	beq.n	8003810 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f8:	2210      	movs	r2, #16
 80037fa:	431a      	orrs	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003804:	2201      	movs	r2, #1
 8003806:	431a      	orrs	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e006      	b.n	800381e <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	2204      	movs	r2, #4
 8003818:	4013      	ands	r3, r2
 800381a:	d1de      	bne.n	80037da <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	0018      	movs	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	b004      	add	sp, #16
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	0002      	movs	r2, r0
 8003830:	1dfb      	adds	r3, r7, #7
 8003832:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003834:	1dfb      	adds	r3, r7, #7
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b7f      	cmp	r3, #127	; 0x7f
 800383a:	d809      	bhi.n	8003850 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800383c:	1dfb      	adds	r3, r7, #7
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	001a      	movs	r2, r3
 8003842:	231f      	movs	r3, #31
 8003844:	401a      	ands	r2, r3
 8003846:	4b04      	ldr	r3, [pc, #16]	; (8003858 <__NVIC_EnableIRQ+0x30>)
 8003848:	2101      	movs	r1, #1
 800384a:	4091      	lsls	r1, r2
 800384c:	000a      	movs	r2, r1
 800384e:	601a      	str	r2, [r3, #0]
  }
}
 8003850:	46c0      	nop			; (mov r8, r8)
 8003852:	46bd      	mov	sp, r7
 8003854:	b002      	add	sp, #8
 8003856:	bd80      	pop	{r7, pc}
 8003858:	e000e100 	.word	0xe000e100

0800385c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800385c:	b590      	push	{r4, r7, lr}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	0002      	movs	r2, r0
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	1dfb      	adds	r3, r7, #7
 8003868:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800386a:	1dfb      	adds	r3, r7, #7
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b7f      	cmp	r3, #127	; 0x7f
 8003870:	d828      	bhi.n	80038c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003872:	4a2f      	ldr	r2, [pc, #188]	; (8003930 <__NVIC_SetPriority+0xd4>)
 8003874:	1dfb      	adds	r3, r7, #7
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	b25b      	sxtb	r3, r3
 800387a:	089b      	lsrs	r3, r3, #2
 800387c:	33c0      	adds	r3, #192	; 0xc0
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	589b      	ldr	r3, [r3, r2]
 8003882:	1dfa      	adds	r2, r7, #7
 8003884:	7812      	ldrb	r2, [r2, #0]
 8003886:	0011      	movs	r1, r2
 8003888:	2203      	movs	r2, #3
 800388a:	400a      	ands	r2, r1
 800388c:	00d2      	lsls	r2, r2, #3
 800388e:	21ff      	movs	r1, #255	; 0xff
 8003890:	4091      	lsls	r1, r2
 8003892:	000a      	movs	r2, r1
 8003894:	43d2      	mvns	r2, r2
 8003896:	401a      	ands	r2, r3
 8003898:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	019b      	lsls	r3, r3, #6
 800389e:	22ff      	movs	r2, #255	; 0xff
 80038a0:	401a      	ands	r2, r3
 80038a2:	1dfb      	adds	r3, r7, #7
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	0018      	movs	r0, r3
 80038a8:	2303      	movs	r3, #3
 80038aa:	4003      	ands	r3, r0
 80038ac:	00db      	lsls	r3, r3, #3
 80038ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b0:	481f      	ldr	r0, [pc, #124]	; (8003930 <__NVIC_SetPriority+0xd4>)
 80038b2:	1dfb      	adds	r3, r7, #7
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	b25b      	sxtb	r3, r3
 80038b8:	089b      	lsrs	r3, r3, #2
 80038ba:	430a      	orrs	r2, r1
 80038bc:	33c0      	adds	r3, #192	; 0xc0
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80038c2:	e031      	b.n	8003928 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038c4:	4a1b      	ldr	r2, [pc, #108]	; (8003934 <__NVIC_SetPriority+0xd8>)
 80038c6:	1dfb      	adds	r3, r7, #7
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	0019      	movs	r1, r3
 80038cc:	230f      	movs	r3, #15
 80038ce:	400b      	ands	r3, r1
 80038d0:	3b08      	subs	r3, #8
 80038d2:	089b      	lsrs	r3, r3, #2
 80038d4:	3306      	adds	r3, #6
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	18d3      	adds	r3, r2, r3
 80038da:	3304      	adds	r3, #4
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	1dfa      	adds	r2, r7, #7
 80038e0:	7812      	ldrb	r2, [r2, #0]
 80038e2:	0011      	movs	r1, r2
 80038e4:	2203      	movs	r2, #3
 80038e6:	400a      	ands	r2, r1
 80038e8:	00d2      	lsls	r2, r2, #3
 80038ea:	21ff      	movs	r1, #255	; 0xff
 80038ec:	4091      	lsls	r1, r2
 80038ee:	000a      	movs	r2, r1
 80038f0:	43d2      	mvns	r2, r2
 80038f2:	401a      	ands	r2, r3
 80038f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	019b      	lsls	r3, r3, #6
 80038fa:	22ff      	movs	r2, #255	; 0xff
 80038fc:	401a      	ands	r2, r3
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	0018      	movs	r0, r3
 8003904:	2303      	movs	r3, #3
 8003906:	4003      	ands	r3, r0
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800390c:	4809      	ldr	r0, [pc, #36]	; (8003934 <__NVIC_SetPriority+0xd8>)
 800390e:	1dfb      	adds	r3, r7, #7
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	001c      	movs	r4, r3
 8003914:	230f      	movs	r3, #15
 8003916:	4023      	ands	r3, r4
 8003918:	3b08      	subs	r3, #8
 800391a:	089b      	lsrs	r3, r3, #2
 800391c:	430a      	orrs	r2, r1
 800391e:	3306      	adds	r3, #6
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	18c3      	adds	r3, r0, r3
 8003924:	3304      	adds	r3, #4
 8003926:	601a      	str	r2, [r3, #0]
}
 8003928:	46c0      	nop			; (mov r8, r8)
 800392a:	46bd      	mov	sp, r7
 800392c:	b003      	add	sp, #12
 800392e:	bd90      	pop	{r4, r7, pc}
 8003930:	e000e100 	.word	0xe000e100
 8003934:	e000ed00 	.word	0xe000ed00

08003938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	1e5a      	subs	r2, r3, #1
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	045b      	lsls	r3, r3, #17
 8003948:	429a      	cmp	r2, r3
 800394a:	d301      	bcc.n	8003950 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800394c:	2301      	movs	r3, #1
 800394e:	e010      	b.n	8003972 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003950:	4b0a      	ldr	r3, [pc, #40]	; (800397c <SysTick_Config+0x44>)
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	3a01      	subs	r2, #1
 8003956:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003958:	2301      	movs	r3, #1
 800395a:	425b      	negs	r3, r3
 800395c:	2103      	movs	r1, #3
 800395e:	0018      	movs	r0, r3
 8003960:	f7ff ff7c 	bl	800385c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003964:	4b05      	ldr	r3, [pc, #20]	; (800397c <SysTick_Config+0x44>)
 8003966:	2200      	movs	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800396a:	4b04      	ldr	r3, [pc, #16]	; (800397c <SysTick_Config+0x44>)
 800396c:	2207      	movs	r2, #7
 800396e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003970:	2300      	movs	r3, #0
}
 8003972:	0018      	movs	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	b002      	add	sp, #8
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	e000e010 	.word	0xe000e010

08003980 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	60b9      	str	r1, [r7, #8]
 8003988:	607a      	str	r2, [r7, #4]
 800398a:	210f      	movs	r1, #15
 800398c:	187b      	adds	r3, r7, r1
 800398e:	1c02      	adds	r2, r0, #0
 8003990:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	187b      	adds	r3, r7, r1
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	b25b      	sxtb	r3, r3
 800399a:	0011      	movs	r1, r2
 800399c:	0018      	movs	r0, r3
 800399e:	f7ff ff5d 	bl	800385c <__NVIC_SetPriority>
}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b004      	add	sp, #16
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	0002      	movs	r2, r0
 80039b2:	1dfb      	adds	r3, r7, #7
 80039b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039b6:	1dfb      	adds	r3, r7, #7
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	b25b      	sxtb	r3, r3
 80039bc:	0018      	movs	r0, r3
 80039be:	f7ff ff33 	bl	8003828 <__NVIC_EnableIRQ>
}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b002      	add	sp, #8
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b082      	sub	sp, #8
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7ff ffaf 	bl	8003938 <SysTick_Config>
 80039da:	0003      	movs	r3, r0
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b002      	add	sp, #8
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e036      	b.n	8003a68 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2221      	movs	r2, #33	; 0x21
 80039fe:	2102      	movs	r1, #2
 8003a00:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	4a18      	ldr	r2, [pc, #96]	; (8003a70 <HAL_DMA_Init+0x8c>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	69db      	ldr	r3, [r3, #28]
 8003a38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f000 f932 	bl	8003cb4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2221      	movs	r2, #33	; 0x21
 8003a5a:	2101      	movs	r1, #1
 8003a5c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2220      	movs	r2, #32
 8003a62:	2100      	movs	r1, #0
 8003a64:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}  
 8003a68:	0018      	movs	r0, r3
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	b004      	add	sp, #16
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	ffffc00f 	.word	0xffffc00f

08003a74 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2221      	movs	r2, #33	; 0x21
 8003a80:	5c9b      	ldrb	r3, [r3, r2]
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d008      	beq.n	8003a9a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2204      	movs	r2, #4
 8003a8c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2220      	movs	r2, #32
 8003a92:	2100      	movs	r1, #0
 8003a94:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e020      	b.n	8003adc <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	210e      	movs	r1, #14
 8003aa6:	438a      	bics	r2, r1
 8003aa8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	438a      	bics	r2, r1
 8003ab8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	4091      	lsls	r1, r2
 8003ac6:	000a      	movs	r2, r1
 8003ac8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2221      	movs	r2, #33	; 0x21
 8003ace:	2101      	movs	r1, #1
 8003ad0:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	0018      	movs	r0, r3
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	b002      	add	sp, #8
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aec:	210f      	movs	r1, #15
 8003aee:	187b      	adds	r3, r7, r1
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2221      	movs	r2, #33	; 0x21
 8003af8:	5c9b      	ldrb	r3, [r3, r2]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d006      	beq.n	8003b0e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2204      	movs	r2, #4
 8003b04:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003b06:	187b      	adds	r3, r7, r1
 8003b08:	2201      	movs	r2, #1
 8003b0a:	701a      	strb	r2, [r3, #0]
 8003b0c:	e028      	b.n	8003b60 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	210e      	movs	r1, #14
 8003b1a:	438a      	bics	r2, r1
 8003b1c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2101      	movs	r1, #1
 8003b2a:	438a      	bics	r2, r1
 8003b2c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b36:	2101      	movs	r1, #1
 8003b38:	4091      	lsls	r1, r2
 8003b3a:	000a      	movs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2221      	movs	r2, #33	; 0x21
 8003b42:	2101      	movs	r1, #1
 8003b44:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d004      	beq.n	8003b60 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	0010      	movs	r0, r2
 8003b5e:	4798      	blx	r3
    } 
  }
  return status;
 8003b60:	230f      	movs	r3, #15
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	781b      	ldrb	r3, [r3, #0]
}
 8003b66:	0018      	movs	r0, r3
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	b004      	add	sp, #16
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b084      	sub	sp, #16
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	2204      	movs	r2, #4
 8003b8c:	409a      	lsls	r2, r3
 8003b8e:	0013      	movs	r3, r2
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	4013      	ands	r3, r2
 8003b94:	d024      	beq.n	8003be0 <HAL_DMA_IRQHandler+0x72>
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2204      	movs	r2, #4
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	d020      	beq.n	8003be0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d107      	bne.n	8003bba <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2104      	movs	r1, #4
 8003bb6:	438a      	bics	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc2:	2104      	movs	r1, #4
 8003bc4:	4091      	lsls	r1, r2
 8003bc6:	000a      	movs	r2, r1
 8003bc8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d100      	bne.n	8003bd4 <HAL_DMA_IRQHandler+0x66>
 8003bd2:	e06a      	b.n	8003caa <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	0010      	movs	r0, r2
 8003bdc:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003bde:	e064      	b.n	8003caa <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be4:	2202      	movs	r2, #2
 8003be6:	409a      	lsls	r2, r3
 8003be8:	0013      	movs	r3, r2
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	4013      	ands	r3, r2
 8003bee:	d02b      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xda>
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d027      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	4013      	ands	r3, r2
 8003c02:	d10b      	bne.n	8003c1c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	210a      	movs	r1, #10
 8003c10:	438a      	bics	r2, r1
 8003c12:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2221      	movs	r2, #33	; 0x21
 8003c18:	2101      	movs	r1, #1
 8003c1a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c24:	2102      	movs	r1, #2
 8003c26:	4091      	lsls	r1, r2
 8003c28:	000a      	movs	r2, r1
 8003c2a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	2100      	movs	r1, #0
 8003c32:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d036      	beq.n	8003caa <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	0010      	movs	r0, r2
 8003c44:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003c46:	e030      	b.n	8003caa <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	2208      	movs	r2, #8
 8003c4e:	409a      	lsls	r2, r3
 8003c50:	0013      	movs	r3, r2
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	4013      	ands	r3, r2
 8003c56:	d028      	beq.n	8003caa <HAL_DMA_IRQHandler+0x13c>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2208      	movs	r2, #8
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d024      	beq.n	8003caa <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	210e      	movs	r1, #14
 8003c6c:	438a      	bics	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c78:	2101      	movs	r1, #1
 8003c7a:	4091      	lsls	r1, r2
 8003c7c:	000a      	movs	r2, r1
 8003c7e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2221      	movs	r2, #33	; 0x21
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2220      	movs	r2, #32
 8003c92:	2100      	movs	r1, #0
 8003c94:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d005      	beq.n	8003caa <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	0010      	movs	r0, r2
 8003ca6:	4798      	blx	r3
    }
   }
}  
 8003ca8:	e7ff      	b.n	8003caa <HAL_DMA_IRQHandler+0x13c>
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	46bd      	mov	sp, r7
 8003cae:	b004      	add	sp, #16
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a08      	ldr	r2, [pc, #32]	; (8003ce4 <DMA_CalcBaseAndBitshift+0x30>)
 8003cc2:	4694      	mov	ip, r2
 8003cc4:	4463      	add	r3, ip
 8003cc6:	2114      	movs	r1, #20
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f7fc fa39 	bl	8000140 <__udivsi3>
 8003cce:	0003      	movs	r3, r0
 8003cd0:	009a      	lsls	r2, r3, #2
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a03      	ldr	r2, [pc, #12]	; (8003ce8 <DMA_CalcBaseAndBitshift+0x34>)
 8003cda:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003cdc:	46c0      	nop			; (mov r8, r8)
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b002      	add	sp, #8
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	bffdfff8 	.word	0xbffdfff8
 8003ce8:	40020000 	.word	0x40020000

08003cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cfa:	e14f      	b.n	8003f9c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2101      	movs	r1, #1
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	4091      	lsls	r1, r2
 8003d06:	000a      	movs	r2, r1
 8003d08:	4013      	ands	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d100      	bne.n	8003d14 <HAL_GPIO_Init+0x28>
 8003d12:	e140      	b.n	8003f96 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	2203      	movs	r2, #3
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d005      	beq.n	8003d2c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2203      	movs	r2, #3
 8003d26:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d130      	bne.n	8003d8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	005b      	lsls	r3, r3, #1
 8003d36:	2203      	movs	r2, #3
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	0013      	movs	r3, r2
 8003d3c:	43da      	mvns	r2, r3
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	4013      	ands	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	68da      	ldr	r2, [r3, #12]
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	409a      	lsls	r2, r3
 8003d4e:	0013      	movs	r3, r2
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	693a      	ldr	r2, [r7, #16]
 8003d5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d62:	2201      	movs	r2, #1
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	409a      	lsls	r2, r3
 8003d68:	0013      	movs	r3, r2
 8003d6a:	43da      	mvns	r2, r3
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	091b      	lsrs	r3, r3, #4
 8003d78:	2201      	movs	r2, #1
 8003d7a:	401a      	ands	r2, r3
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	0013      	movs	r3, r2
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2203      	movs	r2, #3
 8003d94:	4013      	ands	r3, r2
 8003d96:	2b03      	cmp	r3, #3
 8003d98:	d017      	beq.n	8003dca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	005b      	lsls	r3, r3, #1
 8003da4:	2203      	movs	r2, #3
 8003da6:	409a      	lsls	r2, r3
 8003da8:	0013      	movs	r3, r2
 8003daa:	43da      	mvns	r2, r3
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	4013      	ands	r3, r2
 8003db0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	689a      	ldr	r2, [r3, #8]
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	409a      	lsls	r2, r3
 8003dbc:	0013      	movs	r3, r2
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2203      	movs	r2, #3
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d123      	bne.n	8003e1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	08da      	lsrs	r2, r3, #3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3208      	adds	r2, #8
 8003dde:	0092      	lsls	r2, r2, #2
 8003de0:	58d3      	ldr	r3, [r2, r3]
 8003de2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	2207      	movs	r2, #7
 8003de8:	4013      	ands	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	220f      	movs	r2, #15
 8003dee:	409a      	lsls	r2, r3
 8003df0:	0013      	movs	r3, r2
 8003df2:	43da      	mvns	r2, r3
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4013      	ands	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	691a      	ldr	r2, [r3, #16]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	2107      	movs	r1, #7
 8003e02:	400b      	ands	r3, r1
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	409a      	lsls	r2, r3
 8003e08:	0013      	movs	r3, r2
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	08da      	lsrs	r2, r3, #3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3208      	adds	r2, #8
 8003e18:	0092      	lsls	r2, r2, #2
 8003e1a:	6939      	ldr	r1, [r7, #16]
 8003e1c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	2203      	movs	r2, #3
 8003e2a:	409a      	lsls	r2, r3
 8003e2c:	0013      	movs	r3, r2
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	4013      	ands	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2203      	movs	r2, #3
 8003e3c:	401a      	ands	r2, r3
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	409a      	lsls	r2, r3
 8003e44:	0013      	movs	r3, r2
 8003e46:	693a      	ldr	r2, [r7, #16]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	23c0      	movs	r3, #192	; 0xc0
 8003e58:	029b      	lsls	r3, r3, #10
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d100      	bne.n	8003e60 <HAL_GPIO_Init+0x174>
 8003e5e:	e09a      	b.n	8003f96 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e60:	4b54      	ldr	r3, [pc, #336]	; (8003fb4 <HAL_GPIO_Init+0x2c8>)
 8003e62:	699a      	ldr	r2, [r3, #24]
 8003e64:	4b53      	ldr	r3, [pc, #332]	; (8003fb4 <HAL_GPIO_Init+0x2c8>)
 8003e66:	2101      	movs	r1, #1
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	619a      	str	r2, [r3, #24]
 8003e6c:	4b51      	ldr	r3, [pc, #324]	; (8003fb4 <HAL_GPIO_Init+0x2c8>)
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	2201      	movs	r2, #1
 8003e72:	4013      	ands	r3, r2
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e78:	4a4f      	ldr	r2, [pc, #316]	; (8003fb8 <HAL_GPIO_Init+0x2cc>)
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	089b      	lsrs	r3, r3, #2
 8003e7e:	3302      	adds	r3, #2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	589b      	ldr	r3, [r3, r2]
 8003e84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2203      	movs	r2, #3
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	220f      	movs	r2, #15
 8003e90:	409a      	lsls	r2, r3
 8003e92:	0013      	movs	r3, r2
 8003e94:	43da      	mvns	r2, r3
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	2390      	movs	r3, #144	; 0x90
 8003ea0:	05db      	lsls	r3, r3, #23
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d013      	beq.n	8003ece <HAL_GPIO_Init+0x1e2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a44      	ldr	r2, [pc, #272]	; (8003fbc <HAL_GPIO_Init+0x2d0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d00d      	beq.n	8003eca <HAL_GPIO_Init+0x1de>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a43      	ldr	r2, [pc, #268]	; (8003fc0 <HAL_GPIO_Init+0x2d4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d007      	beq.n	8003ec6 <HAL_GPIO_Init+0x1da>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a42      	ldr	r2, [pc, #264]	; (8003fc4 <HAL_GPIO_Init+0x2d8>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d101      	bne.n	8003ec2 <HAL_GPIO_Init+0x1d6>
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e006      	b.n	8003ed0 <HAL_GPIO_Init+0x1e4>
 8003ec2:	2305      	movs	r3, #5
 8003ec4:	e004      	b.n	8003ed0 <HAL_GPIO_Init+0x1e4>
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	e002      	b.n	8003ed0 <HAL_GPIO_Init+0x1e4>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e000      	b.n	8003ed0 <HAL_GPIO_Init+0x1e4>
 8003ece:	2300      	movs	r3, #0
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	2103      	movs	r1, #3
 8003ed4:	400a      	ands	r2, r1
 8003ed6:	0092      	lsls	r2, r2, #2
 8003ed8:	4093      	lsls	r3, r2
 8003eda:	693a      	ldr	r2, [r7, #16]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ee0:	4935      	ldr	r1, [pc, #212]	; (8003fb8 <HAL_GPIO_Init+0x2cc>)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	089b      	lsrs	r3, r3, #2
 8003ee6:	3302      	adds	r3, #2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eee:	4b36      	ldr	r3, [pc, #216]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4013      	ands	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	2380      	movs	r3, #128	; 0x80
 8003f04:	025b      	lsls	r3, r3, #9
 8003f06:	4013      	ands	r3, r2
 8003f08:	d003      	beq.n	8003f12 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f12:	4b2d      	ldr	r3, [pc, #180]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003f18:	4b2b      	ldr	r3, [pc, #172]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	43da      	mvns	r2, r3
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4013      	ands	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	2380      	movs	r3, #128	; 0x80
 8003f2e:	029b      	lsls	r3, r3, #10
 8003f30:	4013      	ands	r3, r2
 8003f32:	d003      	beq.n	8003f3c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f3c:	4b22      	ldr	r3, [pc, #136]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f42:	4b21      	ldr	r3, [pc, #132]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	43da      	mvns	r2, r3
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	2380      	movs	r3, #128	; 0x80
 8003f58:	035b      	lsls	r3, r3, #13
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d003      	beq.n	8003f66 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003f66:	4b18      	ldr	r3, [pc, #96]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003f6c:	4b16      	ldr	r3, [pc, #88]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	43da      	mvns	r2, r3
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	2380      	movs	r3, #128	; 0x80
 8003f82:	039b      	lsls	r3, r3, #14
 8003f84:	4013      	ands	r3, r2
 8003f86:	d003      	beq.n	8003f90 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f90:	4b0d      	ldr	r3, [pc, #52]	; (8003fc8 <HAL_GPIO_Init+0x2dc>)
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	40da      	lsrs	r2, r3
 8003fa4:	1e13      	subs	r3, r2, #0
 8003fa6:	d000      	beq.n	8003faa <HAL_GPIO_Init+0x2be>
 8003fa8:	e6a8      	b.n	8003cfc <HAL_GPIO_Init+0x10>
  } 
}
 8003faa:	46c0      	nop			; (mov r8, r8)
 8003fac:	46c0      	nop			; (mov r8, r8)
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b006      	add	sp, #24
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	48000400 	.word	0x48000400
 8003fc0:	48000800 	.word	0x48000800
 8003fc4:	48000c00 	.word	0x48000c00
 8003fc8:	40010400 	.word	0x40010400

08003fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	0008      	movs	r0, r1
 8003fd6:	0011      	movs	r1, r2
 8003fd8:	1cbb      	adds	r3, r7, #2
 8003fda:	1c02      	adds	r2, r0, #0
 8003fdc:	801a      	strh	r2, [r3, #0]
 8003fde:	1c7b      	adds	r3, r7, #1
 8003fe0:	1c0a      	adds	r2, r1, #0
 8003fe2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fe4:	1c7b      	adds	r3, r7, #1
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d004      	beq.n	8003ff6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003fec:	1cbb      	adds	r3, r7, #2
 8003fee:	881a      	ldrh	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ff4:	e003      	b.n	8003ffe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ff6:	1cbb      	adds	r3, r7, #2
 8003ff8:	881a      	ldrh	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	46bd      	mov	sp, r7
 8004002:	b002      	add	sp, #8
 8004004:	bd80      	pop	{r7, pc}
	...

08004008 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	0002      	movs	r2, r0
 8004010:	1dbb      	adds	r3, r7, #6
 8004012:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004014:	4b09      	ldr	r3, [pc, #36]	; (800403c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	1dba      	adds	r2, r7, #6
 800401a:	8812      	ldrh	r2, [r2, #0]
 800401c:	4013      	ands	r3, r2
 800401e:	d008      	beq.n	8004032 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004020:	4b06      	ldr	r3, [pc, #24]	; (800403c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004022:	1dba      	adds	r2, r7, #6
 8004024:	8812      	ldrh	r2, [r2, #0]
 8004026:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004028:	1dbb      	adds	r3, r7, #6
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	0018      	movs	r0, r3
 800402e:	f000 f807 	bl	8004040 <HAL_GPIO_EXTI_Callback>
  }
}
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	46bd      	mov	sp, r7
 8004036:	b002      	add	sp, #8
 8004038:	bd80      	pop	{r7, pc}
 800403a:	46c0      	nop			; (mov r8, r8)
 800403c:	40010400 	.word	0x40010400

08004040 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	0002      	movs	r2, r0
 8004048:	1dbb      	adds	r3, r7, #6
 800404a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 800404c:	46c0      	nop			; (mov r8, r8)
 800404e:	46bd      	mov	sp, r7
 8004050:	b002      	add	sp, #8
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e301      	b.n	800466a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2201      	movs	r2, #1
 800406c:	4013      	ands	r3, r2
 800406e:	d100      	bne.n	8004072 <HAL_RCC_OscConfig+0x1e>
 8004070:	e08d      	b.n	800418e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004072:	4bc3      	ldr	r3, [pc, #780]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	220c      	movs	r2, #12
 8004078:	4013      	ands	r3, r2
 800407a:	2b04      	cmp	r3, #4
 800407c:	d00e      	beq.n	800409c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800407e:	4bc0      	ldr	r3, [pc, #768]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	220c      	movs	r2, #12
 8004084:	4013      	ands	r3, r2
 8004086:	2b08      	cmp	r3, #8
 8004088:	d116      	bne.n	80040b8 <HAL_RCC_OscConfig+0x64>
 800408a:	4bbd      	ldr	r3, [pc, #756]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	2380      	movs	r3, #128	; 0x80
 8004090:	025b      	lsls	r3, r3, #9
 8004092:	401a      	ands	r2, r3
 8004094:	2380      	movs	r3, #128	; 0x80
 8004096:	025b      	lsls	r3, r3, #9
 8004098:	429a      	cmp	r2, r3
 800409a:	d10d      	bne.n	80040b8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800409c:	4bb8      	ldr	r3, [pc, #736]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	029b      	lsls	r3, r3, #10
 80040a4:	4013      	ands	r3, r2
 80040a6:	d100      	bne.n	80040aa <HAL_RCC_OscConfig+0x56>
 80040a8:	e070      	b.n	800418c <HAL_RCC_OscConfig+0x138>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d000      	beq.n	80040b4 <HAL_RCC_OscConfig+0x60>
 80040b2:	e06b      	b.n	800418c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e2d8      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x7c>
 80040c0:	4baf      	ldr	r3, [pc, #700]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	4bae      	ldr	r3, [pc, #696]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040c6:	2180      	movs	r1, #128	; 0x80
 80040c8:	0249      	lsls	r1, r1, #9
 80040ca:	430a      	orrs	r2, r1
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	e02f      	b.n	8004130 <HAL_RCC_OscConfig+0xdc>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d10c      	bne.n	80040f2 <HAL_RCC_OscConfig+0x9e>
 80040d8:	4ba9      	ldr	r3, [pc, #676]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	4ba8      	ldr	r3, [pc, #672]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040de:	49a9      	ldr	r1, [pc, #676]	; (8004384 <HAL_RCC_OscConfig+0x330>)
 80040e0:	400a      	ands	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	4ba6      	ldr	r3, [pc, #664]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	4ba5      	ldr	r3, [pc, #660]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040ea:	49a7      	ldr	r1, [pc, #668]	; (8004388 <HAL_RCC_OscConfig+0x334>)
 80040ec:	400a      	ands	r2, r1
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	e01e      	b.n	8004130 <HAL_RCC_OscConfig+0xdc>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b05      	cmp	r3, #5
 80040f8:	d10e      	bne.n	8004118 <HAL_RCC_OscConfig+0xc4>
 80040fa:	4ba1      	ldr	r3, [pc, #644]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	4ba0      	ldr	r3, [pc, #640]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004100:	2180      	movs	r1, #128	; 0x80
 8004102:	02c9      	lsls	r1, r1, #11
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	4b9d      	ldr	r3, [pc, #628]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	4b9c      	ldr	r3, [pc, #624]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800410e:	2180      	movs	r1, #128	; 0x80
 8004110:	0249      	lsls	r1, r1, #9
 8004112:	430a      	orrs	r2, r1
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	e00b      	b.n	8004130 <HAL_RCC_OscConfig+0xdc>
 8004118:	4b99      	ldr	r3, [pc, #612]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	4b98      	ldr	r3, [pc, #608]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800411e:	4999      	ldr	r1, [pc, #612]	; (8004384 <HAL_RCC_OscConfig+0x330>)
 8004120:	400a      	ands	r2, r1
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	4b96      	ldr	r3, [pc, #600]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	4b95      	ldr	r3, [pc, #596]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800412a:	4997      	ldr	r1, [pc, #604]	; (8004388 <HAL_RCC_OscConfig+0x334>)
 800412c:	400a      	ands	r2, r1
 800412e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d014      	beq.n	8004162 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004138:	f7fe fdb0 	bl	8002c9c <HAL_GetTick>
 800413c:	0003      	movs	r3, r0
 800413e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004140:	e008      	b.n	8004154 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004142:	f7fe fdab 	bl	8002c9c <HAL_GetTick>
 8004146:	0002      	movs	r2, r0
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b64      	cmp	r3, #100	; 0x64
 800414e:	d901      	bls.n	8004154 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e28a      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004154:	4b8a      	ldr	r3, [pc, #552]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	2380      	movs	r3, #128	; 0x80
 800415a:	029b      	lsls	r3, r3, #10
 800415c:	4013      	ands	r3, r2
 800415e:	d0f0      	beq.n	8004142 <HAL_RCC_OscConfig+0xee>
 8004160:	e015      	b.n	800418e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004162:	f7fe fd9b 	bl	8002c9c <HAL_GetTick>
 8004166:	0003      	movs	r3, r0
 8004168:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800416c:	f7fe fd96 	bl	8002c9c <HAL_GetTick>
 8004170:	0002      	movs	r2, r0
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	; 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e275      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800417e:	4b80      	ldr	r3, [pc, #512]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	2380      	movs	r3, #128	; 0x80
 8004184:	029b      	lsls	r3, r3, #10
 8004186:	4013      	ands	r3, r2
 8004188:	d1f0      	bne.n	800416c <HAL_RCC_OscConfig+0x118>
 800418a:	e000      	b.n	800418e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800418c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2202      	movs	r2, #2
 8004194:	4013      	ands	r3, r2
 8004196:	d100      	bne.n	800419a <HAL_RCC_OscConfig+0x146>
 8004198:	e069      	b.n	800426e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800419a:	4b79      	ldr	r3, [pc, #484]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	220c      	movs	r2, #12
 80041a0:	4013      	ands	r3, r2
 80041a2:	d00b      	beq.n	80041bc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80041a4:	4b76      	ldr	r3, [pc, #472]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	220c      	movs	r2, #12
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d11c      	bne.n	80041ea <HAL_RCC_OscConfig+0x196>
 80041b0:	4b73      	ldr	r3, [pc, #460]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	2380      	movs	r3, #128	; 0x80
 80041b6:	025b      	lsls	r3, r3, #9
 80041b8:	4013      	ands	r3, r2
 80041ba:	d116      	bne.n	80041ea <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041bc:	4b70      	ldr	r3, [pc, #448]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2202      	movs	r2, #2
 80041c2:	4013      	ands	r3, r2
 80041c4:	d005      	beq.n	80041d2 <HAL_RCC_OscConfig+0x17e>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d001      	beq.n	80041d2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e24b      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d2:	4b6b      	ldr	r3, [pc, #428]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	22f8      	movs	r2, #248	; 0xf8
 80041d8:	4393      	bics	r3, r2
 80041da:	0019      	movs	r1, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	00da      	lsls	r2, r3, #3
 80041e2:	4b67      	ldr	r3, [pc, #412]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041e4:	430a      	orrs	r2, r1
 80041e6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041e8:	e041      	b.n	800426e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d024      	beq.n	800423c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041f2:	4b63      	ldr	r3, [pc, #396]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	4b62      	ldr	r3, [pc, #392]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80041f8:	2101      	movs	r1, #1
 80041fa:	430a      	orrs	r2, r1
 80041fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fe:	f7fe fd4d 	bl	8002c9c <HAL_GetTick>
 8004202:	0003      	movs	r3, r0
 8004204:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004208:	f7fe fd48 	bl	8002c9c <HAL_GetTick>
 800420c:	0002      	movs	r2, r0
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e227      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800421a:	4b59      	ldr	r3, [pc, #356]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2202      	movs	r2, #2
 8004220:	4013      	ands	r3, r2
 8004222:	d0f1      	beq.n	8004208 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004224:	4b56      	ldr	r3, [pc, #344]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	22f8      	movs	r2, #248	; 0xf8
 800422a:	4393      	bics	r3, r2
 800422c:	0019      	movs	r1, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	00da      	lsls	r2, r3, #3
 8004234:	4b52      	ldr	r3, [pc, #328]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004236:	430a      	orrs	r2, r1
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	e018      	b.n	800426e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800423c:	4b50      	ldr	r3, [pc, #320]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	4b4f      	ldr	r3, [pc, #316]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004242:	2101      	movs	r1, #1
 8004244:	438a      	bics	r2, r1
 8004246:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004248:	f7fe fd28 	bl	8002c9c <HAL_GetTick>
 800424c:	0003      	movs	r3, r0
 800424e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004252:	f7fe fd23 	bl	8002c9c <HAL_GetTick>
 8004256:	0002      	movs	r2, r0
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e202      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004264:	4b46      	ldr	r3, [pc, #280]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2202      	movs	r2, #2
 800426a:	4013      	ands	r3, r2
 800426c:	d1f1      	bne.n	8004252 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2208      	movs	r2, #8
 8004274:	4013      	ands	r3, r2
 8004276:	d036      	beq.n	80042e6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d019      	beq.n	80042b4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004280:	4b3f      	ldr	r3, [pc, #252]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004284:	4b3e      	ldr	r3, [pc, #248]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004286:	2101      	movs	r1, #1
 8004288:	430a      	orrs	r2, r1
 800428a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428c:	f7fe fd06 	bl	8002c9c <HAL_GetTick>
 8004290:	0003      	movs	r3, r0
 8004292:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004294:	e008      	b.n	80042a8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004296:	f7fe fd01 	bl	8002c9c <HAL_GetTick>
 800429a:	0002      	movs	r2, r0
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d901      	bls.n	80042a8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e1e0      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042a8:	4b35      	ldr	r3, [pc, #212]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	2202      	movs	r2, #2
 80042ae:	4013      	ands	r3, r2
 80042b0:	d0f1      	beq.n	8004296 <HAL_RCC_OscConfig+0x242>
 80042b2:	e018      	b.n	80042e6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042b4:	4b32      	ldr	r3, [pc, #200]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80042b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042b8:	4b31      	ldr	r3, [pc, #196]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80042ba:	2101      	movs	r1, #1
 80042bc:	438a      	bics	r2, r1
 80042be:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042c0:	f7fe fcec 	bl	8002c9c <HAL_GetTick>
 80042c4:	0003      	movs	r3, r0
 80042c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042ca:	f7fe fce7 	bl	8002c9c <HAL_GetTick>
 80042ce:	0002      	movs	r2, r0
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e1c6      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042dc:	4b28      	ldr	r3, [pc, #160]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80042de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e0:	2202      	movs	r2, #2
 80042e2:	4013      	ands	r3, r2
 80042e4:	d1f1      	bne.n	80042ca <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2204      	movs	r2, #4
 80042ec:	4013      	ands	r3, r2
 80042ee:	d100      	bne.n	80042f2 <HAL_RCC_OscConfig+0x29e>
 80042f0:	e0b4      	b.n	800445c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042f2:	201f      	movs	r0, #31
 80042f4:	183b      	adds	r3, r7, r0
 80042f6:	2200      	movs	r2, #0
 80042f8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042fa:	4b21      	ldr	r3, [pc, #132]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 80042fc:	69da      	ldr	r2, [r3, #28]
 80042fe:	2380      	movs	r3, #128	; 0x80
 8004300:	055b      	lsls	r3, r3, #21
 8004302:	4013      	ands	r3, r2
 8004304:	d110      	bne.n	8004328 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004306:	4b1e      	ldr	r3, [pc, #120]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004308:	69da      	ldr	r2, [r3, #28]
 800430a:	4b1d      	ldr	r3, [pc, #116]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 800430c:	2180      	movs	r1, #128	; 0x80
 800430e:	0549      	lsls	r1, r1, #21
 8004310:	430a      	orrs	r2, r1
 8004312:	61da      	str	r2, [r3, #28]
 8004314:	4b1a      	ldr	r3, [pc, #104]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004316:	69da      	ldr	r2, [r3, #28]
 8004318:	2380      	movs	r3, #128	; 0x80
 800431a:	055b      	lsls	r3, r3, #21
 800431c:	4013      	ands	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004322:	183b      	adds	r3, r7, r0
 8004324:	2201      	movs	r2, #1
 8004326:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004328:	4b18      	ldr	r3, [pc, #96]	; (800438c <HAL_RCC_OscConfig+0x338>)
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	2380      	movs	r3, #128	; 0x80
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	4013      	ands	r3, r2
 8004332:	d11a      	bne.n	800436a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004334:	4b15      	ldr	r3, [pc, #84]	; (800438c <HAL_RCC_OscConfig+0x338>)
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	4b14      	ldr	r3, [pc, #80]	; (800438c <HAL_RCC_OscConfig+0x338>)
 800433a:	2180      	movs	r1, #128	; 0x80
 800433c:	0049      	lsls	r1, r1, #1
 800433e:	430a      	orrs	r2, r1
 8004340:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004342:	f7fe fcab 	bl	8002c9c <HAL_GetTick>
 8004346:	0003      	movs	r3, r0
 8004348:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800434c:	f7fe fca6 	bl	8002c9c <HAL_GetTick>
 8004350:	0002      	movs	r2, r0
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b64      	cmp	r3, #100	; 0x64
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e185      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <HAL_RCC_OscConfig+0x338>)
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	2380      	movs	r3, #128	; 0x80
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	4013      	ands	r3, r2
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d10e      	bne.n	8004390 <HAL_RCC_OscConfig+0x33c>
 8004372:	4b03      	ldr	r3, [pc, #12]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004374:	6a1a      	ldr	r2, [r3, #32]
 8004376:	4b02      	ldr	r3, [pc, #8]	; (8004380 <HAL_RCC_OscConfig+0x32c>)
 8004378:	2101      	movs	r1, #1
 800437a:	430a      	orrs	r2, r1
 800437c:	621a      	str	r2, [r3, #32]
 800437e:	e035      	b.n	80043ec <HAL_RCC_OscConfig+0x398>
 8004380:	40021000 	.word	0x40021000
 8004384:	fffeffff 	.word	0xfffeffff
 8004388:	fffbffff 	.word	0xfffbffff
 800438c:	40007000 	.word	0x40007000
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10c      	bne.n	80043b2 <HAL_RCC_OscConfig+0x35e>
 8004398:	4bb6      	ldr	r3, [pc, #728]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 800439a:	6a1a      	ldr	r2, [r3, #32]
 800439c:	4bb5      	ldr	r3, [pc, #724]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 800439e:	2101      	movs	r1, #1
 80043a0:	438a      	bics	r2, r1
 80043a2:	621a      	str	r2, [r3, #32]
 80043a4:	4bb3      	ldr	r3, [pc, #716]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043a6:	6a1a      	ldr	r2, [r3, #32]
 80043a8:	4bb2      	ldr	r3, [pc, #712]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043aa:	2104      	movs	r1, #4
 80043ac:	438a      	bics	r2, r1
 80043ae:	621a      	str	r2, [r3, #32]
 80043b0:	e01c      	b.n	80043ec <HAL_RCC_OscConfig+0x398>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	2b05      	cmp	r3, #5
 80043b8:	d10c      	bne.n	80043d4 <HAL_RCC_OscConfig+0x380>
 80043ba:	4bae      	ldr	r3, [pc, #696]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043bc:	6a1a      	ldr	r2, [r3, #32]
 80043be:	4bad      	ldr	r3, [pc, #692]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043c0:	2104      	movs	r1, #4
 80043c2:	430a      	orrs	r2, r1
 80043c4:	621a      	str	r2, [r3, #32]
 80043c6:	4bab      	ldr	r3, [pc, #684]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043c8:	6a1a      	ldr	r2, [r3, #32]
 80043ca:	4baa      	ldr	r3, [pc, #680]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043cc:	2101      	movs	r1, #1
 80043ce:	430a      	orrs	r2, r1
 80043d0:	621a      	str	r2, [r3, #32]
 80043d2:	e00b      	b.n	80043ec <HAL_RCC_OscConfig+0x398>
 80043d4:	4ba7      	ldr	r3, [pc, #668]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043d6:	6a1a      	ldr	r2, [r3, #32]
 80043d8:	4ba6      	ldr	r3, [pc, #664]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043da:	2101      	movs	r1, #1
 80043dc:	438a      	bics	r2, r1
 80043de:	621a      	str	r2, [r3, #32]
 80043e0:	4ba4      	ldr	r3, [pc, #656]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043e2:	6a1a      	ldr	r2, [r3, #32]
 80043e4:	4ba3      	ldr	r3, [pc, #652]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80043e6:	2104      	movs	r1, #4
 80043e8:	438a      	bics	r2, r1
 80043ea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d014      	beq.n	800441e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043f4:	f7fe fc52 	bl	8002c9c <HAL_GetTick>
 80043f8:	0003      	movs	r3, r0
 80043fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043fc:	e009      	b.n	8004412 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043fe:	f7fe fc4d 	bl	8002c9c <HAL_GetTick>
 8004402:	0002      	movs	r2, r0
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	4a9b      	ldr	r2, [pc, #620]	; (8004678 <HAL_RCC_OscConfig+0x624>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e12b      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004412:	4b98      	ldr	r3, [pc, #608]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	2202      	movs	r2, #2
 8004418:	4013      	ands	r3, r2
 800441a:	d0f0      	beq.n	80043fe <HAL_RCC_OscConfig+0x3aa>
 800441c:	e013      	b.n	8004446 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800441e:	f7fe fc3d 	bl	8002c9c <HAL_GetTick>
 8004422:	0003      	movs	r3, r0
 8004424:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004426:	e009      	b.n	800443c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004428:	f7fe fc38 	bl	8002c9c <HAL_GetTick>
 800442c:	0002      	movs	r2, r0
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	4a91      	ldr	r2, [pc, #580]	; (8004678 <HAL_RCC_OscConfig+0x624>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e116      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800443c:	4b8d      	ldr	r3, [pc, #564]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	2202      	movs	r2, #2
 8004442:	4013      	ands	r3, r2
 8004444:	d1f0      	bne.n	8004428 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004446:	231f      	movs	r3, #31
 8004448:	18fb      	adds	r3, r7, r3
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d105      	bne.n	800445c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004450:	4b88      	ldr	r3, [pc, #544]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004452:	69da      	ldr	r2, [r3, #28]
 8004454:	4b87      	ldr	r3, [pc, #540]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004456:	4989      	ldr	r1, [pc, #548]	; (800467c <HAL_RCC_OscConfig+0x628>)
 8004458:	400a      	ands	r2, r1
 800445a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2210      	movs	r2, #16
 8004462:	4013      	ands	r3, r2
 8004464:	d063      	beq.n	800452e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d12a      	bne.n	80044c4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800446e:	4b81      	ldr	r3, [pc, #516]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004472:	4b80      	ldr	r3, [pc, #512]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004474:	2104      	movs	r1, #4
 8004476:	430a      	orrs	r2, r1
 8004478:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800447a:	4b7e      	ldr	r3, [pc, #504]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 800447c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800447e:	4b7d      	ldr	r3, [pc, #500]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004480:	2101      	movs	r1, #1
 8004482:	430a      	orrs	r2, r1
 8004484:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004486:	f7fe fc09 	bl	8002c9c <HAL_GetTick>
 800448a:	0003      	movs	r3, r0
 800448c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004490:	f7fe fc04 	bl	8002c9c <HAL_GetTick>
 8004494:	0002      	movs	r2, r0
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e0e3      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80044a2:	4b74      	ldr	r3, [pc, #464]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a6:	2202      	movs	r2, #2
 80044a8:	4013      	ands	r3, r2
 80044aa:	d0f1      	beq.n	8004490 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80044ac:	4b71      	ldr	r3, [pc, #452]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b0:	22f8      	movs	r2, #248	; 0xf8
 80044b2:	4393      	bics	r3, r2
 80044b4:	0019      	movs	r1, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	00da      	lsls	r2, r3, #3
 80044bc:	4b6d      	ldr	r3, [pc, #436]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044be:	430a      	orrs	r2, r1
 80044c0:	635a      	str	r2, [r3, #52]	; 0x34
 80044c2:	e034      	b.n	800452e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	3305      	adds	r3, #5
 80044ca:	d111      	bne.n	80044f0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80044cc:	4b69      	ldr	r3, [pc, #420]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044d0:	4b68      	ldr	r3, [pc, #416]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044d2:	2104      	movs	r1, #4
 80044d4:	438a      	bics	r2, r1
 80044d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80044d8:	4b66      	ldr	r3, [pc, #408]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044dc:	22f8      	movs	r2, #248	; 0xf8
 80044de:	4393      	bics	r3, r2
 80044e0:	0019      	movs	r1, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	00da      	lsls	r2, r3, #3
 80044e8:	4b62      	ldr	r3, [pc, #392]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044ea:	430a      	orrs	r2, r1
 80044ec:	635a      	str	r2, [r3, #52]	; 0x34
 80044ee:	e01e      	b.n	800452e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80044f0:	4b60      	ldr	r3, [pc, #384]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044f4:	4b5f      	ldr	r3, [pc, #380]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044f6:	2104      	movs	r1, #4
 80044f8:	430a      	orrs	r2, r1
 80044fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80044fc:	4b5d      	ldr	r3, [pc, #372]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80044fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004500:	4b5c      	ldr	r3, [pc, #368]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004502:	2101      	movs	r1, #1
 8004504:	438a      	bics	r2, r1
 8004506:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004508:	f7fe fbc8 	bl	8002c9c <HAL_GetTick>
 800450c:	0003      	movs	r3, r0
 800450e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004512:	f7fe fbc3 	bl	8002c9c <HAL_GetTick>
 8004516:	0002      	movs	r2, r0
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e0a2      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004524:	4b53      	ldr	r3, [pc, #332]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004528:	2202      	movs	r2, #2
 800452a:	4013      	ands	r3, r2
 800452c:	d1f1      	bne.n	8004512 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d100      	bne.n	8004538 <HAL_RCC_OscConfig+0x4e4>
 8004536:	e097      	b.n	8004668 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004538:	4b4e      	ldr	r3, [pc, #312]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	220c      	movs	r2, #12
 800453e:	4013      	ands	r3, r2
 8004540:	2b08      	cmp	r3, #8
 8004542:	d100      	bne.n	8004546 <HAL_RCC_OscConfig+0x4f2>
 8004544:	e06b      	b.n	800461e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	2b02      	cmp	r3, #2
 800454c:	d14c      	bne.n	80045e8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454e:	4b49      	ldr	r3, [pc, #292]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	4b48      	ldr	r3, [pc, #288]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004554:	494a      	ldr	r1, [pc, #296]	; (8004680 <HAL_RCC_OscConfig+0x62c>)
 8004556:	400a      	ands	r2, r1
 8004558:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455a:	f7fe fb9f 	bl	8002c9c <HAL_GetTick>
 800455e:	0003      	movs	r3, r0
 8004560:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004564:	f7fe fb9a 	bl	8002c9c <HAL_GetTick>
 8004568:	0002      	movs	r2, r0
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b02      	cmp	r3, #2
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e079      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004576:	4b3f      	ldr	r3, [pc, #252]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	2380      	movs	r3, #128	; 0x80
 800457c:	049b      	lsls	r3, r3, #18
 800457e:	4013      	ands	r3, r2
 8004580:	d1f0      	bne.n	8004564 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004582:	4b3c      	ldr	r3, [pc, #240]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004586:	220f      	movs	r2, #15
 8004588:	4393      	bics	r3, r2
 800458a:	0019      	movs	r1, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004590:	4b38      	ldr	r3, [pc, #224]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004592:	430a      	orrs	r2, r1
 8004594:	62da      	str	r2, [r3, #44]	; 0x2c
 8004596:	4b37      	ldr	r3, [pc, #220]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	4a3a      	ldr	r2, [pc, #232]	; (8004684 <HAL_RCC_OscConfig+0x630>)
 800459c:	4013      	ands	r3, r2
 800459e:	0019      	movs	r1, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	431a      	orrs	r2, r3
 80045aa:	4b32      	ldr	r3, [pc, #200]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80045ac:	430a      	orrs	r2, r1
 80045ae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045b0:	4b30      	ldr	r3, [pc, #192]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	4b2f      	ldr	r3, [pc, #188]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80045b6:	2180      	movs	r1, #128	; 0x80
 80045b8:	0449      	lsls	r1, r1, #17
 80045ba:	430a      	orrs	r2, r1
 80045bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045be:	f7fe fb6d 	bl	8002c9c <HAL_GetTick>
 80045c2:	0003      	movs	r3, r0
 80045c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045c8:	f7fe fb68 	bl	8002c9c <HAL_GetTick>
 80045cc:	0002      	movs	r2, r0
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e047      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045da:	4b26      	ldr	r3, [pc, #152]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	2380      	movs	r3, #128	; 0x80
 80045e0:	049b      	lsls	r3, r3, #18
 80045e2:	4013      	ands	r3, r2
 80045e4:	d0f0      	beq.n	80045c8 <HAL_RCC_OscConfig+0x574>
 80045e6:	e03f      	b.n	8004668 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045e8:	4b22      	ldr	r3, [pc, #136]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	4b21      	ldr	r3, [pc, #132]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 80045ee:	4924      	ldr	r1, [pc, #144]	; (8004680 <HAL_RCC_OscConfig+0x62c>)
 80045f0:	400a      	ands	r2, r1
 80045f2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f4:	f7fe fb52 	bl	8002c9c <HAL_GetTick>
 80045f8:	0003      	movs	r3, r0
 80045fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045fc:	e008      	b.n	8004610 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045fe:	f7fe fb4d 	bl	8002c9c <HAL_GetTick>
 8004602:	0002      	movs	r2, r0
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e02c      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004610:	4b18      	ldr	r3, [pc, #96]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	2380      	movs	r3, #128	; 0x80
 8004616:	049b      	lsls	r3, r3, #18
 8004618:	4013      	ands	r3, r2
 800461a:	d1f0      	bne.n	80045fe <HAL_RCC_OscConfig+0x5aa>
 800461c:	e024      	b.n	8004668 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d101      	bne.n	800462a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e01f      	b.n	800466a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800462a:	4b12      	ldr	r3, [pc, #72]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004630:	4b10      	ldr	r3, [pc, #64]	; (8004674 <HAL_RCC_OscConfig+0x620>)
 8004632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004634:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	025b      	lsls	r3, r3, #9
 800463c:	401a      	ands	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004642:	429a      	cmp	r2, r3
 8004644:	d10e      	bne.n	8004664 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	220f      	movs	r2, #15
 800464a:	401a      	ands	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004650:	429a      	cmp	r2, r3
 8004652:	d107      	bne.n	8004664 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	23f0      	movs	r3, #240	; 0xf0
 8004658:	039b      	lsls	r3, r3, #14
 800465a:	401a      	ands	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004660:	429a      	cmp	r2, r3
 8004662:	d001      	beq.n	8004668 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e000      	b.n	800466a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	0018      	movs	r0, r3
 800466c:	46bd      	mov	sp, r7
 800466e:	b008      	add	sp, #32
 8004670:	bd80      	pop	{r7, pc}
 8004672:	46c0      	nop			; (mov r8, r8)
 8004674:	40021000 	.word	0x40021000
 8004678:	00001388 	.word	0x00001388
 800467c:	efffffff 	.word	0xefffffff
 8004680:	feffffff 	.word	0xfeffffff
 8004684:	ffc2ffff 	.word	0xffc2ffff

08004688 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e0b3      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800469c:	4b5b      	ldr	r3, [pc, #364]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2201      	movs	r2, #1
 80046a2:	4013      	ands	r3, r2
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d911      	bls.n	80046ce <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046aa:	4b58      	ldr	r3, [pc, #352]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2201      	movs	r2, #1
 80046b0:	4393      	bics	r3, r2
 80046b2:	0019      	movs	r1, r3
 80046b4:	4b55      	ldr	r3, [pc, #340]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	430a      	orrs	r2, r1
 80046ba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046bc:	4b53      	ldr	r3, [pc, #332]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2201      	movs	r2, #1
 80046c2:	4013      	ands	r3, r2
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d001      	beq.n	80046ce <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e09a      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2202      	movs	r2, #2
 80046d4:	4013      	ands	r3, r2
 80046d6:	d015      	beq.n	8004704 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2204      	movs	r2, #4
 80046de:	4013      	ands	r3, r2
 80046e0:	d006      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80046e2:	4b4b      	ldr	r3, [pc, #300]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	4b4a      	ldr	r3, [pc, #296]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 80046e8:	21e0      	movs	r1, #224	; 0xe0
 80046ea:	00c9      	lsls	r1, r1, #3
 80046ec:	430a      	orrs	r2, r1
 80046ee:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046f0:	4b47      	ldr	r3, [pc, #284]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	22f0      	movs	r2, #240	; 0xf0
 80046f6:	4393      	bics	r3, r2
 80046f8:	0019      	movs	r1, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	4b44      	ldr	r3, [pc, #272]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 8004700:	430a      	orrs	r2, r1
 8004702:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2201      	movs	r2, #1
 800470a:	4013      	ands	r3, r2
 800470c:	d040      	beq.n	8004790 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d107      	bne.n	8004726 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004716:	4b3e      	ldr	r3, [pc, #248]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	029b      	lsls	r3, r3, #10
 800471e:	4013      	ands	r3, r2
 8004720:	d114      	bne.n	800474c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e06e      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b02      	cmp	r3, #2
 800472c:	d107      	bne.n	800473e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800472e:	4b38      	ldr	r3, [pc, #224]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	049b      	lsls	r3, r3, #18
 8004736:	4013      	ands	r3, r2
 8004738:	d108      	bne.n	800474c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e062      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800473e:	4b34      	ldr	r3, [pc, #208]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2202      	movs	r2, #2
 8004744:	4013      	ands	r3, r2
 8004746:	d101      	bne.n	800474c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e05b      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800474c:	4b30      	ldr	r3, [pc, #192]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2203      	movs	r2, #3
 8004752:	4393      	bics	r3, r2
 8004754:	0019      	movs	r1, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	4b2d      	ldr	r3, [pc, #180]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 800475c:	430a      	orrs	r2, r1
 800475e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004760:	f7fe fa9c 	bl	8002c9c <HAL_GetTick>
 8004764:	0003      	movs	r3, r0
 8004766:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004768:	e009      	b.n	800477e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800476a:	f7fe fa97 	bl	8002c9c <HAL_GetTick>
 800476e:	0002      	movs	r2, r0
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	4a27      	ldr	r2, [pc, #156]	; (8004814 <HAL_RCC_ClockConfig+0x18c>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d901      	bls.n	800477e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e042      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800477e:	4b24      	ldr	r3, [pc, #144]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	220c      	movs	r2, #12
 8004784:	401a      	ands	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	429a      	cmp	r2, r3
 800478e:	d1ec      	bne.n	800476a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004790:	4b1e      	ldr	r3, [pc, #120]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2201      	movs	r2, #1
 8004796:	4013      	ands	r3, r2
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d211      	bcs.n	80047c2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479e:	4b1b      	ldr	r3, [pc, #108]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2201      	movs	r2, #1
 80047a4:	4393      	bics	r3, r2
 80047a6:	0019      	movs	r1, r3
 80047a8:	4b18      	ldr	r3, [pc, #96]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b0:	4b16      	ldr	r3, [pc, #88]	; (800480c <HAL_RCC_ClockConfig+0x184>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2201      	movs	r2, #1
 80047b6:	4013      	ands	r3, r2
 80047b8:	683a      	ldr	r2, [r7, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d001      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e020      	b.n	8004804 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2204      	movs	r2, #4
 80047c8:	4013      	ands	r3, r2
 80047ca:	d009      	beq.n	80047e0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80047cc:	4b10      	ldr	r3, [pc, #64]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	4a11      	ldr	r2, [pc, #68]	; (8004818 <HAL_RCC_ClockConfig+0x190>)
 80047d2:	4013      	ands	r3, r2
 80047d4:	0019      	movs	r1, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68da      	ldr	r2, [r3, #12]
 80047da:	4b0d      	ldr	r3, [pc, #52]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 80047dc:	430a      	orrs	r2, r1
 80047de:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80047e0:	f000 f820 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 80047e4:	0001      	movs	r1, r0
 80047e6:	4b0a      	ldr	r3, [pc, #40]	; (8004810 <HAL_RCC_ClockConfig+0x188>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	091b      	lsrs	r3, r3, #4
 80047ec:	220f      	movs	r2, #15
 80047ee:	4013      	ands	r3, r2
 80047f0:	4a0a      	ldr	r2, [pc, #40]	; (800481c <HAL_RCC_ClockConfig+0x194>)
 80047f2:	5cd3      	ldrb	r3, [r2, r3]
 80047f4:	000a      	movs	r2, r1
 80047f6:	40da      	lsrs	r2, r3
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <HAL_RCC_ClockConfig+0x198>)
 80047fa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80047fc:	2000      	movs	r0, #0
 80047fe:	f7fe fa07 	bl	8002c10 <HAL_InitTick>
  
  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	0018      	movs	r0, r3
 8004806:	46bd      	mov	sp, r7
 8004808:	b004      	add	sp, #16
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40022000 	.word	0x40022000
 8004810:	40021000 	.word	0x40021000
 8004814:	00001388 	.word	0x00001388
 8004818:	fffff8ff 	.word	0xfffff8ff
 800481c:	080095f0 	.word	0x080095f0
 8004820:	20000000 	.word	0x20000000

08004824 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004824:	b590      	push	{r4, r7, lr}
 8004826:	b08f      	sub	sp, #60	; 0x3c
 8004828:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800482a:	2314      	movs	r3, #20
 800482c:	18fb      	adds	r3, r7, r3
 800482e:	4a2b      	ldr	r2, [pc, #172]	; (80048dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004830:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004832:	c313      	stmia	r3!, {r0, r1, r4}
 8004834:	6812      	ldr	r2, [r2, #0]
 8004836:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004838:	1d3b      	adds	r3, r7, #4
 800483a:	4a29      	ldr	r2, [pc, #164]	; (80048e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800483c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800483e:	c313      	stmia	r3!, {r0, r1, r4}
 8004840:	6812      	ldr	r2, [r2, #0]
 8004842:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004844:	2300      	movs	r3, #0
 8004846:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004848:	2300      	movs	r3, #0
 800484a:	62bb      	str	r3, [r7, #40]	; 0x28
 800484c:	2300      	movs	r3, #0
 800484e:	637b      	str	r3, [r7, #52]	; 0x34
 8004850:	2300      	movs	r3, #0
 8004852:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004858:	4b22      	ldr	r3, [pc, #136]	; (80048e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004860:	220c      	movs	r2, #12
 8004862:	4013      	ands	r3, r2
 8004864:	2b04      	cmp	r3, #4
 8004866:	d002      	beq.n	800486e <HAL_RCC_GetSysClockFreq+0x4a>
 8004868:	2b08      	cmp	r3, #8
 800486a:	d003      	beq.n	8004874 <HAL_RCC_GetSysClockFreq+0x50>
 800486c:	e02d      	b.n	80048ca <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800486e:	4b1e      	ldr	r3, [pc, #120]	; (80048e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004870:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004872:	e02d      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004876:	0c9b      	lsrs	r3, r3, #18
 8004878:	220f      	movs	r2, #15
 800487a:	4013      	ands	r3, r2
 800487c:	2214      	movs	r2, #20
 800487e:	18ba      	adds	r2, r7, r2
 8004880:	5cd3      	ldrb	r3, [r2, r3]
 8004882:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004884:	4b17      	ldr	r3, [pc, #92]	; (80048e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004888:	220f      	movs	r2, #15
 800488a:	4013      	ands	r3, r2
 800488c:	1d3a      	adds	r2, r7, #4
 800488e:	5cd3      	ldrb	r3, [r2, r3]
 8004890:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004892:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004894:	2380      	movs	r3, #128	; 0x80
 8004896:	025b      	lsls	r3, r3, #9
 8004898:	4013      	ands	r3, r2
 800489a:	d009      	beq.n	80048b0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800489c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800489e:	4812      	ldr	r0, [pc, #72]	; (80048e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80048a0:	f7fb fc4e 	bl	8000140 <__udivsi3>
 80048a4:	0003      	movs	r3, r0
 80048a6:	001a      	movs	r2, r3
 80048a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048aa:	4353      	muls	r3, r2
 80048ac:	637b      	str	r3, [r7, #52]	; 0x34
 80048ae:	e009      	b.n	80048c4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80048b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048b2:	000a      	movs	r2, r1
 80048b4:	0152      	lsls	r2, r2, #5
 80048b6:	1a52      	subs	r2, r2, r1
 80048b8:	0193      	lsls	r3, r2, #6
 80048ba:	1a9b      	subs	r3, r3, r2
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	185b      	adds	r3, r3, r1
 80048c0:	021b      	lsls	r3, r3, #8
 80048c2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80048c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048c6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80048c8:	e002      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80048ca:	4b07      	ldr	r3, [pc, #28]	; (80048e8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80048cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80048ce:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80048d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80048d2:	0018      	movs	r0, r3
 80048d4:	46bd      	mov	sp, r7
 80048d6:	b00f      	add	sp, #60	; 0x3c
 80048d8:	bd90      	pop	{r4, r7, pc}
 80048da:	46c0      	nop			; (mov r8, r8)
 80048dc:	08009550 	.word	0x08009550
 80048e0:	08009560 	.word	0x08009560
 80048e4:	40021000 	.word	0x40021000
 80048e8:	007a1200 	.word	0x007a1200

080048ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048f0:	4b02      	ldr	r3, [pc, #8]	; (80048fc <HAL_RCC_GetHCLKFreq+0x10>)
 80048f2:	681b      	ldr	r3, [r3, #0]
}
 80048f4:	0018      	movs	r0, r3
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	20000000 	.word	0x20000000

08004900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004904:	f7ff fff2 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 8004908:	0001      	movs	r1, r0
 800490a:	4b06      	ldr	r3, [pc, #24]	; (8004924 <HAL_RCC_GetPCLK1Freq+0x24>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	0a1b      	lsrs	r3, r3, #8
 8004910:	2207      	movs	r2, #7
 8004912:	4013      	ands	r3, r2
 8004914:	4a04      	ldr	r2, [pc, #16]	; (8004928 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004916:	5cd3      	ldrb	r3, [r2, r3]
 8004918:	40d9      	lsrs	r1, r3
 800491a:	000b      	movs	r3, r1
}    
 800491c:	0018      	movs	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	46c0      	nop			; (mov r8, r8)
 8004924:	40021000 	.word	0x40021000
 8004928:	08009600 	.word	0x08009600

0800492c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e042      	b.n	80049c4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	223d      	movs	r2, #61	; 0x3d
 8004942:	5c9b      	ldrb	r3, [r3, r2]
 8004944:	b2db      	uxtb	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d107      	bne.n	800495a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	223c      	movs	r2, #60	; 0x3c
 800494e:	2100      	movs	r1, #0
 8004950:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	0018      	movs	r0, r3
 8004956:	f7fd ff35 	bl	80027c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	223d      	movs	r2, #61	; 0x3d
 800495e:	2102      	movs	r1, #2
 8004960:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3304      	adds	r3, #4
 800496a:	0019      	movs	r1, r3
 800496c:	0010      	movs	r0, r2
 800496e:	f000 fad7 	bl	8004f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2246      	movs	r2, #70	; 0x46
 8004976:	2101      	movs	r1, #1
 8004978:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	223e      	movs	r2, #62	; 0x3e
 800497e:	2101      	movs	r1, #1
 8004980:	5499      	strb	r1, [r3, r2]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	223f      	movs	r2, #63	; 0x3f
 8004986:	2101      	movs	r1, #1
 8004988:	5499      	strb	r1, [r3, r2]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2240      	movs	r2, #64	; 0x40
 800498e:	2101      	movs	r1, #1
 8004990:	5499      	strb	r1, [r3, r2]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2241      	movs	r2, #65	; 0x41
 8004996:	2101      	movs	r1, #1
 8004998:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2242      	movs	r2, #66	; 0x42
 800499e:	2101      	movs	r1, #1
 80049a0:	5499      	strb	r1, [r3, r2]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2243      	movs	r2, #67	; 0x43
 80049a6:	2101      	movs	r1, #1
 80049a8:	5499      	strb	r1, [r3, r2]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2244      	movs	r2, #68	; 0x44
 80049ae:	2101      	movs	r1, #1
 80049b0:	5499      	strb	r1, [r3, r2]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2245      	movs	r2, #69	; 0x45
 80049b6:	2101      	movs	r1, #1
 80049b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	223d      	movs	r2, #61	; 0x3d
 80049be:	2101      	movs	r1, #1
 80049c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	0018      	movs	r0, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b002      	add	sp, #8
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e042      	b.n	8004a64 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	223d      	movs	r2, #61	; 0x3d
 80049e2:	5c9b      	ldrb	r3, [r3, r2]
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d107      	bne.n	80049fa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	223c      	movs	r2, #60	; 0x3c
 80049ee:	2100      	movs	r1, #0
 80049f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	0018      	movs	r0, r3
 80049f6:	f000 f839 	bl	8004a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	223d      	movs	r2, #61	; 0x3d
 80049fe:	2102      	movs	r1, #2
 8004a00:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	0019      	movs	r1, r3
 8004a0c:	0010      	movs	r0, r2
 8004a0e:	f000 fa87 	bl	8004f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2246      	movs	r2, #70	; 0x46
 8004a16:	2101      	movs	r1, #1
 8004a18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	223e      	movs	r2, #62	; 0x3e
 8004a1e:	2101      	movs	r1, #1
 8004a20:	5499      	strb	r1, [r3, r2]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	223f      	movs	r2, #63	; 0x3f
 8004a26:	2101      	movs	r1, #1
 8004a28:	5499      	strb	r1, [r3, r2]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2240      	movs	r2, #64	; 0x40
 8004a2e:	2101      	movs	r1, #1
 8004a30:	5499      	strb	r1, [r3, r2]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2241      	movs	r2, #65	; 0x41
 8004a36:	2101      	movs	r1, #1
 8004a38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2242      	movs	r2, #66	; 0x42
 8004a3e:	2101      	movs	r1, #1
 8004a40:	5499      	strb	r1, [r3, r2]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2243      	movs	r2, #67	; 0x43
 8004a46:	2101      	movs	r1, #1
 8004a48:	5499      	strb	r1, [r3, r2]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2244      	movs	r2, #68	; 0x44
 8004a4e:	2101      	movs	r1, #1
 8004a50:	5499      	strb	r1, [r3, r2]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2245      	movs	r2, #69	; 0x45
 8004a56:	2101      	movs	r1, #1
 8004a58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	223d      	movs	r2, #61	; 0x3d
 8004a5e:	2101      	movs	r1, #1
 8004a60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	0018      	movs	r0, r3
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b002      	add	sp, #8
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a74:	46c0      	nop			; (mov r8, r8)
 8004a76:	46bd      	mov	sp, r7
 8004a78:	b002      	add	sp, #8
 8004a7a:	bd80      	pop	{r7, pc}

08004a7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d108      	bne.n	8004a9e <HAL_TIM_PWM_Start+0x22>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	223e      	movs	r2, #62	; 0x3e
 8004a90:	5c9b      	ldrb	r3, [r3, r2]
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	1e5a      	subs	r2, r3, #1
 8004a98:	4193      	sbcs	r3, r2
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	e01f      	b.n	8004ade <HAL_TIM_PWM_Start+0x62>
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d108      	bne.n	8004ab6 <HAL_TIM_PWM_Start+0x3a>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	223f      	movs	r2, #63	; 0x3f
 8004aa8:	5c9b      	ldrb	r3, [r3, r2]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	3b01      	subs	r3, #1
 8004aae:	1e5a      	subs	r2, r3, #1
 8004ab0:	4193      	sbcs	r3, r2
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	e013      	b.n	8004ade <HAL_TIM_PWM_Start+0x62>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d108      	bne.n	8004ace <HAL_TIM_PWM_Start+0x52>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2240      	movs	r2, #64	; 0x40
 8004ac0:	5c9b      	ldrb	r3, [r3, r2]
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	1e5a      	subs	r2, r3, #1
 8004ac8:	4193      	sbcs	r3, r2
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	e007      	b.n	8004ade <HAL_TIM_PWM_Start+0x62>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2241      	movs	r2, #65	; 0x41
 8004ad2:	5c9b      	ldrb	r3, [r3, r2]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	1e5a      	subs	r2, r3, #1
 8004ada:	4193      	sbcs	r3, r2
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e074      	b.n	8004bd0 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d104      	bne.n	8004af6 <HAL_TIM_PWM_Start+0x7a>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	223e      	movs	r2, #62	; 0x3e
 8004af0:	2102      	movs	r1, #2
 8004af2:	5499      	strb	r1, [r3, r2]
 8004af4:	e013      	b.n	8004b1e <HAL_TIM_PWM_Start+0xa2>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b04      	cmp	r3, #4
 8004afa:	d104      	bne.n	8004b06 <HAL_TIM_PWM_Start+0x8a>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	223f      	movs	r2, #63	; 0x3f
 8004b00:	2102      	movs	r1, #2
 8004b02:	5499      	strb	r1, [r3, r2]
 8004b04:	e00b      	b.n	8004b1e <HAL_TIM_PWM_Start+0xa2>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d104      	bne.n	8004b16 <HAL_TIM_PWM_Start+0x9a>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2240      	movs	r2, #64	; 0x40
 8004b10:	2102      	movs	r1, #2
 8004b12:	5499      	strb	r1, [r3, r2]
 8004b14:	e003      	b.n	8004b1e <HAL_TIM_PWM_Start+0xa2>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2241      	movs	r2, #65	; 0x41
 8004b1a:	2102      	movs	r1, #2
 8004b1c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6839      	ldr	r1, [r7, #0]
 8004b24:	2201      	movs	r2, #1
 8004b26:	0018      	movs	r0, r3
 8004b28:	f000 fd10 	bl	800554c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a29      	ldr	r2, [pc, #164]	; (8004bd8 <HAL_TIM_PWM_Start+0x15c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00e      	beq.n	8004b54 <HAL_TIM_PWM_Start+0xd8>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a28      	ldr	r2, [pc, #160]	; (8004bdc <HAL_TIM_PWM_Start+0x160>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d009      	beq.n	8004b54 <HAL_TIM_PWM_Start+0xd8>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a26      	ldr	r2, [pc, #152]	; (8004be0 <HAL_TIM_PWM_Start+0x164>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d004      	beq.n	8004b54 <HAL_TIM_PWM_Start+0xd8>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a25      	ldr	r2, [pc, #148]	; (8004be4 <HAL_TIM_PWM_Start+0x168>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d101      	bne.n	8004b58 <HAL_TIM_PWM_Start+0xdc>
 8004b54:	2301      	movs	r3, #1
 8004b56:	e000      	b.n	8004b5a <HAL_TIM_PWM_Start+0xde>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d008      	beq.n	8004b70 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2180      	movs	r1, #128	; 0x80
 8004b6a:	0209      	lsls	r1, r1, #8
 8004b6c:	430a      	orrs	r2, r1
 8004b6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a18      	ldr	r2, [pc, #96]	; (8004bd8 <HAL_TIM_PWM_Start+0x15c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d00f      	beq.n	8004b9a <HAL_TIM_PWM_Start+0x11e>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	05db      	lsls	r3, r3, #23
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d009      	beq.n	8004b9a <HAL_TIM_PWM_Start+0x11e>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a17      	ldr	r2, [pc, #92]	; (8004be8 <HAL_TIM_PWM_Start+0x16c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d004      	beq.n	8004b9a <HAL_TIM_PWM_Start+0x11e>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a11      	ldr	r2, [pc, #68]	; (8004bdc <HAL_TIM_PWM_Start+0x160>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d111      	bne.n	8004bbe <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	2207      	movs	r2, #7
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2b06      	cmp	r3, #6
 8004baa:	d010      	beq.n	8004bce <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	430a      	orrs	r2, r1
 8004bba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bbc:	e007      	b.n	8004bce <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2101      	movs	r1, #1
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b004      	add	sp, #16
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40012c00 	.word	0x40012c00
 8004bdc:	40014000 	.word	0x40014000
 8004be0:	40014400 	.word	0x40014400
 8004be4:	40014800 	.word	0x40014800
 8004be8:	40000400 	.word	0x40000400

08004bec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf8:	2317      	movs	r3, #23
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	223c      	movs	r2, #60	; 0x3c
 8004c04:	5c9b      	ldrb	r3, [r3, r2]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d101      	bne.n	8004c0e <HAL_TIM_PWM_ConfigChannel+0x22>
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	e0ad      	b.n	8004d6a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	223c      	movs	r2, #60	; 0x3c
 8004c12:	2101      	movs	r1, #1
 8004c14:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2b0c      	cmp	r3, #12
 8004c1a:	d100      	bne.n	8004c1e <HAL_TIM_PWM_ConfigChannel+0x32>
 8004c1c:	e076      	b.n	8004d0c <HAL_TIM_PWM_ConfigChannel+0x120>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b0c      	cmp	r3, #12
 8004c22:	d900      	bls.n	8004c26 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004c24:	e095      	b.n	8004d52 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d04e      	beq.n	8004cca <HAL_TIM_PWM_ConfigChannel+0xde>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d900      	bls.n	8004c34 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004c32:	e08e      	b.n	8004d52 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_TIM_PWM_ConfigChannel+0x56>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b04      	cmp	r3, #4
 8004c3e:	d021      	beq.n	8004c84 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004c40:	e087      	b.n	8004d52 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	0011      	movs	r1, r2
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	f000 f9e8 	bl	8005020 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2108      	movs	r1, #8
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699a      	ldr	r2, [r3, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2104      	movs	r1, #4
 8004c6c:	438a      	bics	r2, r1
 8004c6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6999      	ldr	r1, [r3, #24]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	691a      	ldr	r2, [r3, #16]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	619a      	str	r2, [r3, #24]
      break;
 8004c82:	e06b      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	0011      	movs	r1, r2
 8004c8c:	0018      	movs	r0, r3
 8004c8e:	f000 fa4f 	bl	8005130 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	699a      	ldr	r2, [r3, #24]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	2180      	movs	r1, #128	; 0x80
 8004c9e:	0109      	lsls	r1, r1, #4
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699a      	ldr	r2, [r3, #24]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4931      	ldr	r1, [pc, #196]	; (8004d74 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004cb0:	400a      	ands	r2, r1
 8004cb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6999      	ldr	r1, [r3, #24]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	021a      	lsls	r2, r3, #8
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	619a      	str	r2, [r3, #24]
      break;
 8004cc8:	e048      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	0011      	movs	r1, r2
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f000 fab0 	bl	8005238 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	69da      	ldr	r2, [r3, #28]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2108      	movs	r1, #8
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	69da      	ldr	r2, [r3, #28]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2104      	movs	r1, #4
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69d9      	ldr	r1, [r3, #28]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	691a      	ldr	r2, [r3, #16]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	61da      	str	r2, [r3, #28]
      break;
 8004d0a:	e027      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	0011      	movs	r1, r2
 8004d14:	0018      	movs	r0, r3
 8004d16:	f000 fb15 	bl	8005344 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	69da      	ldr	r2, [r3, #28]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2180      	movs	r1, #128	; 0x80
 8004d26:	0109      	lsls	r1, r1, #4
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	69da      	ldr	r2, [r3, #28]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	490f      	ldr	r1, [pc, #60]	; (8004d74 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004d38:	400a      	ands	r2, r1
 8004d3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	69d9      	ldr	r1, [r3, #28]
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	021a      	lsls	r2, r3, #8
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	61da      	str	r2, [r3, #28]
      break;
 8004d50:	e004      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004d52:	2317      	movs	r3, #23
 8004d54:	18fb      	adds	r3, r7, r3
 8004d56:	2201      	movs	r2, #1
 8004d58:	701a      	strb	r2, [r3, #0]
      break;
 8004d5a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	223c      	movs	r2, #60	; 0x3c
 8004d60:	2100      	movs	r1, #0
 8004d62:	5499      	strb	r1, [r3, r2]

  return status;
 8004d64:	2317      	movs	r3, #23
 8004d66:	18fb      	adds	r3, r7, r3
 8004d68:	781b      	ldrb	r3, [r3, #0]
}
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	b006      	add	sp, #24
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	46c0      	nop			; (mov r8, r8)
 8004d74:	fffffbff 	.word	0xfffffbff

08004d78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d82:	230f      	movs	r3, #15
 8004d84:	18fb      	adds	r3, r7, r3
 8004d86:	2200      	movs	r2, #0
 8004d88:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	223c      	movs	r2, #60	; 0x3c
 8004d8e:	5c9b      	ldrb	r3, [r3, r2]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_TIM_ConfigClockSource+0x20>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e0bc      	b.n	8004f12 <HAL_TIM_ConfigClockSource+0x19a>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	223c      	movs	r2, #60	; 0x3c
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	223d      	movs	r2, #61	; 0x3d
 8004da4:	2102      	movs	r1, #2
 8004da6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2277      	movs	r2, #119	; 0x77
 8004db4:	4393      	bics	r3, r2
 8004db6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	4a58      	ldr	r2, [pc, #352]	; (8004f1c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2280      	movs	r2, #128	; 0x80
 8004dce:	0192      	lsls	r2, r2, #6
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d040      	beq.n	8004e56 <HAL_TIM_ConfigClockSource+0xde>
 8004dd4:	2280      	movs	r2, #128	; 0x80
 8004dd6:	0192      	lsls	r2, r2, #6
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d900      	bls.n	8004dde <HAL_TIM_ConfigClockSource+0x66>
 8004ddc:	e088      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004dde:	2280      	movs	r2, #128	; 0x80
 8004de0:	0152      	lsls	r2, r2, #5
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d100      	bne.n	8004de8 <HAL_TIM_ConfigClockSource+0x70>
 8004de6:	e088      	b.n	8004efa <HAL_TIM_ConfigClockSource+0x182>
 8004de8:	2280      	movs	r2, #128	; 0x80
 8004dea:	0152      	lsls	r2, r2, #5
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d900      	bls.n	8004df2 <HAL_TIM_ConfigClockSource+0x7a>
 8004df0:	e07e      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004df2:	2b70      	cmp	r3, #112	; 0x70
 8004df4:	d018      	beq.n	8004e28 <HAL_TIM_ConfigClockSource+0xb0>
 8004df6:	d900      	bls.n	8004dfa <HAL_TIM_ConfigClockSource+0x82>
 8004df8:	e07a      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004dfa:	2b60      	cmp	r3, #96	; 0x60
 8004dfc:	d04f      	beq.n	8004e9e <HAL_TIM_ConfigClockSource+0x126>
 8004dfe:	d900      	bls.n	8004e02 <HAL_TIM_ConfigClockSource+0x8a>
 8004e00:	e076      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e02:	2b50      	cmp	r3, #80	; 0x50
 8004e04:	d03b      	beq.n	8004e7e <HAL_TIM_ConfigClockSource+0x106>
 8004e06:	d900      	bls.n	8004e0a <HAL_TIM_ConfigClockSource+0x92>
 8004e08:	e072      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e0a:	2b40      	cmp	r3, #64	; 0x40
 8004e0c:	d057      	beq.n	8004ebe <HAL_TIM_ConfigClockSource+0x146>
 8004e0e:	d900      	bls.n	8004e12 <HAL_TIM_ConfigClockSource+0x9a>
 8004e10:	e06e      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e12:	2b30      	cmp	r3, #48	; 0x30
 8004e14:	d063      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e16:	d86b      	bhi.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e18:	2b20      	cmp	r3, #32
 8004e1a:	d060      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e1c:	d868      	bhi.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d05d      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e22:	2b10      	cmp	r3, #16
 8004e24:	d05b      	beq.n	8004ede <HAL_TIM_ConfigClockSource+0x166>
 8004e26:	e063      	b.n	8004ef0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6818      	ldr	r0, [r3, #0]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	6899      	ldr	r1, [r3, #8]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f000 fb68 	bl	800550c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2277      	movs	r2, #119	; 0x77
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	609a      	str	r2, [r3, #8]
      break;
 8004e54:	e052      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6818      	ldr	r0, [r3, #0]
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	6899      	ldr	r1, [r3, #8]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f000 fb51 	bl	800550c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	689a      	ldr	r2, [r3, #8]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2180      	movs	r1, #128	; 0x80
 8004e76:	01c9      	lsls	r1, r1, #7
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
      break;
 8004e7c:	e03e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6818      	ldr	r0, [r3, #0]
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	6859      	ldr	r1, [r3, #4]
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	001a      	movs	r2, r3
 8004e8c:	f000 fac4 	bl	8005418 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2150      	movs	r1, #80	; 0x50
 8004e96:	0018      	movs	r0, r3
 8004e98:	f000 fb1e 	bl	80054d8 <TIM_ITRx_SetConfig>
      break;
 8004e9c:	e02e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6818      	ldr	r0, [r3, #0]
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	6859      	ldr	r1, [r3, #4]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	001a      	movs	r2, r3
 8004eac:	f000 fae2 	bl	8005474 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2160      	movs	r1, #96	; 0x60
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	f000 fb0e 	bl	80054d8 <TIM_ITRx_SetConfig>
      break;
 8004ebc:	e01e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6818      	ldr	r0, [r3, #0]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	6859      	ldr	r1, [r3, #4]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	001a      	movs	r2, r3
 8004ecc:	f000 faa4 	bl	8005418 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2140      	movs	r1, #64	; 0x40
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f000 fafe 	bl	80054d8 <TIM_ITRx_SetConfig>
      break;
 8004edc:	e00e      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	0019      	movs	r1, r3
 8004ee8:	0010      	movs	r0, r2
 8004eea:	f000 faf5 	bl	80054d8 <TIM_ITRx_SetConfig>
      break;
 8004eee:	e005      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004ef0:	230f      	movs	r3, #15
 8004ef2:	18fb      	adds	r3, r7, r3
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	701a      	strb	r2, [r3, #0]
      break;
 8004ef8:	e000      	b.n	8004efc <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004efa:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	223d      	movs	r2, #61	; 0x3d
 8004f00:	2101      	movs	r1, #1
 8004f02:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	223c      	movs	r2, #60	; 0x3c
 8004f08:	2100      	movs	r1, #0
 8004f0a:	5499      	strb	r1, [r3, r2]

  return status;
 8004f0c:	230f      	movs	r3, #15
 8004f0e:	18fb      	adds	r3, r7, r3
 8004f10:	781b      	ldrb	r3, [r3, #0]
}
 8004f12:	0018      	movs	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b004      	add	sp, #16
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	ffff00ff 	.word	0xffff00ff

08004f20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a34      	ldr	r2, [pc, #208]	; (8005004 <TIM_Base_SetConfig+0xe4>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d008      	beq.n	8004f4a <TIM_Base_SetConfig+0x2a>
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	2380      	movs	r3, #128	; 0x80
 8004f3c:	05db      	lsls	r3, r3, #23
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d003      	beq.n	8004f4a <TIM_Base_SetConfig+0x2a>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a30      	ldr	r2, [pc, #192]	; (8005008 <TIM_Base_SetConfig+0xe8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d108      	bne.n	8004f5c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2270      	movs	r2, #112	; 0x70
 8004f4e:	4393      	bics	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a29      	ldr	r2, [pc, #164]	; (8005004 <TIM_Base_SetConfig+0xe4>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d018      	beq.n	8004f96 <TIM_Base_SetConfig+0x76>
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	2380      	movs	r3, #128	; 0x80
 8004f68:	05db      	lsls	r3, r3, #23
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d013      	beq.n	8004f96 <TIM_Base_SetConfig+0x76>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a25      	ldr	r2, [pc, #148]	; (8005008 <TIM_Base_SetConfig+0xe8>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d00f      	beq.n	8004f96 <TIM_Base_SetConfig+0x76>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a24      	ldr	r2, [pc, #144]	; (800500c <TIM_Base_SetConfig+0xec>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00b      	beq.n	8004f96 <TIM_Base_SetConfig+0x76>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a23      	ldr	r2, [pc, #140]	; (8005010 <TIM_Base_SetConfig+0xf0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d007      	beq.n	8004f96 <TIM_Base_SetConfig+0x76>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a22      	ldr	r2, [pc, #136]	; (8005014 <TIM_Base_SetConfig+0xf4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d003      	beq.n	8004f96 <TIM_Base_SetConfig+0x76>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a21      	ldr	r2, [pc, #132]	; (8005018 <TIM_Base_SetConfig+0xf8>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d108      	bne.n	8004fa8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4a20      	ldr	r2, [pc, #128]	; (800501c <TIM_Base_SetConfig+0xfc>)
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2280      	movs	r2, #128	; 0x80
 8004fac:	4393      	bics	r3, r2
 8004fae:	001a      	movs	r2, r3
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a0c      	ldr	r2, [pc, #48]	; (8005004 <TIM_Base_SetConfig+0xe4>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d00b      	beq.n	8004fee <TIM_Base_SetConfig+0xce>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a0d      	ldr	r2, [pc, #52]	; (8005010 <TIM_Base_SetConfig+0xf0>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d007      	beq.n	8004fee <TIM_Base_SetConfig+0xce>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a0c      	ldr	r2, [pc, #48]	; (8005014 <TIM_Base_SetConfig+0xf4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d003      	beq.n	8004fee <TIM_Base_SetConfig+0xce>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a0b      	ldr	r2, [pc, #44]	; (8005018 <TIM_Base_SetConfig+0xf8>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d103      	bne.n	8004ff6 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	691a      	ldr	r2, [r3, #16]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	615a      	str	r2, [r3, #20]
}
 8004ffc:	46c0      	nop			; (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b004      	add	sp, #16
 8005002:	bd80      	pop	{r7, pc}
 8005004:	40012c00 	.word	0x40012c00
 8005008:	40000400 	.word	0x40000400
 800500c:	40002000 	.word	0x40002000
 8005010:	40014000 	.word	0x40014000
 8005014:	40014400 	.word	0x40014400
 8005018:	40014800 	.word	0x40014800
 800501c:	fffffcff 	.word	0xfffffcff

08005020 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	2201      	movs	r2, #1
 8005030:	4393      	bics	r3, r2
 8005032:	001a      	movs	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2270      	movs	r2, #112	; 0x70
 800504e:	4393      	bics	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2203      	movs	r2, #3
 8005056:	4393      	bics	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	2202      	movs	r2, #2
 8005068:	4393      	bics	r3, r2
 800506a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	4313      	orrs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a27      	ldr	r2, [pc, #156]	; (8005118 <TIM_OC1_SetConfig+0xf8>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d00b      	beq.n	8005096 <TIM_OC1_SetConfig+0x76>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a26      	ldr	r2, [pc, #152]	; (800511c <TIM_OC1_SetConfig+0xfc>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d007      	beq.n	8005096 <TIM_OC1_SetConfig+0x76>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a25      	ldr	r2, [pc, #148]	; (8005120 <TIM_OC1_SetConfig+0x100>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d003      	beq.n	8005096 <TIM_OC1_SetConfig+0x76>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a24      	ldr	r2, [pc, #144]	; (8005124 <TIM_OC1_SetConfig+0x104>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d10c      	bne.n	80050b0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2208      	movs	r2, #8
 800509a:	4393      	bics	r3, r2
 800509c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	2204      	movs	r2, #4
 80050ac:	4393      	bics	r3, r2
 80050ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a19      	ldr	r2, [pc, #100]	; (8005118 <TIM_OC1_SetConfig+0xf8>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d00b      	beq.n	80050d0 <TIM_OC1_SetConfig+0xb0>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a18      	ldr	r2, [pc, #96]	; (800511c <TIM_OC1_SetConfig+0xfc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d007      	beq.n	80050d0 <TIM_OC1_SetConfig+0xb0>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a17      	ldr	r2, [pc, #92]	; (8005120 <TIM_OC1_SetConfig+0x100>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d003      	beq.n	80050d0 <TIM_OC1_SetConfig+0xb0>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a16      	ldr	r2, [pc, #88]	; (8005124 <TIM_OC1_SetConfig+0x104>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d111      	bne.n	80050f4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4a15      	ldr	r2, [pc, #84]	; (8005128 <TIM_OC1_SetConfig+0x108>)
 80050d4:	4013      	ands	r3, r2
 80050d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	4a14      	ldr	r2, [pc, #80]	; (800512c <TIM_OC1_SetConfig+0x10c>)
 80050dc:	4013      	ands	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	46bd      	mov	sp, r7
 8005112:	b006      	add	sp, #24
 8005114:	bd80      	pop	{r7, pc}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	40012c00 	.word	0x40012c00
 800511c:	40014000 	.word	0x40014000
 8005120:	40014400 	.word	0x40014400
 8005124:	40014800 	.word	0x40014800
 8005128:	fffffeff 	.word	0xfffffeff
 800512c:	fffffdff 	.word	0xfffffdff

08005130 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	2210      	movs	r2, #16
 8005140:	4393      	bics	r3, r2
 8005142:	001a      	movs	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	4a2e      	ldr	r2, [pc, #184]	; (8005218 <TIM_OC2_SetConfig+0xe8>)
 800515e:	4013      	ands	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	4a2d      	ldr	r2, [pc, #180]	; (800521c <TIM_OC2_SetConfig+0xec>)
 8005166:	4013      	ands	r3, r2
 8005168:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	021b      	lsls	r3, r3, #8
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	4313      	orrs	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	2220      	movs	r2, #32
 800517a:	4393      	bics	r3, r2
 800517c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	011b      	lsls	r3, r3, #4
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	4313      	orrs	r3, r2
 8005188:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a24      	ldr	r2, [pc, #144]	; (8005220 <TIM_OC2_SetConfig+0xf0>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d10d      	bne.n	80051ae <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2280      	movs	r2, #128	; 0x80
 8005196:	4393      	bics	r3, r2
 8005198:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	011b      	lsls	r3, r3, #4
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2240      	movs	r2, #64	; 0x40
 80051aa:	4393      	bics	r3, r2
 80051ac:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a1b      	ldr	r2, [pc, #108]	; (8005220 <TIM_OC2_SetConfig+0xf0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d00b      	beq.n	80051ce <TIM_OC2_SetConfig+0x9e>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a1a      	ldr	r2, [pc, #104]	; (8005224 <TIM_OC2_SetConfig+0xf4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d007      	beq.n	80051ce <TIM_OC2_SetConfig+0x9e>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a19      	ldr	r2, [pc, #100]	; (8005228 <TIM_OC2_SetConfig+0xf8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_OC2_SetConfig+0x9e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a18      	ldr	r2, [pc, #96]	; (800522c <TIM_OC2_SetConfig+0xfc>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d113      	bne.n	80051f6 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4a17      	ldr	r2, [pc, #92]	; (8005230 <TIM_OC2_SetConfig+0x100>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	4a16      	ldr	r2, [pc, #88]	; (8005234 <TIM_OC2_SetConfig+0x104>)
 80051da:	4013      	ands	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	4313      	orrs	r3, r2
 80051f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	621a      	str	r2, [r3, #32]
}
 8005210:	46c0      	nop			; (mov r8, r8)
 8005212:	46bd      	mov	sp, r7
 8005214:	b006      	add	sp, #24
 8005216:	bd80      	pop	{r7, pc}
 8005218:	ffff8fff 	.word	0xffff8fff
 800521c:	fffffcff 	.word	0xfffffcff
 8005220:	40012c00 	.word	0x40012c00
 8005224:	40014000 	.word	0x40014000
 8005228:	40014400 	.word	0x40014400
 800522c:	40014800 	.word	0x40014800
 8005230:	fffffbff 	.word	0xfffffbff
 8005234:	fffff7ff 	.word	0xfffff7ff

08005238 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	4a35      	ldr	r2, [pc, #212]	; (800531c <TIM_OC3_SetConfig+0xe4>)
 8005248:	401a      	ands	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	69db      	ldr	r3, [r3, #28]
 800525e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2270      	movs	r2, #112	; 0x70
 8005264:	4393      	bics	r3, r2
 8005266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2203      	movs	r2, #3
 800526c:	4393      	bics	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68fa      	ldr	r2, [r7, #12]
 8005276:	4313      	orrs	r3, r2
 8005278:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	4a28      	ldr	r2, [pc, #160]	; (8005320 <TIM_OC3_SetConfig+0xe8>)
 800527e:	4013      	ands	r3, r2
 8005280:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	021b      	lsls	r3, r3, #8
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a24      	ldr	r2, [pc, #144]	; (8005324 <TIM_OC3_SetConfig+0xec>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d10d      	bne.n	80052b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	4a23      	ldr	r2, [pc, #140]	; (8005328 <TIM_OC3_SetConfig+0xf0>)
 800529a:	4013      	ands	r3, r2
 800529c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	021b      	lsls	r3, r3, #8
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	4a1f      	ldr	r2, [pc, #124]	; (800532c <TIM_OC3_SetConfig+0xf4>)
 80052ae:	4013      	ands	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a1b      	ldr	r2, [pc, #108]	; (8005324 <TIM_OC3_SetConfig+0xec>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d00b      	beq.n	80052d2 <TIM_OC3_SetConfig+0x9a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a1c      	ldr	r2, [pc, #112]	; (8005330 <TIM_OC3_SetConfig+0xf8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d007      	beq.n	80052d2 <TIM_OC3_SetConfig+0x9a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a1b      	ldr	r2, [pc, #108]	; (8005334 <TIM_OC3_SetConfig+0xfc>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d003      	beq.n	80052d2 <TIM_OC3_SetConfig+0x9a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a1a      	ldr	r2, [pc, #104]	; (8005338 <TIM_OC3_SetConfig+0x100>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d113      	bne.n	80052fa <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	4a19      	ldr	r2, [pc, #100]	; (800533c <TIM_OC3_SetConfig+0x104>)
 80052d6:	4013      	ands	r3, r2
 80052d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	4a18      	ldr	r2, [pc, #96]	; (8005340 <TIM_OC3_SetConfig+0x108>)
 80052de:	4013      	ands	r3, r2
 80052e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	011b      	lsls	r3, r3, #4
 80052f4:	693a      	ldr	r2, [r7, #16]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	621a      	str	r2, [r3, #32]
}
 8005314:	46c0      	nop			; (mov r8, r8)
 8005316:	46bd      	mov	sp, r7
 8005318:	b006      	add	sp, #24
 800531a:	bd80      	pop	{r7, pc}
 800531c:	fffffeff 	.word	0xfffffeff
 8005320:	fffffdff 	.word	0xfffffdff
 8005324:	40012c00 	.word	0x40012c00
 8005328:	fffff7ff 	.word	0xfffff7ff
 800532c:	fffffbff 	.word	0xfffffbff
 8005330:	40014000 	.word	0x40014000
 8005334:	40014400 	.word	0x40014400
 8005338:	40014800 	.word	0x40014800
 800533c:	ffffefff 	.word	0xffffefff
 8005340:	ffffdfff 	.word	0xffffdfff

08005344 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	4a28      	ldr	r2, [pc, #160]	; (80053f4 <TIM_OC4_SetConfig+0xb0>)
 8005354:	401a      	ands	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	69db      	ldr	r3, [r3, #28]
 800536a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	4a22      	ldr	r2, [pc, #136]	; (80053f8 <TIM_OC4_SetConfig+0xb4>)
 8005370:	4013      	ands	r3, r2
 8005372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	4a21      	ldr	r2, [pc, #132]	; (80053fc <TIM_OC4_SetConfig+0xb8>)
 8005378:	4013      	ands	r3, r2
 800537a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	021b      	lsls	r3, r3, #8
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4313      	orrs	r3, r2
 8005386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	4a1d      	ldr	r2, [pc, #116]	; (8005400 <TIM_OC4_SetConfig+0xbc>)
 800538c:	4013      	ands	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	031b      	lsls	r3, r3, #12
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a19      	ldr	r2, [pc, #100]	; (8005404 <TIM_OC4_SetConfig+0xc0>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d00b      	beq.n	80053bc <TIM_OC4_SetConfig+0x78>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a18      	ldr	r2, [pc, #96]	; (8005408 <TIM_OC4_SetConfig+0xc4>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d007      	beq.n	80053bc <TIM_OC4_SetConfig+0x78>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a17      	ldr	r2, [pc, #92]	; (800540c <TIM_OC4_SetConfig+0xc8>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d003      	beq.n	80053bc <TIM_OC4_SetConfig+0x78>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a16      	ldr	r2, [pc, #88]	; (8005410 <TIM_OC4_SetConfig+0xcc>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d109      	bne.n	80053d0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	4a15      	ldr	r2, [pc, #84]	; (8005414 <TIM_OC4_SetConfig+0xd0>)
 80053c0:	4013      	ands	r3, r2
 80053c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	019b      	lsls	r3, r3, #6
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	621a      	str	r2, [r3, #32]
}
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	46bd      	mov	sp, r7
 80053ee:	b006      	add	sp, #24
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	46c0      	nop			; (mov r8, r8)
 80053f4:	ffffefff 	.word	0xffffefff
 80053f8:	ffff8fff 	.word	0xffff8fff
 80053fc:	fffffcff 	.word	0xfffffcff
 8005400:	ffffdfff 	.word	0xffffdfff
 8005404:	40012c00 	.word	0x40012c00
 8005408:	40014000 	.word	0x40014000
 800540c:	40014400 	.word	0x40014400
 8005410:	40014800 	.word	0x40014800
 8005414:	ffffbfff 	.word	0xffffbfff

08005418 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	2201      	movs	r2, #1
 8005430:	4393      	bics	r3, r2
 8005432:	001a      	movs	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	699b      	ldr	r3, [r3, #24]
 800543c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	22f0      	movs	r2, #240	; 0xf0
 8005442:	4393      	bics	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	220a      	movs	r2, #10
 8005454:	4393      	bics	r3, r2
 8005456:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	621a      	str	r2, [r3, #32]
}
 800546c:	46c0      	nop			; (mov r8, r8)
 800546e:	46bd      	mov	sp, r7
 8005470:	b006      	add	sp, #24
 8005472:	bd80      	pop	{r7, pc}

08005474 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	2210      	movs	r2, #16
 8005486:	4393      	bics	r3, r2
 8005488:	001a      	movs	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	699b      	ldr	r3, [r3, #24]
 8005492:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	4a0d      	ldr	r2, [pc, #52]	; (80054d4 <TIM_TI2_ConfigInputStage+0x60>)
 800549e:	4013      	ands	r3, r2
 80054a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	031b      	lsls	r3, r3, #12
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	22a0      	movs	r2, #160	; 0xa0
 80054b0:	4393      	bics	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	011b      	lsls	r3, r3, #4
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	621a      	str	r2, [r3, #32]
}
 80054ca:	46c0      	nop			; (mov r8, r8)
 80054cc:	46bd      	mov	sp, r7
 80054ce:	b006      	add	sp, #24
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	46c0      	nop			; (mov r8, r8)
 80054d4:	ffff0fff 	.word	0xffff0fff

080054d8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2270      	movs	r2, #112	; 0x70
 80054ec:	4393      	bics	r3, r2
 80054ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	2207      	movs	r2, #7
 80054f8:	4313      	orrs	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	609a      	str	r2, [r3, #8]
}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	46bd      	mov	sp, r7
 8005506:	b004      	add	sp, #16
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b086      	sub	sp, #24
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
 8005518:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	4a09      	ldr	r2, [pc, #36]	; (8005548 <TIM_ETR_SetConfig+0x3c>)
 8005524:	4013      	ands	r3, r2
 8005526:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	021a      	lsls	r2, r3, #8
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	431a      	orrs	r2, r3
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	4313      	orrs	r3, r2
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	609a      	str	r2, [r3, #8]
}
 8005540:	46c0      	nop			; (mov r8, r8)
 8005542:	46bd      	mov	sp, r7
 8005544:	b006      	add	sp, #24
 8005546:	bd80      	pop	{r7, pc}
 8005548:	ffff00ff 	.word	0xffff00ff

0800554c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	221f      	movs	r2, #31
 800555c:	4013      	ands	r3, r2
 800555e:	2201      	movs	r2, #1
 8005560:	409a      	lsls	r2, r3
 8005562:	0013      	movs	r3, r2
 8005564:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	43d2      	mvns	r2, r2
 800556e:	401a      	ands	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6a1a      	ldr	r2, [r3, #32]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	211f      	movs	r1, #31
 800557c:	400b      	ands	r3, r1
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	4099      	lsls	r1, r3
 8005582:	000b      	movs	r3, r1
 8005584:	431a      	orrs	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	621a      	str	r2, [r3, #32]
}
 800558a:	46c0      	nop			; (mov r8, r8)
 800558c:	46bd      	mov	sp, r7
 800558e:	b006      	add	sp, #24
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	223c      	movs	r2, #60	; 0x3c
 80055a2:	5c9b      	ldrb	r3, [r3, r2]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d101      	bne.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055a8:	2302      	movs	r3, #2
 80055aa:	e047      	b.n	800563c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	223c      	movs	r2, #60	; 0x3c
 80055b0:	2101      	movs	r1, #1
 80055b2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	223d      	movs	r2, #61	; 0x3d
 80055b8:	2102      	movs	r1, #2
 80055ba:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2270      	movs	r2, #112	; 0x70
 80055d0:	4393      	bics	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	4313      	orrs	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a16      	ldr	r2, [pc, #88]	; (8005644 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d00f      	beq.n	8005610 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	2380      	movs	r3, #128	; 0x80
 80055f6:	05db      	lsls	r3, r3, #23
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d009      	beq.n	8005610 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a11      	ldr	r2, [pc, #68]	; (8005648 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d004      	beq.n	8005610 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a10      	ldr	r2, [pc, #64]	; (800564c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d10c      	bne.n	800562a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2280      	movs	r2, #128	; 0x80
 8005614:	4393      	bics	r3, r2
 8005616:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	4313      	orrs	r3, r2
 8005620:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	223d      	movs	r2, #61	; 0x3d
 800562e:	2101      	movs	r1, #1
 8005630:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	223c      	movs	r2, #60	; 0x3c
 8005636:	2100      	movs	r1, #0
 8005638:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	0018      	movs	r0, r3
 800563e:	46bd      	mov	sp, r7
 8005640:	b004      	add	sp, #16
 8005642:	bd80      	pop	{r7, pc}
 8005644:	40012c00 	.word	0x40012c00
 8005648:	40000400 	.word	0x40000400
 800564c:	40014000 	.word	0x40014000

08005650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e044      	b.n	80056ec <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005666:	2b00      	cmp	r3, #0
 8005668:	d107      	bne.n	800567a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2274      	movs	r2, #116	; 0x74
 800566e:	2100      	movs	r1, #0
 8005670:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	0018      	movs	r0, r3
 8005676:	f7fd f903 	bl	8002880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2224      	movs	r2, #36	; 0x24
 800567e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2101      	movs	r1, #1
 800568c:	438a      	bics	r2, r1
 800568e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	0018      	movs	r0, r3
 8005694:	f000 fbce 	bl	8005e34 <UART_SetConfig>
 8005698:	0003      	movs	r3, r0
 800569a:	2b01      	cmp	r3, #1
 800569c:	d101      	bne.n	80056a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e024      	b.n	80056ec <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	0018      	movs	r0, r3
 80056ae:	f000 fd01 	bl	80060b4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685a      	ldr	r2, [r3, #4]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	490d      	ldr	r1, [pc, #52]	; (80056f4 <HAL_UART_Init+0xa4>)
 80056be:	400a      	ands	r2, r1
 80056c0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	212a      	movs	r1, #42	; 0x2a
 80056ce:	438a      	bics	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2101      	movs	r1, #1
 80056de:	430a      	orrs	r2, r1
 80056e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	0018      	movs	r0, r3
 80056e6:	f000 fd99 	bl	800621c <UART_CheckIdleState>
 80056ea:	0003      	movs	r3, r0
}
 80056ec:	0018      	movs	r0, r3
 80056ee:	46bd      	mov	sp, r7
 80056f0:	b002      	add	sp, #8
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	ffffb7ff 	.word	0xffffb7ff

080056f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b08a      	sub	sp, #40	; 0x28
 80056fc:	af02      	add	r7, sp, #8
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	1dbb      	adds	r3, r7, #6
 8005706:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800570c:	2b20      	cmp	r3, #32
 800570e:	d000      	beq.n	8005712 <HAL_UART_Transmit+0x1a>
 8005710:	e096      	b.n	8005840 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d003      	beq.n	8005720 <HAL_UART_Transmit+0x28>
 8005718:	1dbb      	adds	r3, r7, #6
 800571a:	881b      	ldrh	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e08e      	b.n	8005842 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	2380      	movs	r3, #128	; 0x80
 800572a:	015b      	lsls	r3, r3, #5
 800572c:	429a      	cmp	r2, r3
 800572e:	d109      	bne.n	8005744 <HAL_UART_Transmit+0x4c>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d105      	bne.n	8005744 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	2201      	movs	r2, #1
 800573c:	4013      	ands	r3, r2
 800573e:	d001      	beq.n	8005744 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e07e      	b.n	8005842 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2274      	movs	r2, #116	; 0x74
 8005748:	5c9b      	ldrb	r3, [r3, r2]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d101      	bne.n	8005752 <HAL_UART_Transmit+0x5a>
 800574e:	2302      	movs	r3, #2
 8005750:	e077      	b.n	8005842 <HAL_UART_Transmit+0x14a>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2274      	movs	r2, #116	; 0x74
 8005756:	2101      	movs	r1, #1
 8005758:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2280      	movs	r2, #128	; 0x80
 800575e:	2100      	movs	r1, #0
 8005760:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2221      	movs	r2, #33	; 0x21
 8005766:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005768:	f7fd fa98 	bl	8002c9c <HAL_GetTick>
 800576c:	0003      	movs	r3, r0
 800576e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	1dba      	adds	r2, r7, #6
 8005774:	2150      	movs	r1, #80	; 0x50
 8005776:	8812      	ldrh	r2, [r2, #0]
 8005778:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	1dba      	adds	r2, r7, #6
 800577e:	2152      	movs	r1, #82	; 0x52
 8005780:	8812      	ldrh	r2, [r2, #0]
 8005782:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	689a      	ldr	r2, [r3, #8]
 8005788:	2380      	movs	r3, #128	; 0x80
 800578a:	015b      	lsls	r3, r3, #5
 800578c:	429a      	cmp	r2, r3
 800578e:	d108      	bne.n	80057a2 <HAL_UART_Transmit+0xaa>
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d104      	bne.n	80057a2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005798:	2300      	movs	r3, #0
 800579a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	61bb      	str	r3, [r7, #24]
 80057a0:	e003      	b.n	80057aa <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2274      	movs	r2, #116	; 0x74
 80057ae:	2100      	movs	r1, #0
 80057b0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80057b2:	e02d      	b.n	8005810 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	68f8      	ldr	r0, [r7, #12]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	9300      	str	r3, [sp, #0]
 80057bc:	0013      	movs	r3, r2
 80057be:	2200      	movs	r2, #0
 80057c0:	2180      	movs	r1, #128	; 0x80
 80057c2:	f000 fd73 	bl	80062ac <UART_WaitOnFlagUntilTimeout>
 80057c6:	1e03      	subs	r3, r0, #0
 80057c8:	d001      	beq.n	80057ce <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e039      	b.n	8005842 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d10b      	bne.n	80057ec <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	881a      	ldrh	r2, [r3, #0]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	05d2      	lsls	r2, r2, #23
 80057de:	0dd2      	lsrs	r2, r2, #23
 80057e0:	b292      	uxth	r2, r2
 80057e2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	3302      	adds	r3, #2
 80057e8:	61bb      	str	r3, [r7, #24]
 80057ea:	e008      	b.n	80057fe <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	781a      	ldrb	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	b292      	uxth	r2, r2
 80057f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	3301      	adds	r3, #1
 80057fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2252      	movs	r2, #82	; 0x52
 8005802:	5a9b      	ldrh	r3, [r3, r2]
 8005804:	b29b      	uxth	r3, r3
 8005806:	3b01      	subs	r3, #1
 8005808:	b299      	uxth	r1, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2252      	movs	r2, #82	; 0x52
 800580e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2252      	movs	r2, #82	; 0x52
 8005814:	5a9b      	ldrh	r3, [r3, r2]
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1cb      	bne.n	80057b4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	9300      	str	r3, [sp, #0]
 8005824:	0013      	movs	r3, r2
 8005826:	2200      	movs	r2, #0
 8005828:	2140      	movs	r1, #64	; 0x40
 800582a:	f000 fd3f 	bl	80062ac <UART_WaitOnFlagUntilTimeout>
 800582e:	1e03      	subs	r3, r0, #0
 8005830:	d001      	beq.n	8005836 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e005      	b.n	8005842 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2220      	movs	r2, #32
 800583a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	e000      	b.n	8005842 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005840:	2302      	movs	r3, #2
  }
}
 8005842:	0018      	movs	r0, r3
 8005844:	46bd      	mov	sp, r7
 8005846:	b008      	add	sp, #32
 8005848:	bd80      	pop	{r7, pc}
	...

0800584c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800584c:	b590      	push	{r4, r7, lr}
 800584e:	b0ab      	sub	sp, #172	; 0xac
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	69db      	ldr	r3, [r3, #28]
 800585a:	22a4      	movs	r2, #164	; 0xa4
 800585c:	18b9      	adds	r1, r7, r2
 800585e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	20a0      	movs	r0, #160	; 0xa0
 8005868:	1839      	adds	r1, r7, r0
 800586a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	219c      	movs	r1, #156	; 0x9c
 8005874:	1879      	adds	r1, r7, r1
 8005876:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005878:	0011      	movs	r1, r2
 800587a:	18bb      	adds	r3, r7, r2
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a99      	ldr	r2, [pc, #612]	; (8005ae4 <HAL_UART_IRQHandler+0x298>)
 8005880:	4013      	ands	r3, r2
 8005882:	2298      	movs	r2, #152	; 0x98
 8005884:	18bc      	adds	r4, r7, r2
 8005886:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005888:	18bb      	adds	r3, r7, r2
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d114      	bne.n	80058ba <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005890:	187b      	adds	r3, r7, r1
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2220      	movs	r2, #32
 8005896:	4013      	ands	r3, r2
 8005898:	d00f      	beq.n	80058ba <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800589a:	183b      	adds	r3, r7, r0
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2220      	movs	r2, #32
 80058a0:	4013      	ands	r3, r2
 80058a2:	d00a      	beq.n	80058ba <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d100      	bne.n	80058ae <HAL_UART_IRQHandler+0x62>
 80058ac:	e296      	b.n	8005ddc <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	0010      	movs	r0, r2
 80058b6:	4798      	blx	r3
      }
      return;
 80058b8:	e290      	b.n	8005ddc <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058ba:	2398      	movs	r3, #152	; 0x98
 80058bc:	18fb      	adds	r3, r7, r3
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d100      	bne.n	80058c6 <HAL_UART_IRQHandler+0x7a>
 80058c4:	e114      	b.n	8005af0 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80058c6:	239c      	movs	r3, #156	; 0x9c
 80058c8:	18fb      	adds	r3, r7, r3
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2201      	movs	r2, #1
 80058ce:	4013      	ands	r3, r2
 80058d0:	d106      	bne.n	80058e0 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80058d2:	23a0      	movs	r3, #160	; 0xa0
 80058d4:	18fb      	adds	r3, r7, r3
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a83      	ldr	r2, [pc, #524]	; (8005ae8 <HAL_UART_IRQHandler+0x29c>)
 80058da:	4013      	ands	r3, r2
 80058dc:	d100      	bne.n	80058e0 <HAL_UART_IRQHandler+0x94>
 80058de:	e107      	b.n	8005af0 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80058e0:	23a4      	movs	r3, #164	; 0xa4
 80058e2:	18fb      	adds	r3, r7, r3
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2201      	movs	r2, #1
 80058e8:	4013      	ands	r3, r2
 80058ea:	d012      	beq.n	8005912 <HAL_UART_IRQHandler+0xc6>
 80058ec:	23a0      	movs	r3, #160	; 0xa0
 80058ee:	18fb      	adds	r3, r7, r3
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	2380      	movs	r3, #128	; 0x80
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	4013      	ands	r3, r2
 80058f8:	d00b      	beq.n	8005912 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2201      	movs	r2, #1
 8005900:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2280      	movs	r2, #128	; 0x80
 8005906:	589b      	ldr	r3, [r3, r2]
 8005908:	2201      	movs	r2, #1
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2180      	movs	r1, #128	; 0x80
 8005910:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005912:	23a4      	movs	r3, #164	; 0xa4
 8005914:	18fb      	adds	r3, r7, r3
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2202      	movs	r2, #2
 800591a:	4013      	ands	r3, r2
 800591c:	d011      	beq.n	8005942 <HAL_UART_IRQHandler+0xf6>
 800591e:	239c      	movs	r3, #156	; 0x9c
 8005920:	18fb      	adds	r3, r7, r3
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2201      	movs	r2, #1
 8005926:	4013      	ands	r3, r2
 8005928:	d00b      	beq.n	8005942 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2202      	movs	r2, #2
 8005930:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2280      	movs	r2, #128	; 0x80
 8005936:	589b      	ldr	r3, [r3, r2]
 8005938:	2204      	movs	r2, #4
 800593a:	431a      	orrs	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2180      	movs	r1, #128	; 0x80
 8005940:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005942:	23a4      	movs	r3, #164	; 0xa4
 8005944:	18fb      	adds	r3, r7, r3
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2204      	movs	r2, #4
 800594a:	4013      	ands	r3, r2
 800594c:	d011      	beq.n	8005972 <HAL_UART_IRQHandler+0x126>
 800594e:	239c      	movs	r3, #156	; 0x9c
 8005950:	18fb      	adds	r3, r7, r3
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	2201      	movs	r2, #1
 8005956:	4013      	ands	r3, r2
 8005958:	d00b      	beq.n	8005972 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2204      	movs	r2, #4
 8005960:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2280      	movs	r2, #128	; 0x80
 8005966:	589b      	ldr	r3, [r3, r2]
 8005968:	2202      	movs	r2, #2
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2180      	movs	r1, #128	; 0x80
 8005970:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005972:	23a4      	movs	r3, #164	; 0xa4
 8005974:	18fb      	adds	r3, r7, r3
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2208      	movs	r2, #8
 800597a:	4013      	ands	r3, r2
 800597c:	d017      	beq.n	80059ae <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800597e:	23a0      	movs	r3, #160	; 0xa0
 8005980:	18fb      	adds	r3, r7, r3
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2220      	movs	r2, #32
 8005986:	4013      	ands	r3, r2
 8005988:	d105      	bne.n	8005996 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800598a:	239c      	movs	r3, #156	; 0x9c
 800598c:	18fb      	adds	r3, r7, r3
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2201      	movs	r2, #1
 8005992:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005994:	d00b      	beq.n	80059ae <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2208      	movs	r2, #8
 800599c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2280      	movs	r2, #128	; 0x80
 80059a2:	589b      	ldr	r3, [r3, r2]
 80059a4:	2208      	movs	r2, #8
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2180      	movs	r1, #128	; 0x80
 80059ac:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059ae:	23a4      	movs	r3, #164	; 0xa4
 80059b0:	18fb      	adds	r3, r7, r3
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	2380      	movs	r3, #128	; 0x80
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	4013      	ands	r3, r2
 80059ba:	d013      	beq.n	80059e4 <HAL_UART_IRQHandler+0x198>
 80059bc:	23a0      	movs	r3, #160	; 0xa0
 80059be:	18fb      	adds	r3, r7, r3
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	2380      	movs	r3, #128	; 0x80
 80059c4:	04db      	lsls	r3, r3, #19
 80059c6:	4013      	ands	r3, r2
 80059c8:	d00c      	beq.n	80059e4 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2280      	movs	r2, #128	; 0x80
 80059d0:	0112      	lsls	r2, r2, #4
 80059d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2280      	movs	r2, #128	; 0x80
 80059d8:	589b      	ldr	r3, [r3, r2]
 80059da:	2220      	movs	r2, #32
 80059dc:	431a      	orrs	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2180      	movs	r1, #128	; 0x80
 80059e2:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2280      	movs	r2, #128	; 0x80
 80059e8:	589b      	ldr	r3, [r3, r2]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d100      	bne.n	80059f0 <HAL_UART_IRQHandler+0x1a4>
 80059ee:	e1f7      	b.n	8005de0 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80059f0:	23a4      	movs	r3, #164	; 0xa4
 80059f2:	18fb      	adds	r3, r7, r3
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2220      	movs	r2, #32
 80059f8:	4013      	ands	r3, r2
 80059fa:	d00e      	beq.n	8005a1a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059fc:	23a0      	movs	r3, #160	; 0xa0
 80059fe:	18fb      	adds	r3, r7, r3
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2220      	movs	r2, #32
 8005a04:	4013      	ands	r3, r2
 8005a06:	d008      	beq.n	8005a1a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d004      	beq.n	8005a1a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	0010      	movs	r0, r2
 8005a18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2280      	movs	r2, #128	; 0x80
 8005a1e:	589b      	ldr	r3, [r3, r2]
 8005a20:	2194      	movs	r1, #148	; 0x94
 8005a22:	187a      	adds	r2, r7, r1
 8005a24:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	2240      	movs	r2, #64	; 0x40
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2b40      	cmp	r3, #64	; 0x40
 8005a32:	d004      	beq.n	8005a3e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a34:	187b      	adds	r3, r7, r1
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2228      	movs	r2, #40	; 0x28
 8005a3a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a3c:	d047      	beq.n	8005ace <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	0018      	movs	r0, r3
 8005a42:	f000 fcf7 	bl	8006434 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	2240      	movs	r2, #64	; 0x40
 8005a4e:	4013      	ands	r3, r2
 8005a50:	2b40      	cmp	r3, #64	; 0x40
 8005a52:	d137      	bne.n	8005ac4 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a54:	f3ef 8310 	mrs	r3, PRIMASK
 8005a58:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005a5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a5c:	2090      	movs	r0, #144	; 0x90
 8005a5e:	183a      	adds	r2, r7, r0
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	2301      	movs	r3, #1
 8005a64:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a68:	f383 8810 	msr	PRIMASK, r3
}
 8005a6c:	46c0      	nop			; (mov r8, r8)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689a      	ldr	r2, [r3, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2140      	movs	r1, #64	; 0x40
 8005a7a:	438a      	bics	r2, r1
 8005a7c:	609a      	str	r2, [r3, #8]
 8005a7e:	183b      	adds	r3, r7, r0
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a86:	f383 8810 	msr	PRIMASK, r3
}
 8005a8a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d012      	beq.n	8005aba <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a98:	4a14      	ldr	r2, [pc, #80]	; (8005aec <HAL_UART_IRQHandler+0x2a0>)
 8005a9a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	f7fe f81f 	bl	8003ae4 <HAL_DMA_Abort_IT>
 8005aa6:	1e03      	subs	r3, r0, #0
 8005aa8:	d01a      	beq.n	8005ae0 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab8:	e012      	b.n	8005ae0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 f9a5 	bl	8005e0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac2:	e00d      	b.n	8005ae0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	f000 f9a0 	bl	8005e0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005acc:	e008      	b.n	8005ae0 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	0018      	movs	r0, r3
 8005ad2:	f000 f99b 	bl	8005e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2280      	movs	r2, #128	; 0x80
 8005ada:	2100      	movs	r1, #0
 8005adc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005ade:	e17f      	b.n	8005de0 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae0:	46c0      	nop			; (mov r8, r8)
    return;
 8005ae2:	e17d      	b.n	8005de0 <HAL_UART_IRQHandler+0x594>
 8005ae4:	0000080f 	.word	0x0000080f
 8005ae8:	04000120 	.word	0x04000120
 8005aec:	080064f9 	.word	0x080064f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d000      	beq.n	8005afa <HAL_UART_IRQHandler+0x2ae>
 8005af8:	e131      	b.n	8005d5e <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005afa:	23a4      	movs	r3, #164	; 0xa4
 8005afc:	18fb      	adds	r3, r7, r3
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2210      	movs	r2, #16
 8005b02:	4013      	ands	r3, r2
 8005b04:	d100      	bne.n	8005b08 <HAL_UART_IRQHandler+0x2bc>
 8005b06:	e12a      	b.n	8005d5e <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b08:	23a0      	movs	r3, #160	; 0xa0
 8005b0a:	18fb      	adds	r3, r7, r3
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2210      	movs	r2, #16
 8005b10:	4013      	ands	r3, r2
 8005b12:	d100      	bne.n	8005b16 <HAL_UART_IRQHandler+0x2ca>
 8005b14:	e123      	b.n	8005d5e <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2210      	movs	r2, #16
 8005b1c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	2240      	movs	r2, #64	; 0x40
 8005b26:	4013      	ands	r3, r2
 8005b28:	2b40      	cmp	r3, #64	; 0x40
 8005b2a:	d000      	beq.n	8005b2e <HAL_UART_IRQHandler+0x2e2>
 8005b2c:	e09b      	b.n	8005c66 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	217e      	movs	r1, #126	; 0x7e
 8005b38:	187b      	adds	r3, r7, r1
 8005b3a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005b3c:	187b      	adds	r3, r7, r1
 8005b3e:	881b      	ldrh	r3, [r3, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d100      	bne.n	8005b46 <HAL_UART_IRQHandler+0x2fa>
 8005b44:	e14e      	b.n	8005de4 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2258      	movs	r2, #88	; 0x58
 8005b4a:	5a9b      	ldrh	r3, [r3, r2]
 8005b4c:	187a      	adds	r2, r7, r1
 8005b4e:	8812      	ldrh	r2, [r2, #0]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d300      	bcc.n	8005b56 <HAL_UART_IRQHandler+0x30a>
 8005b54:	e146      	b.n	8005de4 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	187a      	adds	r2, r7, r1
 8005b5a:	215a      	movs	r1, #90	; 0x5a
 8005b5c:	8812      	ldrh	r2, [r2, #0]
 8005b5e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	2b20      	cmp	r3, #32
 8005b68:	d06e      	beq.n	8005c48 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b6e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b72:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b74:	2301      	movs	r3, #1
 8005b76:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b7a:	f383 8810 	msr	PRIMASK, r3
}
 8005b7e:	46c0      	nop			; (mov r8, r8)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	499a      	ldr	r1, [pc, #616]	; (8005df4 <HAL_UART_IRQHandler+0x5a8>)
 8005b8c:	400a      	ands	r2, r1
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b96:	f383 8810 	msr	PRIMASK, r3
}
 8005b9a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8005ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ba4:	677b      	str	r3, [r7, #116]	; 0x74
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bac:	f383 8810 	msr	PRIMASK, r3
}
 8005bb0:	46c0      	nop			; (mov r8, r8)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	438a      	bics	r2, r1
 8005bc0:	609a      	str	r2, [r3, #8]
 8005bc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bc4:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bc8:	f383 8810 	msr	PRIMASK, r3
}
 8005bcc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bce:	f3ef 8310 	mrs	r3, PRIMASK
 8005bd2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd6:	673b      	str	r3, [r7, #112]	; 0x70
 8005bd8:	2301      	movs	r3, #1
 8005bda:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bde:	f383 8810 	msr	PRIMASK, r3
}
 8005be2:	46c0      	nop			; (mov r8, r8)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2140      	movs	r1, #64	; 0x40
 8005bf0:	438a      	bics	r2, r1
 8005bf2:	609a      	str	r2, [r3, #8]
 8005bf4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005bf6:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bfa:	f383 8810 	msr	PRIMASK, r3
}
 8005bfe:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c10:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c14:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005c16:	2301      	movs	r3, #1
 8005c18:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c1c:	f383 8810 	msr	PRIMASK, r3
}
 8005c20:	46c0      	nop			; (mov r8, r8)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2110      	movs	r1, #16
 8005c2e:	438a      	bics	r2, r1
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c34:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c38:	f383 8810 	msr	PRIMASK, r3
}
 8005c3c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c42:	0018      	movs	r0, r3
 8005c44:	f7fd ff16 	bl	8003a74 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2258      	movs	r2, #88	; 0x58
 8005c4c:	5a9a      	ldrh	r2, [r3, r2]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	215a      	movs	r1, #90	; 0x5a
 8005c52:	5a5b      	ldrh	r3, [r3, r1]
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	b29a      	uxth	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	0011      	movs	r1, r2
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f000 f8dc 	bl	8005e1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c64:	e0be      	b.n	8005de4 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2258      	movs	r2, #88	; 0x58
 8005c6a:	5a99      	ldrh	r1, [r3, r2]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	225a      	movs	r2, #90	; 0x5a
 8005c70:	5a9b      	ldrh	r3, [r3, r2]
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	208e      	movs	r0, #142	; 0x8e
 8005c76:	183b      	adds	r3, r7, r0
 8005c78:	1a8a      	subs	r2, r1, r2
 8005c7a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	225a      	movs	r2, #90	; 0x5a
 8005c80:	5a9b      	ldrh	r3, [r3, r2]
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d100      	bne.n	8005c8a <HAL_UART_IRQHandler+0x43e>
 8005c88:	e0ae      	b.n	8005de8 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 8005c8a:	183b      	adds	r3, r7, r0
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d100      	bne.n	8005c94 <HAL_UART_IRQHandler+0x448>
 8005c92:	e0a9      	b.n	8005de8 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c94:	f3ef 8310 	mrs	r3, PRIMASK
 8005c98:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c9c:	2488      	movs	r4, #136	; 0x88
 8005c9e:	193a      	adds	r2, r7, r4
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	f383 8810 	msr	PRIMASK, r3
}
 8005cac:	46c0      	nop			; (mov r8, r8)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	494f      	ldr	r1, [pc, #316]	; (8005df8 <HAL_UART_IRQHandler+0x5ac>)
 8005cba:	400a      	ands	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]
 8005cbe:	193b      	adds	r3, r7, r4
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	f383 8810 	msr	PRIMASK, r3
}
 8005cca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ccc:	f3ef 8310 	mrs	r3, PRIMASK
 8005cd0:	61bb      	str	r3, [r7, #24]
  return(result);
 8005cd2:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd4:	2484      	movs	r4, #132	; 0x84
 8005cd6:	193a      	adds	r2, r7, r4
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	2301      	movs	r3, #1
 8005cdc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	f383 8810 	msr	PRIMASK, r3
}
 8005ce4:	46c0      	nop			; (mov r8, r8)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689a      	ldr	r2, [r3, #8]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	438a      	bics	r2, r1
 8005cf4:	609a      	str	r2, [r3, #8]
 8005cf6:	193b      	adds	r3, r7, r4
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cfc:	6a3b      	ldr	r3, [r7, #32]
 8005cfe:	f383 8810 	msr	PRIMASK, r3
}
 8005d02:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2220      	movs	r2, #32
 8005d08:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d16:	f3ef 8310 	mrs	r3, PRIMASK
 8005d1a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d1e:	2480      	movs	r4, #128	; 0x80
 8005d20:	193a      	adds	r2, r7, r4
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	2301      	movs	r3, #1
 8005d26:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2a:	f383 8810 	msr	PRIMASK, r3
}
 8005d2e:	46c0      	nop			; (mov r8, r8)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2110      	movs	r1, #16
 8005d3c:	438a      	bics	r2, r1
 8005d3e:	601a      	str	r2, [r3, #0]
 8005d40:	193b      	adds	r3, r7, r4
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d48:	f383 8810 	msr	PRIMASK, r3
}
 8005d4c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d4e:	183b      	adds	r3, r7, r0
 8005d50:	881a      	ldrh	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	0011      	movs	r1, r2
 8005d56:	0018      	movs	r0, r3
 8005d58:	f000 f860 	bl	8005e1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d5c:	e044      	b.n	8005de8 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005d5e:	23a4      	movs	r3, #164	; 0xa4
 8005d60:	18fb      	adds	r3, r7, r3
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	2380      	movs	r3, #128	; 0x80
 8005d66:	035b      	lsls	r3, r3, #13
 8005d68:	4013      	ands	r3, r2
 8005d6a:	d010      	beq.n	8005d8e <HAL_UART_IRQHandler+0x542>
 8005d6c:	239c      	movs	r3, #156	; 0x9c
 8005d6e:	18fb      	adds	r3, r7, r3
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	2380      	movs	r3, #128	; 0x80
 8005d74:	03db      	lsls	r3, r3, #15
 8005d76:	4013      	ands	r3, r2
 8005d78:	d009      	beq.n	8005d8e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2280      	movs	r2, #128	; 0x80
 8005d80:	0352      	lsls	r2, r2, #13
 8005d82:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	0018      	movs	r0, r3
 8005d88:	f000 fbf8 	bl	800657c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005d8c:	e02f      	b.n	8005dee <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005d8e:	23a4      	movs	r3, #164	; 0xa4
 8005d90:	18fb      	adds	r3, r7, r3
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2280      	movs	r2, #128	; 0x80
 8005d96:	4013      	ands	r3, r2
 8005d98:	d00f      	beq.n	8005dba <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005d9a:	23a0      	movs	r3, #160	; 0xa0
 8005d9c:	18fb      	adds	r3, r7, r3
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2280      	movs	r2, #128	; 0x80
 8005da2:	4013      	ands	r3, r2
 8005da4:	d009      	beq.n	8005dba <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d01e      	beq.n	8005dec <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	0010      	movs	r0, r2
 8005db6:	4798      	blx	r3
    }
    return;
 8005db8:	e018      	b.n	8005dec <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005dba:	23a4      	movs	r3, #164	; 0xa4
 8005dbc:	18fb      	adds	r3, r7, r3
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2240      	movs	r2, #64	; 0x40
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	d013      	beq.n	8005dee <HAL_UART_IRQHandler+0x5a2>
 8005dc6:	23a0      	movs	r3, #160	; 0xa0
 8005dc8:	18fb      	adds	r3, r7, r3
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2240      	movs	r2, #64	; 0x40
 8005dce:	4013      	ands	r3, r2
 8005dd0:	d00d      	beq.n	8005dee <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	0018      	movs	r0, r3
 8005dd6:	f000 fba6 	bl	8006526 <UART_EndTransmit_IT>
    return;
 8005dda:	e008      	b.n	8005dee <HAL_UART_IRQHandler+0x5a2>
      return;
 8005ddc:	46c0      	nop			; (mov r8, r8)
 8005dde:	e006      	b.n	8005dee <HAL_UART_IRQHandler+0x5a2>
    return;
 8005de0:	46c0      	nop			; (mov r8, r8)
 8005de2:	e004      	b.n	8005dee <HAL_UART_IRQHandler+0x5a2>
      return;
 8005de4:	46c0      	nop			; (mov r8, r8)
 8005de6:	e002      	b.n	8005dee <HAL_UART_IRQHandler+0x5a2>
      return;
 8005de8:	46c0      	nop			; (mov r8, r8)
 8005dea:	e000      	b.n	8005dee <HAL_UART_IRQHandler+0x5a2>
    return;
 8005dec:	46c0      	nop			; (mov r8, r8)
  }

}
 8005dee:	46bd      	mov	sp, r7
 8005df0:	b02b      	add	sp, #172	; 0xac
 8005df2:	bd90      	pop	{r4, r7, pc}
 8005df4:	fffffeff 	.word	0xfffffeff
 8005df8:	fffffedf 	.word	0xfffffedf

08005dfc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b082      	sub	sp, #8
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e04:	46c0      	nop			; (mov r8, r8)
 8005e06:	46bd      	mov	sp, r7
 8005e08:	b002      	add	sp, #8
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e14:	46c0      	nop			; (mov r8, r8)
 8005e16:	46bd      	mov	sp, r7
 8005e18:	b002      	add	sp, #8
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	000a      	movs	r2, r1
 8005e26:	1cbb      	adds	r3, r7, #2
 8005e28:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e2a:	46c0      	nop			; (mov r8, r8)
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	b002      	add	sp, #8
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e3c:	231e      	movs	r3, #30
 8005e3e:	18fb      	adds	r3, r7, r3
 8005e40:	2200      	movs	r2, #0
 8005e42:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	431a      	orrs	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	431a      	orrs	r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	69db      	ldr	r3, [r3, #28]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a8d      	ldr	r2, [pc, #564]	; (8006098 <UART_SetConfig+0x264>)
 8005e64:	4013      	ands	r3, r2
 8005e66:	0019      	movs	r1, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	430a      	orrs	r2, r1
 8005e70:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	4a88      	ldr	r2, [pc, #544]	; (800609c <UART_SetConfig+0x268>)
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	0019      	movs	r1, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	68da      	ldr	r2, [r3, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	4a7f      	ldr	r2, [pc, #508]	; (80060a0 <UART_SetConfig+0x26c>)
 8005ea2:	4013      	ands	r3, r2
 8005ea4:	0019      	movs	r1, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a7b      	ldr	r2, [pc, #492]	; (80060a4 <UART_SetConfig+0x270>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d127      	bne.n	8005f0a <UART_SetConfig+0xd6>
 8005eba:	4b7b      	ldr	r3, [pc, #492]	; (80060a8 <UART_SetConfig+0x274>)
 8005ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ebe:	2203      	movs	r2, #3
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	2b03      	cmp	r3, #3
 8005ec4:	d00d      	beq.n	8005ee2 <UART_SetConfig+0xae>
 8005ec6:	d81b      	bhi.n	8005f00 <UART_SetConfig+0xcc>
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d014      	beq.n	8005ef6 <UART_SetConfig+0xc2>
 8005ecc:	d818      	bhi.n	8005f00 <UART_SetConfig+0xcc>
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <UART_SetConfig+0xa4>
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d00a      	beq.n	8005eec <UART_SetConfig+0xb8>
 8005ed6:	e013      	b.n	8005f00 <UART_SetConfig+0xcc>
 8005ed8:	231f      	movs	r3, #31
 8005eda:	18fb      	adds	r3, r7, r3
 8005edc:	2200      	movs	r2, #0
 8005ede:	701a      	strb	r2, [r3, #0]
 8005ee0:	e021      	b.n	8005f26 <UART_SetConfig+0xf2>
 8005ee2:	231f      	movs	r3, #31
 8005ee4:	18fb      	adds	r3, r7, r3
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	701a      	strb	r2, [r3, #0]
 8005eea:	e01c      	b.n	8005f26 <UART_SetConfig+0xf2>
 8005eec:	231f      	movs	r3, #31
 8005eee:	18fb      	adds	r3, r7, r3
 8005ef0:	2204      	movs	r2, #4
 8005ef2:	701a      	strb	r2, [r3, #0]
 8005ef4:	e017      	b.n	8005f26 <UART_SetConfig+0xf2>
 8005ef6:	231f      	movs	r3, #31
 8005ef8:	18fb      	adds	r3, r7, r3
 8005efa:	2208      	movs	r2, #8
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	e012      	b.n	8005f26 <UART_SetConfig+0xf2>
 8005f00:	231f      	movs	r3, #31
 8005f02:	18fb      	adds	r3, r7, r3
 8005f04:	2210      	movs	r2, #16
 8005f06:	701a      	strb	r2, [r3, #0]
 8005f08:	e00d      	b.n	8005f26 <UART_SetConfig+0xf2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a67      	ldr	r2, [pc, #412]	; (80060ac <UART_SetConfig+0x278>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d104      	bne.n	8005f1e <UART_SetConfig+0xea>
 8005f14:	231f      	movs	r3, #31
 8005f16:	18fb      	adds	r3, r7, r3
 8005f18:	2200      	movs	r2, #0
 8005f1a:	701a      	strb	r2, [r3, #0]
 8005f1c:	e003      	b.n	8005f26 <UART_SetConfig+0xf2>
 8005f1e:	231f      	movs	r3, #31
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	2210      	movs	r2, #16
 8005f24:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	69da      	ldr	r2, [r3, #28]
 8005f2a:	2380      	movs	r3, #128	; 0x80
 8005f2c:	021b      	lsls	r3, r3, #8
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d15d      	bne.n	8005fee <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8005f32:	231f      	movs	r3, #31
 8005f34:	18fb      	adds	r3, r7, r3
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d015      	beq.n	8005f68 <UART_SetConfig+0x134>
 8005f3c:	dc18      	bgt.n	8005f70 <UART_SetConfig+0x13c>
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d00d      	beq.n	8005f5e <UART_SetConfig+0x12a>
 8005f42:	dc15      	bgt.n	8005f70 <UART_SetConfig+0x13c>
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d002      	beq.n	8005f4e <UART_SetConfig+0x11a>
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d005      	beq.n	8005f58 <UART_SetConfig+0x124>
 8005f4c:	e010      	b.n	8005f70 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f4e:	f7fe fcd7 	bl	8004900 <HAL_RCC_GetPCLK1Freq>
 8005f52:	0003      	movs	r3, r0
 8005f54:	61bb      	str	r3, [r7, #24]
        break;
 8005f56:	e012      	b.n	8005f7e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f58:	4b55      	ldr	r3, [pc, #340]	; (80060b0 <UART_SetConfig+0x27c>)
 8005f5a:	61bb      	str	r3, [r7, #24]
        break;
 8005f5c:	e00f      	b.n	8005f7e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f5e:	f7fe fc61 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 8005f62:	0003      	movs	r3, r0
 8005f64:	61bb      	str	r3, [r7, #24]
        break;
 8005f66:	e00a      	b.n	8005f7e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f68:	2380      	movs	r3, #128	; 0x80
 8005f6a:	021b      	lsls	r3, r3, #8
 8005f6c:	61bb      	str	r3, [r7, #24]
        break;
 8005f6e:	e006      	b.n	8005f7e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005f74:	231e      	movs	r3, #30
 8005f76:	18fb      	adds	r3, r7, r3
 8005f78:	2201      	movs	r2, #1
 8005f7a:	701a      	strb	r2, [r3, #0]
        break;
 8005f7c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d100      	bne.n	8005f86 <UART_SetConfig+0x152>
 8005f84:	e07b      	b.n	800607e <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	005a      	lsls	r2, r3, #1
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	085b      	lsrs	r3, r3, #1
 8005f90:	18d2      	adds	r2, r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	0019      	movs	r1, r3
 8005f98:	0010      	movs	r0, r2
 8005f9a:	f7fa f8d1 	bl	8000140 <__udivsi3>
 8005f9e:	0003      	movs	r3, r0
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	2b0f      	cmp	r3, #15
 8005fa8:	d91c      	bls.n	8005fe4 <UART_SetConfig+0x1b0>
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	2380      	movs	r3, #128	; 0x80
 8005fae:	025b      	lsls	r3, r3, #9
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d217      	bcs.n	8005fe4 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	200e      	movs	r0, #14
 8005fba:	183b      	adds	r3, r7, r0
 8005fbc:	210f      	movs	r1, #15
 8005fbe:	438a      	bics	r2, r1
 8005fc0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	085b      	lsrs	r3, r3, #1
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	2207      	movs	r2, #7
 8005fca:	4013      	ands	r3, r2
 8005fcc:	b299      	uxth	r1, r3
 8005fce:	183b      	adds	r3, r7, r0
 8005fd0:	183a      	adds	r2, r7, r0
 8005fd2:	8812      	ldrh	r2, [r2, #0]
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	183a      	adds	r2, r7, r0
 8005fde:	8812      	ldrh	r2, [r2, #0]
 8005fe0:	60da      	str	r2, [r3, #12]
 8005fe2:	e04c      	b.n	800607e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8005fe4:	231e      	movs	r3, #30
 8005fe6:	18fb      	adds	r3, r7, r3
 8005fe8:	2201      	movs	r2, #1
 8005fea:	701a      	strb	r2, [r3, #0]
 8005fec:	e047      	b.n	800607e <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fee:	231f      	movs	r3, #31
 8005ff0:	18fb      	adds	r3, r7, r3
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d015      	beq.n	8006024 <UART_SetConfig+0x1f0>
 8005ff8:	dc18      	bgt.n	800602c <UART_SetConfig+0x1f8>
 8005ffa:	2b04      	cmp	r3, #4
 8005ffc:	d00d      	beq.n	800601a <UART_SetConfig+0x1e6>
 8005ffe:	dc15      	bgt.n	800602c <UART_SetConfig+0x1f8>
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <UART_SetConfig+0x1d6>
 8006004:	2b02      	cmp	r3, #2
 8006006:	d005      	beq.n	8006014 <UART_SetConfig+0x1e0>
 8006008:	e010      	b.n	800602c <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800600a:	f7fe fc79 	bl	8004900 <HAL_RCC_GetPCLK1Freq>
 800600e:	0003      	movs	r3, r0
 8006010:	61bb      	str	r3, [r7, #24]
        break;
 8006012:	e012      	b.n	800603a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006014:	4b26      	ldr	r3, [pc, #152]	; (80060b0 <UART_SetConfig+0x27c>)
 8006016:	61bb      	str	r3, [r7, #24]
        break;
 8006018:	e00f      	b.n	800603a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800601a:	f7fe fc03 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 800601e:	0003      	movs	r3, r0
 8006020:	61bb      	str	r3, [r7, #24]
        break;
 8006022:	e00a      	b.n	800603a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006024:	2380      	movs	r3, #128	; 0x80
 8006026:	021b      	lsls	r3, r3, #8
 8006028:	61bb      	str	r3, [r7, #24]
        break;
 800602a:	e006      	b.n	800603a <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 800602c:	2300      	movs	r3, #0
 800602e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006030:	231e      	movs	r3, #30
 8006032:	18fb      	adds	r3, r7, r3
 8006034:	2201      	movs	r2, #1
 8006036:	701a      	strb	r2, [r3, #0]
        break;
 8006038:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01e      	beq.n	800607e <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	085a      	lsrs	r2, r3, #1
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	18d2      	adds	r2, r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	0019      	movs	r1, r3
 8006050:	0010      	movs	r0, r2
 8006052:	f7fa f875 	bl	8000140 <__udivsi3>
 8006056:	0003      	movs	r3, r0
 8006058:	b29b      	uxth	r3, r3
 800605a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	2b0f      	cmp	r3, #15
 8006060:	d909      	bls.n	8006076 <UART_SetConfig+0x242>
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	2380      	movs	r3, #128	; 0x80
 8006066:	025b      	lsls	r3, r3, #9
 8006068:	429a      	cmp	r2, r3
 800606a:	d204      	bcs.n	8006076 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	60da      	str	r2, [r3, #12]
 8006074:	e003      	b.n	800607e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8006076:	231e      	movs	r3, #30
 8006078:	18fb      	adds	r3, r7, r3
 800607a:	2201      	movs	r2, #1
 800607c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800608a:	231e      	movs	r3, #30
 800608c:	18fb      	adds	r3, r7, r3
 800608e:	781b      	ldrb	r3, [r3, #0]
}
 8006090:	0018      	movs	r0, r3
 8006092:	46bd      	mov	sp, r7
 8006094:	b008      	add	sp, #32
 8006096:	bd80      	pop	{r7, pc}
 8006098:	ffff69f3 	.word	0xffff69f3
 800609c:	ffffcfff 	.word	0xffffcfff
 80060a0:	fffff4ff 	.word	0xfffff4ff
 80060a4:	40013800 	.word	0x40013800
 80060a8:	40021000 	.word	0x40021000
 80060ac:	40004400 	.word	0x40004400
 80060b0:	007a1200 	.word	0x007a1200

080060b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b082      	sub	sp, #8
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c0:	2201      	movs	r2, #1
 80060c2:	4013      	ands	r3, r2
 80060c4:	d00b      	beq.n	80060de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	4a4a      	ldr	r2, [pc, #296]	; (80061f8 <UART_AdvFeatureConfig+0x144>)
 80060ce:	4013      	ands	r3, r2
 80060d0:	0019      	movs	r1, r3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	430a      	orrs	r2, r1
 80060dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e2:	2202      	movs	r2, #2
 80060e4:	4013      	ands	r3, r2
 80060e6:	d00b      	beq.n	8006100 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	4a43      	ldr	r2, [pc, #268]	; (80061fc <UART_AdvFeatureConfig+0x148>)
 80060f0:	4013      	ands	r3, r2
 80060f2:	0019      	movs	r1, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	430a      	orrs	r2, r1
 80060fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006104:	2204      	movs	r2, #4
 8006106:	4013      	ands	r3, r2
 8006108:	d00b      	beq.n	8006122 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	4a3b      	ldr	r2, [pc, #236]	; (8006200 <UART_AdvFeatureConfig+0x14c>)
 8006112:	4013      	ands	r3, r2
 8006114:	0019      	movs	r1, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	430a      	orrs	r2, r1
 8006120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006126:	2208      	movs	r2, #8
 8006128:	4013      	ands	r3, r2
 800612a:	d00b      	beq.n	8006144 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	4a34      	ldr	r2, [pc, #208]	; (8006204 <UART_AdvFeatureConfig+0x150>)
 8006134:	4013      	ands	r3, r2
 8006136:	0019      	movs	r1, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	430a      	orrs	r2, r1
 8006142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006148:	2210      	movs	r2, #16
 800614a:	4013      	ands	r3, r2
 800614c:	d00b      	beq.n	8006166 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	4a2c      	ldr	r2, [pc, #176]	; (8006208 <UART_AdvFeatureConfig+0x154>)
 8006156:	4013      	ands	r3, r2
 8006158:	0019      	movs	r1, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616a:	2220      	movs	r2, #32
 800616c:	4013      	ands	r3, r2
 800616e:	d00b      	beq.n	8006188 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	4a25      	ldr	r2, [pc, #148]	; (800620c <UART_AdvFeatureConfig+0x158>)
 8006178:	4013      	ands	r3, r2
 800617a:	0019      	movs	r1, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618c:	2240      	movs	r2, #64	; 0x40
 800618e:	4013      	ands	r3, r2
 8006190:	d01d      	beq.n	80061ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	4a1d      	ldr	r2, [pc, #116]	; (8006210 <UART_AdvFeatureConfig+0x15c>)
 800619a:	4013      	ands	r3, r2
 800619c:	0019      	movs	r1, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	430a      	orrs	r2, r1
 80061a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ae:	2380      	movs	r3, #128	; 0x80
 80061b0:	035b      	lsls	r3, r3, #13
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d10b      	bne.n	80061ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	4a15      	ldr	r2, [pc, #84]	; (8006214 <UART_AdvFeatureConfig+0x160>)
 80061be:	4013      	ands	r3, r2
 80061c0:	0019      	movs	r1, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	2280      	movs	r2, #128	; 0x80
 80061d4:	4013      	ands	r3, r2
 80061d6:	d00b      	beq.n	80061f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	4a0e      	ldr	r2, [pc, #56]	; (8006218 <UART_AdvFeatureConfig+0x164>)
 80061e0:	4013      	ands	r3, r2
 80061e2:	0019      	movs	r1, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	605a      	str	r2, [r3, #4]
  }
}
 80061f0:	46c0      	nop			; (mov r8, r8)
 80061f2:	46bd      	mov	sp, r7
 80061f4:	b002      	add	sp, #8
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	fffdffff 	.word	0xfffdffff
 80061fc:	fffeffff 	.word	0xfffeffff
 8006200:	fffbffff 	.word	0xfffbffff
 8006204:	ffff7fff 	.word	0xffff7fff
 8006208:	ffffefff 	.word	0xffffefff
 800620c:	ffffdfff 	.word	0xffffdfff
 8006210:	ffefffff 	.word	0xffefffff
 8006214:	ff9fffff 	.word	0xff9fffff
 8006218:	fff7ffff 	.word	0xfff7ffff

0800621c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af02      	add	r7, sp, #8
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2280      	movs	r2, #128	; 0x80
 8006228:	2100      	movs	r1, #0
 800622a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800622c:	f7fc fd36 	bl	8002c9c <HAL_GetTick>
 8006230:	0003      	movs	r3, r0
 8006232:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2208      	movs	r2, #8
 800623c:	4013      	ands	r3, r2
 800623e:	2b08      	cmp	r3, #8
 8006240:	d10c      	bne.n	800625c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2280      	movs	r2, #128	; 0x80
 8006246:	0391      	lsls	r1, r2, #14
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	4a17      	ldr	r2, [pc, #92]	; (80062a8 <UART_CheckIdleState+0x8c>)
 800624c:	9200      	str	r2, [sp, #0]
 800624e:	2200      	movs	r2, #0
 8006250:	f000 f82c 	bl	80062ac <UART_WaitOnFlagUntilTimeout>
 8006254:	1e03      	subs	r3, r0, #0
 8006256:	d001      	beq.n	800625c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e021      	b.n	80062a0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2204      	movs	r2, #4
 8006264:	4013      	ands	r3, r2
 8006266:	2b04      	cmp	r3, #4
 8006268:	d10c      	bne.n	8006284 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2280      	movs	r2, #128	; 0x80
 800626e:	03d1      	lsls	r1, r2, #15
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	4a0d      	ldr	r2, [pc, #52]	; (80062a8 <UART_CheckIdleState+0x8c>)
 8006274:	9200      	str	r2, [sp, #0]
 8006276:	2200      	movs	r2, #0
 8006278:	f000 f818 	bl	80062ac <UART_WaitOnFlagUntilTimeout>
 800627c:	1e03      	subs	r3, r0, #0
 800627e:	d001      	beq.n	8006284 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e00d      	b.n	80062a0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2220      	movs	r2, #32
 8006288:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2220      	movs	r2, #32
 800628e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2274      	movs	r2, #116	; 0x74
 800629a:	2100      	movs	r1, #0
 800629c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	0018      	movs	r0, r3
 80062a2:	46bd      	mov	sp, r7
 80062a4:	b004      	add	sp, #16
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	01ffffff 	.word	0x01ffffff

080062ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b094      	sub	sp, #80	; 0x50
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	603b      	str	r3, [r7, #0]
 80062b8:	1dfb      	adds	r3, r7, #7
 80062ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062bc:	e0a3      	b.n	8006406 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062c0:	3301      	adds	r3, #1
 80062c2:	d100      	bne.n	80062c6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80062c4:	e09f      	b.n	8006406 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062c6:	f7fc fce9 	bl	8002c9c <HAL_GetTick>
 80062ca:	0002      	movs	r2, r0
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d302      	bcc.n	80062dc <UART_WaitOnFlagUntilTimeout+0x30>
 80062d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d13d      	bne.n	8006358 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062dc:	f3ef 8310 	mrs	r3, PRIMASK
 80062e0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80062e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80062e4:	647b      	str	r3, [r7, #68]	; 0x44
 80062e6:	2301      	movs	r3, #1
 80062e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ec:	f383 8810 	msr	PRIMASK, r3
}
 80062f0:	46c0      	nop			; (mov r8, r8)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	494c      	ldr	r1, [pc, #304]	; (8006430 <UART_WaitOnFlagUntilTimeout+0x184>)
 80062fe:	400a      	ands	r2, r1
 8006300:	601a      	str	r2, [r3, #0]
 8006302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006304:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006308:	f383 8810 	msr	PRIMASK, r3
}
 800630c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800630e:	f3ef 8310 	mrs	r3, PRIMASK
 8006312:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006316:	643b      	str	r3, [r7, #64]	; 0x40
 8006318:	2301      	movs	r3, #1
 800631a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800631c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800631e:	f383 8810 	msr	PRIMASK, r3
}
 8006322:	46c0      	nop			; (mov r8, r8)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	689a      	ldr	r2, [r3, #8]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2101      	movs	r1, #1
 8006330:	438a      	bics	r2, r1
 8006332:	609a      	str	r2, [r3, #8]
 8006334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006336:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800633a:	f383 8810 	msr	PRIMASK, r3
}
 800633e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2220      	movs	r2, #32
 8006344:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2220      	movs	r2, #32
 800634a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2274      	movs	r2, #116	; 0x74
 8006350:	2100      	movs	r1, #0
 8006352:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e067      	b.n	8006428 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2204      	movs	r2, #4
 8006360:	4013      	ands	r3, r2
 8006362:	d050      	beq.n	8006406 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	69da      	ldr	r2, [r3, #28]
 800636a:	2380      	movs	r3, #128	; 0x80
 800636c:	011b      	lsls	r3, r3, #4
 800636e:	401a      	ands	r2, r3
 8006370:	2380      	movs	r3, #128	; 0x80
 8006372:	011b      	lsls	r3, r3, #4
 8006374:	429a      	cmp	r2, r3
 8006376:	d146      	bne.n	8006406 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2280      	movs	r2, #128	; 0x80
 800637e:	0112      	lsls	r2, r2, #4
 8006380:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006382:	f3ef 8310 	mrs	r3, PRIMASK
 8006386:	613b      	str	r3, [r7, #16]
  return(result);
 8006388:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800638a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800638c:	2301      	movs	r3, #1
 800638e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	f383 8810 	msr	PRIMASK, r3
}
 8006396:	46c0      	nop			; (mov r8, r8)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4923      	ldr	r1, [pc, #140]	; (8006430 <UART_WaitOnFlagUntilTimeout+0x184>)
 80063a4:	400a      	ands	r2, r1
 80063a6:	601a      	str	r2, [r3, #0]
 80063a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063aa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	f383 8810 	msr	PRIMASK, r3
}
 80063b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063b4:	f3ef 8310 	mrs	r3, PRIMASK
 80063b8:	61fb      	str	r3, [r7, #28]
  return(result);
 80063ba:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80063be:	2301      	movs	r3, #1
 80063c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063c2:	6a3b      	ldr	r3, [r7, #32]
 80063c4:	f383 8810 	msr	PRIMASK, r3
}
 80063c8:	46c0      	nop			; (mov r8, r8)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	2101      	movs	r1, #1
 80063d6:	438a      	bics	r2, r1
 80063d8:	609a      	str	r2, [r3, #8]
 80063da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063dc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e0:	f383 8810 	msr	PRIMASK, r3
}
 80063e4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2220      	movs	r2, #32
 80063ea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2220      	movs	r2, #32
 80063f0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2280      	movs	r2, #128	; 0x80
 80063f6:	2120      	movs	r1, #32
 80063f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2274      	movs	r2, #116	; 0x74
 80063fe:	2100      	movs	r1, #0
 8006400:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e010      	b.n	8006428 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	4013      	ands	r3, r2
 8006410:	68ba      	ldr	r2, [r7, #8]
 8006412:	1ad3      	subs	r3, r2, r3
 8006414:	425a      	negs	r2, r3
 8006416:	4153      	adcs	r3, r2
 8006418:	b2db      	uxtb	r3, r3
 800641a:	001a      	movs	r2, r3
 800641c:	1dfb      	adds	r3, r7, #7
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	429a      	cmp	r2, r3
 8006422:	d100      	bne.n	8006426 <UART_WaitOnFlagUntilTimeout+0x17a>
 8006424:	e74b      	b.n	80062be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	0018      	movs	r0, r3
 800642a:	46bd      	mov	sp, r7
 800642c:	b014      	add	sp, #80	; 0x50
 800642e:	bd80      	pop	{r7, pc}
 8006430:	fffffe5f 	.word	0xfffffe5f

08006434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b08e      	sub	sp, #56	; 0x38
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800643c:	f3ef 8310 	mrs	r3, PRIMASK
 8006440:	617b      	str	r3, [r7, #20]
  return(result);
 8006442:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006444:	637b      	str	r3, [r7, #52]	; 0x34
 8006446:	2301      	movs	r3, #1
 8006448:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	f383 8810 	msr	PRIMASK, r3
}
 8006450:	46c0      	nop			; (mov r8, r8)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4925      	ldr	r1, [pc, #148]	; (80064f4 <UART_EndRxTransfer+0xc0>)
 800645e:	400a      	ands	r2, r1
 8006460:	601a      	str	r2, [r3, #0]
 8006462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006464:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	f383 8810 	msr	PRIMASK, r3
}
 800646c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800646e:	f3ef 8310 	mrs	r3, PRIMASK
 8006472:	623b      	str	r3, [r7, #32]
  return(result);
 8006474:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006476:	633b      	str	r3, [r7, #48]	; 0x30
 8006478:	2301      	movs	r3, #1
 800647a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800647c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647e:	f383 8810 	msr	PRIMASK, r3
}
 8006482:	46c0      	nop			; (mov r8, r8)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689a      	ldr	r2, [r3, #8]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2101      	movs	r1, #1
 8006490:	438a      	bics	r2, r1
 8006492:	609a      	str	r2, [r3, #8]
 8006494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006496:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649a:	f383 8810 	msr	PRIMASK, r3
}
 800649e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d118      	bne.n	80064da <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064a8:	f3ef 8310 	mrs	r3, PRIMASK
 80064ac:	60bb      	str	r3, [r7, #8]
  return(result);
 80064ae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064b2:	2301      	movs	r3, #1
 80064b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f383 8810 	msr	PRIMASK, r3
}
 80064bc:	46c0      	nop			; (mov r8, r8)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2110      	movs	r1, #16
 80064ca:	438a      	bics	r2, r1
 80064cc:	601a      	str	r2, [r3, #0]
 80064ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f383 8810 	msr	PRIMASK, r3
}
 80064d8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2220      	movs	r2, #32
 80064de:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	665a      	str	r2, [r3, #100]	; 0x64
}
 80064ec:	46c0      	nop			; (mov r8, r8)
 80064ee:	46bd      	mov	sp, r7
 80064f0:	b00e      	add	sp, #56	; 0x38
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	fffffedf 	.word	0xfffffedf

080064f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006504:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	225a      	movs	r2, #90	; 0x5a
 800650a:	2100      	movs	r1, #0
 800650c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2252      	movs	r2, #82	; 0x52
 8006512:	2100      	movs	r1, #0
 8006514:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	0018      	movs	r0, r3
 800651a:	f7ff fc77 	bl	8005e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800651e:	46c0      	nop			; (mov r8, r8)
 8006520:	46bd      	mov	sp, r7
 8006522:	b004      	add	sp, #16
 8006524:	bd80      	pop	{r7, pc}

08006526 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b086      	sub	sp, #24
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800652e:	f3ef 8310 	mrs	r3, PRIMASK
 8006532:	60bb      	str	r3, [r7, #8]
  return(result);
 8006534:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	2301      	movs	r3, #1
 800653a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f383 8810 	msr	PRIMASK, r3
}
 8006542:	46c0      	nop			; (mov r8, r8)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	2140      	movs	r1, #64	; 0x40
 8006550:	438a      	bics	r2, r1
 8006552:	601a      	str	r2, [r3, #0]
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	f383 8810 	msr	PRIMASK, r3
}
 800655e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2220      	movs	r2, #32
 8006564:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	0018      	movs	r0, r3
 8006570:	f7ff fc44 	bl	8005dfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006574:	46c0      	nop			; (mov r8, r8)
 8006576:	46bd      	mov	sp, r7
 8006578:	b006      	add	sp, #24
 800657a:	bd80      	pop	{r7, pc}

0800657c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006584:	46c0      	nop			; (mov r8, r8)
 8006586:	46bd      	mov	sp, r7
 8006588:	b002      	add	sp, #8
 800658a:	bd80      	pop	{r7, pc}

0800658c <__errno>:
 800658c:	4b01      	ldr	r3, [pc, #4]	; (8006594 <__errno+0x8>)
 800658e:	6818      	ldr	r0, [r3, #0]
 8006590:	4770      	bx	lr
 8006592:	46c0      	nop			; (mov r8, r8)
 8006594:	2000000c 	.word	0x2000000c

08006598 <__libc_init_array>:
 8006598:	b570      	push	{r4, r5, r6, lr}
 800659a:	2600      	movs	r6, #0
 800659c:	4d0c      	ldr	r5, [pc, #48]	; (80065d0 <__libc_init_array+0x38>)
 800659e:	4c0d      	ldr	r4, [pc, #52]	; (80065d4 <__libc_init_array+0x3c>)
 80065a0:	1b64      	subs	r4, r4, r5
 80065a2:	10a4      	asrs	r4, r4, #2
 80065a4:	42a6      	cmp	r6, r4
 80065a6:	d109      	bne.n	80065bc <__libc_init_array+0x24>
 80065a8:	2600      	movs	r6, #0
 80065aa:	f002 ffbb 	bl	8009524 <_init>
 80065ae:	4d0a      	ldr	r5, [pc, #40]	; (80065d8 <__libc_init_array+0x40>)
 80065b0:	4c0a      	ldr	r4, [pc, #40]	; (80065dc <__libc_init_array+0x44>)
 80065b2:	1b64      	subs	r4, r4, r5
 80065b4:	10a4      	asrs	r4, r4, #2
 80065b6:	42a6      	cmp	r6, r4
 80065b8:	d105      	bne.n	80065c6 <__libc_init_array+0x2e>
 80065ba:	bd70      	pop	{r4, r5, r6, pc}
 80065bc:	00b3      	lsls	r3, r6, #2
 80065be:	58eb      	ldr	r3, [r5, r3]
 80065c0:	4798      	blx	r3
 80065c2:	3601      	adds	r6, #1
 80065c4:	e7ee      	b.n	80065a4 <__libc_init_array+0xc>
 80065c6:	00b3      	lsls	r3, r6, #2
 80065c8:	58eb      	ldr	r3, [r5, r3]
 80065ca:	4798      	blx	r3
 80065cc:	3601      	adds	r6, #1
 80065ce:	e7f2      	b.n	80065b6 <__libc_init_array+0x1e>
 80065d0:	080099e4 	.word	0x080099e4
 80065d4:	080099e4 	.word	0x080099e4
 80065d8:	080099e4 	.word	0x080099e4
 80065dc:	080099e8 	.word	0x080099e8

080065e0 <memset>:
 80065e0:	0003      	movs	r3, r0
 80065e2:	1882      	adds	r2, r0, r2
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d100      	bne.n	80065ea <memset+0xa>
 80065e8:	4770      	bx	lr
 80065ea:	7019      	strb	r1, [r3, #0]
 80065ec:	3301      	adds	r3, #1
 80065ee:	e7f9      	b.n	80065e4 <memset+0x4>

080065f0 <__cvt>:
 80065f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065f2:	001e      	movs	r6, r3
 80065f4:	2300      	movs	r3, #0
 80065f6:	0014      	movs	r4, r2
 80065f8:	b08b      	sub	sp, #44	; 0x2c
 80065fa:	429e      	cmp	r6, r3
 80065fc:	da04      	bge.n	8006608 <__cvt+0x18>
 80065fe:	2180      	movs	r1, #128	; 0x80
 8006600:	0609      	lsls	r1, r1, #24
 8006602:	1873      	adds	r3, r6, r1
 8006604:	001e      	movs	r6, r3
 8006606:	232d      	movs	r3, #45	; 0x2d
 8006608:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800660a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800660c:	7013      	strb	r3, [r2, #0]
 800660e:	2320      	movs	r3, #32
 8006610:	2203      	movs	r2, #3
 8006612:	439f      	bics	r7, r3
 8006614:	2f46      	cmp	r7, #70	; 0x46
 8006616:	d007      	beq.n	8006628 <__cvt+0x38>
 8006618:	003b      	movs	r3, r7
 800661a:	3b45      	subs	r3, #69	; 0x45
 800661c:	4259      	negs	r1, r3
 800661e:	414b      	adcs	r3, r1
 8006620:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006622:	3a01      	subs	r2, #1
 8006624:	18cb      	adds	r3, r1, r3
 8006626:	9310      	str	r3, [sp, #64]	; 0x40
 8006628:	ab09      	add	r3, sp, #36	; 0x24
 800662a:	9304      	str	r3, [sp, #16]
 800662c:	ab08      	add	r3, sp, #32
 800662e:	9303      	str	r3, [sp, #12]
 8006630:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006632:	9200      	str	r2, [sp, #0]
 8006634:	9302      	str	r3, [sp, #8]
 8006636:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006638:	0022      	movs	r2, r4
 800663a:	9301      	str	r3, [sp, #4]
 800663c:	0033      	movs	r3, r6
 800663e:	f000 fcf1 	bl	8007024 <_dtoa_r>
 8006642:	0005      	movs	r5, r0
 8006644:	2f47      	cmp	r7, #71	; 0x47
 8006646:	d102      	bne.n	800664e <__cvt+0x5e>
 8006648:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800664a:	07db      	lsls	r3, r3, #31
 800664c:	d528      	bpl.n	80066a0 <__cvt+0xb0>
 800664e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006650:	18eb      	adds	r3, r5, r3
 8006652:	9307      	str	r3, [sp, #28]
 8006654:	2f46      	cmp	r7, #70	; 0x46
 8006656:	d114      	bne.n	8006682 <__cvt+0x92>
 8006658:	782b      	ldrb	r3, [r5, #0]
 800665a:	2b30      	cmp	r3, #48	; 0x30
 800665c:	d10c      	bne.n	8006678 <__cvt+0x88>
 800665e:	2200      	movs	r2, #0
 8006660:	2300      	movs	r3, #0
 8006662:	0020      	movs	r0, r4
 8006664:	0031      	movs	r1, r6
 8006666:	f7f9 fef1 	bl	800044c <__aeabi_dcmpeq>
 800666a:	2800      	cmp	r0, #0
 800666c:	d104      	bne.n	8006678 <__cvt+0x88>
 800666e:	2301      	movs	r3, #1
 8006670:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006672:	1a9b      	subs	r3, r3, r2
 8006674:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006676:	6013      	str	r3, [r2, #0]
 8006678:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800667a:	9a07      	ldr	r2, [sp, #28]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	18d3      	adds	r3, r2, r3
 8006680:	9307      	str	r3, [sp, #28]
 8006682:	2200      	movs	r2, #0
 8006684:	2300      	movs	r3, #0
 8006686:	0020      	movs	r0, r4
 8006688:	0031      	movs	r1, r6
 800668a:	f7f9 fedf 	bl	800044c <__aeabi_dcmpeq>
 800668e:	2800      	cmp	r0, #0
 8006690:	d001      	beq.n	8006696 <__cvt+0xa6>
 8006692:	9b07      	ldr	r3, [sp, #28]
 8006694:	9309      	str	r3, [sp, #36]	; 0x24
 8006696:	2230      	movs	r2, #48	; 0x30
 8006698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800669a:	9907      	ldr	r1, [sp, #28]
 800669c:	428b      	cmp	r3, r1
 800669e:	d306      	bcc.n	80066ae <__cvt+0xbe>
 80066a0:	0028      	movs	r0, r5
 80066a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80066a6:	1b5b      	subs	r3, r3, r5
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	b00b      	add	sp, #44	; 0x2c
 80066ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ae:	1c59      	adds	r1, r3, #1
 80066b0:	9109      	str	r1, [sp, #36]	; 0x24
 80066b2:	701a      	strb	r2, [r3, #0]
 80066b4:	e7f0      	b.n	8006698 <__cvt+0xa8>

080066b6 <__exponent>:
 80066b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066b8:	1c83      	adds	r3, r0, #2
 80066ba:	b087      	sub	sp, #28
 80066bc:	9303      	str	r3, [sp, #12]
 80066be:	0005      	movs	r5, r0
 80066c0:	000c      	movs	r4, r1
 80066c2:	232b      	movs	r3, #43	; 0x2b
 80066c4:	7002      	strb	r2, [r0, #0]
 80066c6:	2900      	cmp	r1, #0
 80066c8:	da01      	bge.n	80066ce <__exponent+0x18>
 80066ca:	424c      	negs	r4, r1
 80066cc:	3302      	adds	r3, #2
 80066ce:	706b      	strb	r3, [r5, #1]
 80066d0:	2c09      	cmp	r4, #9
 80066d2:	dd31      	ble.n	8006738 <__exponent+0x82>
 80066d4:	270a      	movs	r7, #10
 80066d6:	ab04      	add	r3, sp, #16
 80066d8:	1dde      	adds	r6, r3, #7
 80066da:	0020      	movs	r0, r4
 80066dc:	0039      	movs	r1, r7
 80066de:	9601      	str	r6, [sp, #4]
 80066e0:	f7f9 fe9e 	bl	8000420 <__aeabi_idivmod>
 80066e4:	3e01      	subs	r6, #1
 80066e6:	3130      	adds	r1, #48	; 0x30
 80066e8:	0020      	movs	r0, r4
 80066ea:	7031      	strb	r1, [r6, #0]
 80066ec:	0039      	movs	r1, r7
 80066ee:	9402      	str	r4, [sp, #8]
 80066f0:	f7f9 fdb0 	bl	8000254 <__divsi3>
 80066f4:	9b02      	ldr	r3, [sp, #8]
 80066f6:	0004      	movs	r4, r0
 80066f8:	2b63      	cmp	r3, #99	; 0x63
 80066fa:	dcee      	bgt.n	80066da <__exponent+0x24>
 80066fc:	9b01      	ldr	r3, [sp, #4]
 80066fe:	3430      	adds	r4, #48	; 0x30
 8006700:	1e9a      	subs	r2, r3, #2
 8006702:	0013      	movs	r3, r2
 8006704:	9903      	ldr	r1, [sp, #12]
 8006706:	7014      	strb	r4, [r2, #0]
 8006708:	a804      	add	r0, sp, #16
 800670a:	3007      	adds	r0, #7
 800670c:	4298      	cmp	r0, r3
 800670e:	d80e      	bhi.n	800672e <__exponent+0x78>
 8006710:	ab04      	add	r3, sp, #16
 8006712:	3307      	adds	r3, #7
 8006714:	2000      	movs	r0, #0
 8006716:	429a      	cmp	r2, r3
 8006718:	d804      	bhi.n	8006724 <__exponent+0x6e>
 800671a:	ab04      	add	r3, sp, #16
 800671c:	3009      	adds	r0, #9
 800671e:	18c0      	adds	r0, r0, r3
 8006720:	9b01      	ldr	r3, [sp, #4]
 8006722:	1ac0      	subs	r0, r0, r3
 8006724:	9b03      	ldr	r3, [sp, #12]
 8006726:	1818      	adds	r0, r3, r0
 8006728:	1b40      	subs	r0, r0, r5
 800672a:	b007      	add	sp, #28
 800672c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800672e:	7818      	ldrb	r0, [r3, #0]
 8006730:	3301      	adds	r3, #1
 8006732:	7008      	strb	r0, [r1, #0]
 8006734:	3101      	adds	r1, #1
 8006736:	e7e7      	b.n	8006708 <__exponent+0x52>
 8006738:	2330      	movs	r3, #48	; 0x30
 800673a:	18e4      	adds	r4, r4, r3
 800673c:	70ab      	strb	r3, [r5, #2]
 800673e:	1d28      	adds	r0, r5, #4
 8006740:	70ec      	strb	r4, [r5, #3]
 8006742:	e7f1      	b.n	8006728 <__exponent+0x72>

08006744 <_printf_float>:
 8006744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006746:	b095      	sub	sp, #84	; 0x54
 8006748:	000c      	movs	r4, r1
 800674a:	9209      	str	r2, [sp, #36]	; 0x24
 800674c:	001e      	movs	r6, r3
 800674e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006750:	0007      	movs	r7, r0
 8006752:	f001 fa81 	bl	8007c58 <_localeconv_r>
 8006756:	6803      	ldr	r3, [r0, #0]
 8006758:	0018      	movs	r0, r3
 800675a:	930c      	str	r3, [sp, #48]	; 0x30
 800675c:	f7f9 fcd4 	bl	8000108 <strlen>
 8006760:	2300      	movs	r3, #0
 8006762:	9312      	str	r3, [sp, #72]	; 0x48
 8006764:	7e23      	ldrb	r3, [r4, #24]
 8006766:	2207      	movs	r2, #7
 8006768:	930a      	str	r3, [sp, #40]	; 0x28
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	900e      	str	r0, [sp, #56]	; 0x38
 800676e:	930d      	str	r3, [sp, #52]	; 0x34
 8006770:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006772:	682b      	ldr	r3, [r5, #0]
 8006774:	05c9      	lsls	r1, r1, #23
 8006776:	d547      	bpl.n	8006808 <_printf_float+0xc4>
 8006778:	189b      	adds	r3, r3, r2
 800677a:	4393      	bics	r3, r2
 800677c:	001a      	movs	r2, r3
 800677e:	3208      	adds	r2, #8
 8006780:	602a      	str	r2, [r5, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	64a2      	str	r2, [r4, #72]	; 0x48
 8006788:	64e3      	str	r3, [r4, #76]	; 0x4c
 800678a:	2201      	movs	r2, #1
 800678c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800678e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8006790:	930b      	str	r3, [sp, #44]	; 0x2c
 8006792:	006b      	lsls	r3, r5, #1
 8006794:	085b      	lsrs	r3, r3, #1
 8006796:	930f      	str	r3, [sp, #60]	; 0x3c
 8006798:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800679a:	4ba7      	ldr	r3, [pc, #668]	; (8006a38 <_printf_float+0x2f4>)
 800679c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800679e:	4252      	negs	r2, r2
 80067a0:	f7fb fbbe 	bl	8001f20 <__aeabi_dcmpun>
 80067a4:	2800      	cmp	r0, #0
 80067a6:	d131      	bne.n	800680c <_printf_float+0xc8>
 80067a8:	2201      	movs	r2, #1
 80067aa:	4ba3      	ldr	r3, [pc, #652]	; (8006a38 <_printf_float+0x2f4>)
 80067ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80067ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80067b0:	4252      	negs	r2, r2
 80067b2:	f7f9 fe5b 	bl	800046c <__aeabi_dcmple>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d128      	bne.n	800680c <_printf_float+0xc8>
 80067ba:	2200      	movs	r2, #0
 80067bc:	2300      	movs	r3, #0
 80067be:	0029      	movs	r1, r5
 80067c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80067c2:	f7f9 fe49 	bl	8000458 <__aeabi_dcmplt>
 80067c6:	2800      	cmp	r0, #0
 80067c8:	d003      	beq.n	80067d2 <_printf_float+0x8e>
 80067ca:	0023      	movs	r3, r4
 80067cc:	222d      	movs	r2, #45	; 0x2d
 80067ce:	3343      	adds	r3, #67	; 0x43
 80067d0:	701a      	strb	r2, [r3, #0]
 80067d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d4:	4d99      	ldr	r5, [pc, #612]	; (8006a3c <_printf_float+0x2f8>)
 80067d6:	2b47      	cmp	r3, #71	; 0x47
 80067d8:	d900      	bls.n	80067dc <_printf_float+0x98>
 80067da:	4d99      	ldr	r5, [pc, #612]	; (8006a40 <_printf_float+0x2fc>)
 80067dc:	2303      	movs	r3, #3
 80067de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067e0:	6123      	str	r3, [r4, #16]
 80067e2:	3301      	adds	r3, #1
 80067e4:	439a      	bics	r2, r3
 80067e6:	2300      	movs	r3, #0
 80067e8:	6022      	str	r2, [r4, #0]
 80067ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80067ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ee:	0021      	movs	r1, r4
 80067f0:	0038      	movs	r0, r7
 80067f2:	9600      	str	r6, [sp, #0]
 80067f4:	aa13      	add	r2, sp, #76	; 0x4c
 80067f6:	f000 f9e7 	bl	8006bc8 <_printf_common>
 80067fa:	1c43      	adds	r3, r0, #1
 80067fc:	d000      	beq.n	8006800 <_printf_float+0xbc>
 80067fe:	e0a2      	b.n	8006946 <_printf_float+0x202>
 8006800:	2001      	movs	r0, #1
 8006802:	4240      	negs	r0, r0
 8006804:	b015      	add	sp, #84	; 0x54
 8006806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006808:	3307      	adds	r3, #7
 800680a:	e7b6      	b.n	800677a <_printf_float+0x36>
 800680c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800680e:	002b      	movs	r3, r5
 8006810:	0010      	movs	r0, r2
 8006812:	0029      	movs	r1, r5
 8006814:	f7fb fb84 	bl	8001f20 <__aeabi_dcmpun>
 8006818:	2800      	cmp	r0, #0
 800681a:	d00b      	beq.n	8006834 <_printf_float+0xf0>
 800681c:	2d00      	cmp	r5, #0
 800681e:	da03      	bge.n	8006828 <_printf_float+0xe4>
 8006820:	0023      	movs	r3, r4
 8006822:	222d      	movs	r2, #45	; 0x2d
 8006824:	3343      	adds	r3, #67	; 0x43
 8006826:	701a      	strb	r2, [r3, #0]
 8006828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800682a:	4d86      	ldr	r5, [pc, #536]	; (8006a44 <_printf_float+0x300>)
 800682c:	2b47      	cmp	r3, #71	; 0x47
 800682e:	d9d5      	bls.n	80067dc <_printf_float+0x98>
 8006830:	4d85      	ldr	r5, [pc, #532]	; (8006a48 <_printf_float+0x304>)
 8006832:	e7d3      	b.n	80067dc <_printf_float+0x98>
 8006834:	2220      	movs	r2, #32
 8006836:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006838:	6863      	ldr	r3, [r4, #4]
 800683a:	4391      	bics	r1, r2
 800683c:	910f      	str	r1, [sp, #60]	; 0x3c
 800683e:	1c5a      	adds	r2, r3, #1
 8006840:	d149      	bne.n	80068d6 <_printf_float+0x192>
 8006842:	3307      	adds	r3, #7
 8006844:	6063      	str	r3, [r4, #4]
 8006846:	2380      	movs	r3, #128	; 0x80
 8006848:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800684a:	00db      	lsls	r3, r3, #3
 800684c:	4313      	orrs	r3, r2
 800684e:	2200      	movs	r2, #0
 8006850:	9206      	str	r2, [sp, #24]
 8006852:	aa12      	add	r2, sp, #72	; 0x48
 8006854:	9205      	str	r2, [sp, #20]
 8006856:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006858:	a908      	add	r1, sp, #32
 800685a:	9204      	str	r2, [sp, #16]
 800685c:	aa11      	add	r2, sp, #68	; 0x44
 800685e:	9203      	str	r2, [sp, #12]
 8006860:	2223      	movs	r2, #35	; 0x23
 8006862:	6023      	str	r3, [r4, #0]
 8006864:	9301      	str	r3, [sp, #4]
 8006866:	6863      	ldr	r3, [r4, #4]
 8006868:	1852      	adds	r2, r2, r1
 800686a:	9202      	str	r2, [sp, #8]
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	0038      	movs	r0, r7
 8006870:	002b      	movs	r3, r5
 8006872:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006874:	f7ff febc 	bl	80065f0 <__cvt>
 8006878:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800687a:	0005      	movs	r5, r0
 800687c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800687e:	2b47      	cmp	r3, #71	; 0x47
 8006880:	d108      	bne.n	8006894 <_printf_float+0x150>
 8006882:	1ccb      	adds	r3, r1, #3
 8006884:	db02      	blt.n	800688c <_printf_float+0x148>
 8006886:	6863      	ldr	r3, [r4, #4]
 8006888:	4299      	cmp	r1, r3
 800688a:	dd48      	ble.n	800691e <_printf_float+0x1da>
 800688c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800688e:	3b02      	subs	r3, #2
 8006890:	b2db      	uxtb	r3, r3
 8006892:	930a      	str	r3, [sp, #40]	; 0x28
 8006894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006896:	2b65      	cmp	r3, #101	; 0x65
 8006898:	d824      	bhi.n	80068e4 <_printf_float+0x1a0>
 800689a:	0020      	movs	r0, r4
 800689c:	001a      	movs	r2, r3
 800689e:	3901      	subs	r1, #1
 80068a0:	3050      	adds	r0, #80	; 0x50
 80068a2:	9111      	str	r1, [sp, #68]	; 0x44
 80068a4:	f7ff ff07 	bl	80066b6 <__exponent>
 80068a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80068ac:	1813      	adds	r3, r2, r0
 80068ae:	6123      	str	r3, [r4, #16]
 80068b0:	2a01      	cmp	r2, #1
 80068b2:	dc02      	bgt.n	80068ba <_printf_float+0x176>
 80068b4:	6822      	ldr	r2, [r4, #0]
 80068b6:	07d2      	lsls	r2, r2, #31
 80068b8:	d501      	bpl.n	80068be <_printf_float+0x17a>
 80068ba:	3301      	adds	r3, #1
 80068bc:	6123      	str	r3, [r4, #16]
 80068be:	2323      	movs	r3, #35	; 0x23
 80068c0:	aa08      	add	r2, sp, #32
 80068c2:	189b      	adds	r3, r3, r2
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d100      	bne.n	80068cc <_printf_float+0x188>
 80068ca:	e78f      	b.n	80067ec <_printf_float+0xa8>
 80068cc:	0023      	movs	r3, r4
 80068ce:	222d      	movs	r2, #45	; 0x2d
 80068d0:	3343      	adds	r3, #67	; 0x43
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	e78a      	b.n	80067ec <_printf_float+0xa8>
 80068d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068d8:	2a47      	cmp	r2, #71	; 0x47
 80068da:	d1b4      	bne.n	8006846 <_printf_float+0x102>
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1b2      	bne.n	8006846 <_printf_float+0x102>
 80068e0:	3301      	adds	r3, #1
 80068e2:	e7af      	b.n	8006844 <_printf_float+0x100>
 80068e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e6:	2b66      	cmp	r3, #102	; 0x66
 80068e8:	d11b      	bne.n	8006922 <_printf_float+0x1de>
 80068ea:	6863      	ldr	r3, [r4, #4]
 80068ec:	2900      	cmp	r1, #0
 80068ee:	dd0d      	ble.n	800690c <_printf_float+0x1c8>
 80068f0:	6121      	str	r1, [r4, #16]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d102      	bne.n	80068fc <_printf_float+0x1b8>
 80068f6:	6822      	ldr	r2, [r4, #0]
 80068f8:	07d2      	lsls	r2, r2, #31
 80068fa:	d502      	bpl.n	8006902 <_printf_float+0x1be>
 80068fc:	3301      	adds	r3, #1
 80068fe:	1859      	adds	r1, r3, r1
 8006900:	6121      	str	r1, [r4, #16]
 8006902:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006904:	65a3      	str	r3, [r4, #88]	; 0x58
 8006906:	2300      	movs	r3, #0
 8006908:	930b      	str	r3, [sp, #44]	; 0x2c
 800690a:	e7d8      	b.n	80068be <_printf_float+0x17a>
 800690c:	2b00      	cmp	r3, #0
 800690e:	d103      	bne.n	8006918 <_printf_float+0x1d4>
 8006910:	2201      	movs	r2, #1
 8006912:	6821      	ldr	r1, [r4, #0]
 8006914:	4211      	tst	r1, r2
 8006916:	d000      	beq.n	800691a <_printf_float+0x1d6>
 8006918:	1c9a      	adds	r2, r3, #2
 800691a:	6122      	str	r2, [r4, #16]
 800691c:	e7f1      	b.n	8006902 <_printf_float+0x1be>
 800691e:	2367      	movs	r3, #103	; 0x67
 8006920:	930a      	str	r3, [sp, #40]	; 0x28
 8006922:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006924:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006926:	4293      	cmp	r3, r2
 8006928:	db06      	blt.n	8006938 <_printf_float+0x1f4>
 800692a:	6822      	ldr	r2, [r4, #0]
 800692c:	6123      	str	r3, [r4, #16]
 800692e:	07d2      	lsls	r2, r2, #31
 8006930:	d5e7      	bpl.n	8006902 <_printf_float+0x1be>
 8006932:	3301      	adds	r3, #1
 8006934:	6123      	str	r3, [r4, #16]
 8006936:	e7e4      	b.n	8006902 <_printf_float+0x1be>
 8006938:	2101      	movs	r1, #1
 800693a:	2b00      	cmp	r3, #0
 800693c:	dc01      	bgt.n	8006942 <_printf_float+0x1fe>
 800693e:	1849      	adds	r1, r1, r1
 8006940:	1ac9      	subs	r1, r1, r3
 8006942:	1852      	adds	r2, r2, r1
 8006944:	e7e9      	b.n	800691a <_printf_float+0x1d6>
 8006946:	6822      	ldr	r2, [r4, #0]
 8006948:	0553      	lsls	r3, r2, #21
 800694a:	d407      	bmi.n	800695c <_printf_float+0x218>
 800694c:	6923      	ldr	r3, [r4, #16]
 800694e:	002a      	movs	r2, r5
 8006950:	0038      	movs	r0, r7
 8006952:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006954:	47b0      	blx	r6
 8006956:	1c43      	adds	r3, r0, #1
 8006958:	d128      	bne.n	80069ac <_printf_float+0x268>
 800695a:	e751      	b.n	8006800 <_printf_float+0xbc>
 800695c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800695e:	2b65      	cmp	r3, #101	; 0x65
 8006960:	d800      	bhi.n	8006964 <_printf_float+0x220>
 8006962:	e0e1      	b.n	8006b28 <_printf_float+0x3e4>
 8006964:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006966:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006968:	2200      	movs	r2, #0
 800696a:	2300      	movs	r3, #0
 800696c:	f7f9 fd6e 	bl	800044c <__aeabi_dcmpeq>
 8006970:	2800      	cmp	r0, #0
 8006972:	d031      	beq.n	80069d8 <_printf_float+0x294>
 8006974:	2301      	movs	r3, #1
 8006976:	0038      	movs	r0, r7
 8006978:	4a34      	ldr	r2, [pc, #208]	; (8006a4c <_printf_float+0x308>)
 800697a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800697c:	47b0      	blx	r6
 800697e:	1c43      	adds	r3, r0, #1
 8006980:	d100      	bne.n	8006984 <_printf_float+0x240>
 8006982:	e73d      	b.n	8006800 <_printf_float+0xbc>
 8006984:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006986:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006988:	4293      	cmp	r3, r2
 800698a:	db02      	blt.n	8006992 <_printf_float+0x24e>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	07db      	lsls	r3, r3, #31
 8006990:	d50c      	bpl.n	80069ac <_printf_float+0x268>
 8006992:	0038      	movs	r0, r7
 8006994:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006998:	9909      	ldr	r1, [sp, #36]	; 0x24
 800699a:	47b0      	blx	r6
 800699c:	2500      	movs	r5, #0
 800699e:	1c43      	adds	r3, r0, #1
 80069a0:	d100      	bne.n	80069a4 <_printf_float+0x260>
 80069a2:	e72d      	b.n	8006800 <_printf_float+0xbc>
 80069a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069a6:	3b01      	subs	r3, #1
 80069a8:	42ab      	cmp	r3, r5
 80069aa:	dc0a      	bgt.n	80069c2 <_printf_float+0x27e>
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	079b      	lsls	r3, r3, #30
 80069b0:	d500      	bpl.n	80069b4 <_printf_float+0x270>
 80069b2:	e106      	b.n	8006bc2 <_printf_float+0x47e>
 80069b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80069b6:	68e0      	ldr	r0, [r4, #12]
 80069b8:	4298      	cmp	r0, r3
 80069ba:	db00      	blt.n	80069be <_printf_float+0x27a>
 80069bc:	e722      	b.n	8006804 <_printf_float+0xc0>
 80069be:	0018      	movs	r0, r3
 80069c0:	e720      	b.n	8006804 <_printf_float+0xc0>
 80069c2:	0022      	movs	r2, r4
 80069c4:	2301      	movs	r3, #1
 80069c6:	0038      	movs	r0, r7
 80069c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069ca:	321a      	adds	r2, #26
 80069cc:	47b0      	blx	r6
 80069ce:	1c43      	adds	r3, r0, #1
 80069d0:	d100      	bne.n	80069d4 <_printf_float+0x290>
 80069d2:	e715      	b.n	8006800 <_printf_float+0xbc>
 80069d4:	3501      	adds	r5, #1
 80069d6:	e7e5      	b.n	80069a4 <_printf_float+0x260>
 80069d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069da:	2b00      	cmp	r3, #0
 80069dc:	dc38      	bgt.n	8006a50 <_printf_float+0x30c>
 80069de:	2301      	movs	r3, #1
 80069e0:	0038      	movs	r0, r7
 80069e2:	4a1a      	ldr	r2, [pc, #104]	; (8006a4c <_printf_float+0x308>)
 80069e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069e6:	47b0      	blx	r6
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d100      	bne.n	80069ee <_printf_float+0x2aa>
 80069ec:	e708      	b.n	8006800 <_printf_float+0xbc>
 80069ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80069f2:	4313      	orrs	r3, r2
 80069f4:	d102      	bne.n	80069fc <_printf_float+0x2b8>
 80069f6:	6823      	ldr	r3, [r4, #0]
 80069f8:	07db      	lsls	r3, r3, #31
 80069fa:	d5d7      	bpl.n	80069ac <_printf_float+0x268>
 80069fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069fe:	0038      	movs	r0, r7
 8006a00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a04:	47b0      	blx	r6
 8006a06:	1c43      	adds	r3, r0, #1
 8006a08:	d100      	bne.n	8006a0c <_printf_float+0x2c8>
 8006a0a:	e6f9      	b.n	8006800 <_printf_float+0xbc>
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8006a10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a14:	425b      	negs	r3, r3
 8006a16:	4293      	cmp	r3, r2
 8006a18:	dc01      	bgt.n	8006a1e <_printf_float+0x2da>
 8006a1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a1c:	e797      	b.n	800694e <_printf_float+0x20a>
 8006a1e:	0022      	movs	r2, r4
 8006a20:	2301      	movs	r3, #1
 8006a22:	0038      	movs	r0, r7
 8006a24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a26:	321a      	adds	r2, #26
 8006a28:	47b0      	blx	r6
 8006a2a:	1c43      	adds	r3, r0, #1
 8006a2c:	d100      	bne.n	8006a30 <_printf_float+0x2ec>
 8006a2e:	e6e7      	b.n	8006800 <_printf_float+0xbc>
 8006a30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a32:	3301      	adds	r3, #1
 8006a34:	e7eb      	b.n	8006a0e <_printf_float+0x2ca>
 8006a36:	46c0      	nop			; (mov r8, r8)
 8006a38:	7fefffff 	.word	0x7fefffff
 8006a3c:	0800960c 	.word	0x0800960c
 8006a40:	08009610 	.word	0x08009610
 8006a44:	08009614 	.word	0x08009614
 8006a48:	08009618 	.word	0x08009618
 8006a4c:	0800961c 	.word	0x0800961c
 8006a50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a54:	920a      	str	r2, [sp, #40]	; 0x28
 8006a56:	429a      	cmp	r2, r3
 8006a58:	dd00      	ble.n	8006a5c <_printf_float+0x318>
 8006a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8006a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	dc3c      	bgt.n	8006adc <_printf_float+0x398>
 8006a62:	2300      	movs	r3, #0
 8006a64:	930d      	str	r3, [sp, #52]	; 0x34
 8006a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a68:	43db      	mvns	r3, r3
 8006a6a:	17db      	asrs	r3, r3, #31
 8006a6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a72:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a76:	4013      	ands	r3, r2
 8006a78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	dc34      	bgt.n	8006aec <_printf_float+0x3a8>
 8006a82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a86:	4293      	cmp	r3, r2
 8006a88:	db3d      	blt.n	8006b06 <_printf_float+0x3c2>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	07db      	lsls	r3, r3, #31
 8006a8e:	d43a      	bmi.n	8006b06 <_printf_float+0x3c2>
 8006a90:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a94:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	1a52      	subs	r2, r2, r1
 8006a9a:	920a      	str	r2, [sp, #40]	; 0x28
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	dd00      	ble.n	8006aa2 <_printf_float+0x35e>
 8006aa0:	930a      	str	r3, [sp, #40]	; 0x28
 8006aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	dc36      	bgt.n	8006b16 <_printf_float+0x3d2>
 8006aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aaa:	2500      	movs	r5, #0
 8006aac:	43db      	mvns	r3, r3
 8006aae:	17db      	asrs	r3, r3, #31
 8006ab0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ab2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006ab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ab6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ab8:	1a9b      	subs	r3, r3, r2
 8006aba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006abc:	400a      	ands	r2, r1
 8006abe:	1a9b      	subs	r3, r3, r2
 8006ac0:	42ab      	cmp	r3, r5
 8006ac2:	dc00      	bgt.n	8006ac6 <_printf_float+0x382>
 8006ac4:	e772      	b.n	80069ac <_printf_float+0x268>
 8006ac6:	0022      	movs	r2, r4
 8006ac8:	2301      	movs	r3, #1
 8006aca:	0038      	movs	r0, r7
 8006acc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ace:	321a      	adds	r2, #26
 8006ad0:	47b0      	blx	r6
 8006ad2:	1c43      	adds	r3, r0, #1
 8006ad4:	d100      	bne.n	8006ad8 <_printf_float+0x394>
 8006ad6:	e693      	b.n	8006800 <_printf_float+0xbc>
 8006ad8:	3501      	adds	r5, #1
 8006ada:	e7ea      	b.n	8006ab2 <_printf_float+0x36e>
 8006adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ade:	002a      	movs	r2, r5
 8006ae0:	0038      	movs	r0, r7
 8006ae2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ae4:	47b0      	blx	r6
 8006ae6:	1c43      	adds	r3, r0, #1
 8006ae8:	d1bb      	bne.n	8006a62 <_printf_float+0x31e>
 8006aea:	e689      	b.n	8006800 <_printf_float+0xbc>
 8006aec:	0022      	movs	r2, r4
 8006aee:	2301      	movs	r3, #1
 8006af0:	0038      	movs	r0, r7
 8006af2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006af4:	321a      	adds	r2, #26
 8006af6:	47b0      	blx	r6
 8006af8:	1c43      	adds	r3, r0, #1
 8006afa:	d100      	bne.n	8006afe <_printf_float+0x3ba>
 8006afc:	e680      	b.n	8006800 <_printf_float+0xbc>
 8006afe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b00:	3301      	adds	r3, #1
 8006b02:	930d      	str	r3, [sp, #52]	; 0x34
 8006b04:	e7b3      	b.n	8006a6e <_printf_float+0x32a>
 8006b06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b08:	0038      	movs	r0, r7
 8006b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b0e:	47b0      	blx	r6
 8006b10:	1c43      	adds	r3, r0, #1
 8006b12:	d1bd      	bne.n	8006a90 <_printf_float+0x34c>
 8006b14:	e674      	b.n	8006800 <_printf_float+0xbc>
 8006b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b18:	0038      	movs	r0, r7
 8006b1a:	18ea      	adds	r2, r5, r3
 8006b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b20:	47b0      	blx	r6
 8006b22:	1c43      	adds	r3, r0, #1
 8006b24:	d1c0      	bne.n	8006aa8 <_printf_float+0x364>
 8006b26:	e66b      	b.n	8006800 <_printf_float+0xbc>
 8006b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b2a:	2b01      	cmp	r3, #1
 8006b2c:	dc02      	bgt.n	8006b34 <_printf_float+0x3f0>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	421a      	tst	r2, r3
 8006b32:	d034      	beq.n	8006b9e <_printf_float+0x45a>
 8006b34:	2301      	movs	r3, #1
 8006b36:	002a      	movs	r2, r5
 8006b38:	0038      	movs	r0, r7
 8006b3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b3c:	47b0      	blx	r6
 8006b3e:	1c43      	adds	r3, r0, #1
 8006b40:	d100      	bne.n	8006b44 <_printf_float+0x400>
 8006b42:	e65d      	b.n	8006800 <_printf_float+0xbc>
 8006b44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b46:	0038      	movs	r0, r7
 8006b48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b4c:	47b0      	blx	r6
 8006b4e:	1c43      	adds	r3, r0, #1
 8006b50:	d100      	bne.n	8006b54 <_printf_float+0x410>
 8006b52:	e655      	b.n	8006800 <_printf_float+0xbc>
 8006b54:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006b56:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006b58:	2200      	movs	r2, #0
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	f7f9 fc76 	bl	800044c <__aeabi_dcmpeq>
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d11a      	bne.n	8006b9a <_printf_float+0x456>
 8006b64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b66:	1c6a      	adds	r2, r5, #1
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	0038      	movs	r0, r7
 8006b6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b6e:	47b0      	blx	r6
 8006b70:	1c43      	adds	r3, r0, #1
 8006b72:	d10e      	bne.n	8006b92 <_printf_float+0x44e>
 8006b74:	e644      	b.n	8006800 <_printf_float+0xbc>
 8006b76:	0022      	movs	r2, r4
 8006b78:	2301      	movs	r3, #1
 8006b7a:	0038      	movs	r0, r7
 8006b7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b7e:	321a      	adds	r2, #26
 8006b80:	47b0      	blx	r6
 8006b82:	1c43      	adds	r3, r0, #1
 8006b84:	d100      	bne.n	8006b88 <_printf_float+0x444>
 8006b86:	e63b      	b.n	8006800 <_printf_float+0xbc>
 8006b88:	3501      	adds	r5, #1
 8006b8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	42ab      	cmp	r3, r5
 8006b90:	dcf1      	bgt.n	8006b76 <_printf_float+0x432>
 8006b92:	0022      	movs	r2, r4
 8006b94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b96:	3250      	adds	r2, #80	; 0x50
 8006b98:	e6da      	b.n	8006950 <_printf_float+0x20c>
 8006b9a:	2500      	movs	r5, #0
 8006b9c:	e7f5      	b.n	8006b8a <_printf_float+0x446>
 8006b9e:	002a      	movs	r2, r5
 8006ba0:	e7e3      	b.n	8006b6a <_printf_float+0x426>
 8006ba2:	0022      	movs	r2, r4
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	0038      	movs	r0, r7
 8006ba8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006baa:	3219      	adds	r2, #25
 8006bac:	47b0      	blx	r6
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	d100      	bne.n	8006bb4 <_printf_float+0x470>
 8006bb2:	e625      	b.n	8006800 <_printf_float+0xbc>
 8006bb4:	3501      	adds	r5, #1
 8006bb6:	68e3      	ldr	r3, [r4, #12]
 8006bb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006bba:	1a9b      	subs	r3, r3, r2
 8006bbc:	42ab      	cmp	r3, r5
 8006bbe:	dcf0      	bgt.n	8006ba2 <_printf_float+0x45e>
 8006bc0:	e6f8      	b.n	80069b4 <_printf_float+0x270>
 8006bc2:	2500      	movs	r5, #0
 8006bc4:	e7f7      	b.n	8006bb6 <_printf_float+0x472>
 8006bc6:	46c0      	nop			; (mov r8, r8)

08006bc8 <_printf_common>:
 8006bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bca:	0015      	movs	r5, r2
 8006bcc:	9301      	str	r3, [sp, #4]
 8006bce:	688a      	ldr	r2, [r1, #8]
 8006bd0:	690b      	ldr	r3, [r1, #16]
 8006bd2:	000c      	movs	r4, r1
 8006bd4:	9000      	str	r0, [sp, #0]
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	da00      	bge.n	8006bdc <_printf_common+0x14>
 8006bda:	0013      	movs	r3, r2
 8006bdc:	0022      	movs	r2, r4
 8006bde:	602b      	str	r3, [r5, #0]
 8006be0:	3243      	adds	r2, #67	; 0x43
 8006be2:	7812      	ldrb	r2, [r2, #0]
 8006be4:	2a00      	cmp	r2, #0
 8006be6:	d001      	beq.n	8006bec <_printf_common+0x24>
 8006be8:	3301      	adds	r3, #1
 8006bea:	602b      	str	r3, [r5, #0]
 8006bec:	6823      	ldr	r3, [r4, #0]
 8006bee:	069b      	lsls	r3, r3, #26
 8006bf0:	d502      	bpl.n	8006bf8 <_printf_common+0x30>
 8006bf2:	682b      	ldr	r3, [r5, #0]
 8006bf4:	3302      	adds	r3, #2
 8006bf6:	602b      	str	r3, [r5, #0]
 8006bf8:	6822      	ldr	r2, [r4, #0]
 8006bfa:	2306      	movs	r3, #6
 8006bfc:	0017      	movs	r7, r2
 8006bfe:	401f      	ands	r7, r3
 8006c00:	421a      	tst	r2, r3
 8006c02:	d027      	beq.n	8006c54 <_printf_common+0x8c>
 8006c04:	0023      	movs	r3, r4
 8006c06:	3343      	adds	r3, #67	; 0x43
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	1e5a      	subs	r2, r3, #1
 8006c0c:	4193      	sbcs	r3, r2
 8006c0e:	6822      	ldr	r2, [r4, #0]
 8006c10:	0692      	lsls	r2, r2, #26
 8006c12:	d430      	bmi.n	8006c76 <_printf_common+0xae>
 8006c14:	0022      	movs	r2, r4
 8006c16:	9901      	ldr	r1, [sp, #4]
 8006c18:	9800      	ldr	r0, [sp, #0]
 8006c1a:	9e08      	ldr	r6, [sp, #32]
 8006c1c:	3243      	adds	r2, #67	; 0x43
 8006c1e:	47b0      	blx	r6
 8006c20:	1c43      	adds	r3, r0, #1
 8006c22:	d025      	beq.n	8006c70 <_printf_common+0xa8>
 8006c24:	2306      	movs	r3, #6
 8006c26:	6820      	ldr	r0, [r4, #0]
 8006c28:	682a      	ldr	r2, [r5, #0]
 8006c2a:	68e1      	ldr	r1, [r4, #12]
 8006c2c:	2500      	movs	r5, #0
 8006c2e:	4003      	ands	r3, r0
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d103      	bne.n	8006c3c <_printf_common+0x74>
 8006c34:	1a8d      	subs	r5, r1, r2
 8006c36:	43eb      	mvns	r3, r5
 8006c38:	17db      	asrs	r3, r3, #31
 8006c3a:	401d      	ands	r5, r3
 8006c3c:	68a3      	ldr	r3, [r4, #8]
 8006c3e:	6922      	ldr	r2, [r4, #16]
 8006c40:	4293      	cmp	r3, r2
 8006c42:	dd01      	ble.n	8006c48 <_printf_common+0x80>
 8006c44:	1a9b      	subs	r3, r3, r2
 8006c46:	18ed      	adds	r5, r5, r3
 8006c48:	2700      	movs	r7, #0
 8006c4a:	42bd      	cmp	r5, r7
 8006c4c:	d120      	bne.n	8006c90 <_printf_common+0xc8>
 8006c4e:	2000      	movs	r0, #0
 8006c50:	e010      	b.n	8006c74 <_printf_common+0xac>
 8006c52:	3701      	adds	r7, #1
 8006c54:	68e3      	ldr	r3, [r4, #12]
 8006c56:	682a      	ldr	r2, [r5, #0]
 8006c58:	1a9b      	subs	r3, r3, r2
 8006c5a:	42bb      	cmp	r3, r7
 8006c5c:	ddd2      	ble.n	8006c04 <_printf_common+0x3c>
 8006c5e:	0022      	movs	r2, r4
 8006c60:	2301      	movs	r3, #1
 8006c62:	9901      	ldr	r1, [sp, #4]
 8006c64:	9800      	ldr	r0, [sp, #0]
 8006c66:	9e08      	ldr	r6, [sp, #32]
 8006c68:	3219      	adds	r2, #25
 8006c6a:	47b0      	blx	r6
 8006c6c:	1c43      	adds	r3, r0, #1
 8006c6e:	d1f0      	bne.n	8006c52 <_printf_common+0x8a>
 8006c70:	2001      	movs	r0, #1
 8006c72:	4240      	negs	r0, r0
 8006c74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c76:	2030      	movs	r0, #48	; 0x30
 8006c78:	18e1      	adds	r1, r4, r3
 8006c7a:	3143      	adds	r1, #67	; 0x43
 8006c7c:	7008      	strb	r0, [r1, #0]
 8006c7e:	0021      	movs	r1, r4
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	3145      	adds	r1, #69	; 0x45
 8006c84:	7809      	ldrb	r1, [r1, #0]
 8006c86:	18a2      	adds	r2, r4, r2
 8006c88:	3243      	adds	r2, #67	; 0x43
 8006c8a:	3302      	adds	r3, #2
 8006c8c:	7011      	strb	r1, [r2, #0]
 8006c8e:	e7c1      	b.n	8006c14 <_printf_common+0x4c>
 8006c90:	0022      	movs	r2, r4
 8006c92:	2301      	movs	r3, #1
 8006c94:	9901      	ldr	r1, [sp, #4]
 8006c96:	9800      	ldr	r0, [sp, #0]
 8006c98:	9e08      	ldr	r6, [sp, #32]
 8006c9a:	321a      	adds	r2, #26
 8006c9c:	47b0      	blx	r6
 8006c9e:	1c43      	adds	r3, r0, #1
 8006ca0:	d0e6      	beq.n	8006c70 <_printf_common+0xa8>
 8006ca2:	3701      	adds	r7, #1
 8006ca4:	e7d1      	b.n	8006c4a <_printf_common+0x82>
	...

08006ca8 <_printf_i>:
 8006ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006caa:	b08b      	sub	sp, #44	; 0x2c
 8006cac:	9206      	str	r2, [sp, #24]
 8006cae:	000a      	movs	r2, r1
 8006cb0:	3243      	adds	r2, #67	; 0x43
 8006cb2:	9307      	str	r3, [sp, #28]
 8006cb4:	9005      	str	r0, [sp, #20]
 8006cb6:	9204      	str	r2, [sp, #16]
 8006cb8:	7e0a      	ldrb	r2, [r1, #24]
 8006cba:	000c      	movs	r4, r1
 8006cbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cbe:	2a78      	cmp	r2, #120	; 0x78
 8006cc0:	d807      	bhi.n	8006cd2 <_printf_i+0x2a>
 8006cc2:	2a62      	cmp	r2, #98	; 0x62
 8006cc4:	d809      	bhi.n	8006cda <_printf_i+0x32>
 8006cc6:	2a00      	cmp	r2, #0
 8006cc8:	d100      	bne.n	8006ccc <_printf_i+0x24>
 8006cca:	e0c1      	b.n	8006e50 <_printf_i+0x1a8>
 8006ccc:	2a58      	cmp	r2, #88	; 0x58
 8006cce:	d100      	bne.n	8006cd2 <_printf_i+0x2a>
 8006cd0:	e08c      	b.n	8006dec <_printf_i+0x144>
 8006cd2:	0026      	movs	r6, r4
 8006cd4:	3642      	adds	r6, #66	; 0x42
 8006cd6:	7032      	strb	r2, [r6, #0]
 8006cd8:	e022      	b.n	8006d20 <_printf_i+0x78>
 8006cda:	0010      	movs	r0, r2
 8006cdc:	3863      	subs	r0, #99	; 0x63
 8006cde:	2815      	cmp	r0, #21
 8006ce0:	d8f7      	bhi.n	8006cd2 <_printf_i+0x2a>
 8006ce2:	f7f9 fa23 	bl	800012c <__gnu_thumb1_case_shi>
 8006ce6:	0016      	.short	0x0016
 8006ce8:	fff6001f 	.word	0xfff6001f
 8006cec:	fff6fff6 	.word	0xfff6fff6
 8006cf0:	001ffff6 	.word	0x001ffff6
 8006cf4:	fff6fff6 	.word	0xfff6fff6
 8006cf8:	fff6fff6 	.word	0xfff6fff6
 8006cfc:	003600a8 	.word	0x003600a8
 8006d00:	fff6009a 	.word	0xfff6009a
 8006d04:	00b9fff6 	.word	0x00b9fff6
 8006d08:	0036fff6 	.word	0x0036fff6
 8006d0c:	fff6fff6 	.word	0xfff6fff6
 8006d10:	009e      	.short	0x009e
 8006d12:	0026      	movs	r6, r4
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	3642      	adds	r6, #66	; 0x42
 8006d18:	1d11      	adds	r1, r2, #4
 8006d1a:	6019      	str	r1, [r3, #0]
 8006d1c:	6813      	ldr	r3, [r2, #0]
 8006d1e:	7033      	strb	r3, [r6, #0]
 8006d20:	2301      	movs	r3, #1
 8006d22:	e0a7      	b.n	8006e74 <_printf_i+0x1cc>
 8006d24:	6808      	ldr	r0, [r1, #0]
 8006d26:	6819      	ldr	r1, [r3, #0]
 8006d28:	1d0a      	adds	r2, r1, #4
 8006d2a:	0605      	lsls	r5, r0, #24
 8006d2c:	d50b      	bpl.n	8006d46 <_printf_i+0x9e>
 8006d2e:	680d      	ldr	r5, [r1, #0]
 8006d30:	601a      	str	r2, [r3, #0]
 8006d32:	2d00      	cmp	r5, #0
 8006d34:	da03      	bge.n	8006d3e <_printf_i+0x96>
 8006d36:	232d      	movs	r3, #45	; 0x2d
 8006d38:	9a04      	ldr	r2, [sp, #16]
 8006d3a:	426d      	negs	r5, r5
 8006d3c:	7013      	strb	r3, [r2, #0]
 8006d3e:	4b61      	ldr	r3, [pc, #388]	; (8006ec4 <_printf_i+0x21c>)
 8006d40:	270a      	movs	r7, #10
 8006d42:	9303      	str	r3, [sp, #12]
 8006d44:	e01b      	b.n	8006d7e <_printf_i+0xd6>
 8006d46:	680d      	ldr	r5, [r1, #0]
 8006d48:	601a      	str	r2, [r3, #0]
 8006d4a:	0641      	lsls	r1, r0, #25
 8006d4c:	d5f1      	bpl.n	8006d32 <_printf_i+0x8a>
 8006d4e:	b22d      	sxth	r5, r5
 8006d50:	e7ef      	b.n	8006d32 <_printf_i+0x8a>
 8006d52:	680d      	ldr	r5, [r1, #0]
 8006d54:	6819      	ldr	r1, [r3, #0]
 8006d56:	1d08      	adds	r0, r1, #4
 8006d58:	6018      	str	r0, [r3, #0]
 8006d5a:	062e      	lsls	r6, r5, #24
 8006d5c:	d501      	bpl.n	8006d62 <_printf_i+0xba>
 8006d5e:	680d      	ldr	r5, [r1, #0]
 8006d60:	e003      	b.n	8006d6a <_printf_i+0xc2>
 8006d62:	066d      	lsls	r5, r5, #25
 8006d64:	d5fb      	bpl.n	8006d5e <_printf_i+0xb6>
 8006d66:	680d      	ldr	r5, [r1, #0]
 8006d68:	b2ad      	uxth	r5, r5
 8006d6a:	4b56      	ldr	r3, [pc, #344]	; (8006ec4 <_printf_i+0x21c>)
 8006d6c:	2708      	movs	r7, #8
 8006d6e:	9303      	str	r3, [sp, #12]
 8006d70:	2a6f      	cmp	r2, #111	; 0x6f
 8006d72:	d000      	beq.n	8006d76 <_printf_i+0xce>
 8006d74:	3702      	adds	r7, #2
 8006d76:	0023      	movs	r3, r4
 8006d78:	2200      	movs	r2, #0
 8006d7a:	3343      	adds	r3, #67	; 0x43
 8006d7c:	701a      	strb	r2, [r3, #0]
 8006d7e:	6863      	ldr	r3, [r4, #4]
 8006d80:	60a3      	str	r3, [r4, #8]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	db03      	blt.n	8006d8e <_printf_i+0xe6>
 8006d86:	2204      	movs	r2, #4
 8006d88:	6821      	ldr	r1, [r4, #0]
 8006d8a:	4391      	bics	r1, r2
 8006d8c:	6021      	str	r1, [r4, #0]
 8006d8e:	2d00      	cmp	r5, #0
 8006d90:	d102      	bne.n	8006d98 <_printf_i+0xf0>
 8006d92:	9e04      	ldr	r6, [sp, #16]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00c      	beq.n	8006db2 <_printf_i+0x10a>
 8006d98:	9e04      	ldr	r6, [sp, #16]
 8006d9a:	0028      	movs	r0, r5
 8006d9c:	0039      	movs	r1, r7
 8006d9e:	f7f9 fa55 	bl	800024c <__aeabi_uidivmod>
 8006da2:	9b03      	ldr	r3, [sp, #12]
 8006da4:	3e01      	subs	r6, #1
 8006da6:	5c5b      	ldrb	r3, [r3, r1]
 8006da8:	7033      	strb	r3, [r6, #0]
 8006daa:	002b      	movs	r3, r5
 8006dac:	0005      	movs	r5, r0
 8006dae:	429f      	cmp	r7, r3
 8006db0:	d9f3      	bls.n	8006d9a <_printf_i+0xf2>
 8006db2:	2f08      	cmp	r7, #8
 8006db4:	d109      	bne.n	8006dca <_printf_i+0x122>
 8006db6:	6823      	ldr	r3, [r4, #0]
 8006db8:	07db      	lsls	r3, r3, #31
 8006dba:	d506      	bpl.n	8006dca <_printf_i+0x122>
 8006dbc:	6863      	ldr	r3, [r4, #4]
 8006dbe:	6922      	ldr	r2, [r4, #16]
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	dc02      	bgt.n	8006dca <_printf_i+0x122>
 8006dc4:	2330      	movs	r3, #48	; 0x30
 8006dc6:	3e01      	subs	r6, #1
 8006dc8:	7033      	strb	r3, [r6, #0]
 8006dca:	9b04      	ldr	r3, [sp, #16]
 8006dcc:	1b9b      	subs	r3, r3, r6
 8006dce:	6123      	str	r3, [r4, #16]
 8006dd0:	9b07      	ldr	r3, [sp, #28]
 8006dd2:	0021      	movs	r1, r4
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	9805      	ldr	r0, [sp, #20]
 8006dd8:	9b06      	ldr	r3, [sp, #24]
 8006dda:	aa09      	add	r2, sp, #36	; 0x24
 8006ddc:	f7ff fef4 	bl	8006bc8 <_printf_common>
 8006de0:	1c43      	adds	r3, r0, #1
 8006de2:	d14c      	bne.n	8006e7e <_printf_i+0x1d6>
 8006de4:	2001      	movs	r0, #1
 8006de6:	4240      	negs	r0, r0
 8006de8:	b00b      	add	sp, #44	; 0x2c
 8006dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dec:	3145      	adds	r1, #69	; 0x45
 8006dee:	700a      	strb	r2, [r1, #0]
 8006df0:	4a34      	ldr	r2, [pc, #208]	; (8006ec4 <_printf_i+0x21c>)
 8006df2:	9203      	str	r2, [sp, #12]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	6821      	ldr	r1, [r4, #0]
 8006df8:	ca20      	ldmia	r2!, {r5}
 8006dfa:	601a      	str	r2, [r3, #0]
 8006dfc:	0608      	lsls	r0, r1, #24
 8006dfe:	d516      	bpl.n	8006e2e <_printf_i+0x186>
 8006e00:	07cb      	lsls	r3, r1, #31
 8006e02:	d502      	bpl.n	8006e0a <_printf_i+0x162>
 8006e04:	2320      	movs	r3, #32
 8006e06:	4319      	orrs	r1, r3
 8006e08:	6021      	str	r1, [r4, #0]
 8006e0a:	2710      	movs	r7, #16
 8006e0c:	2d00      	cmp	r5, #0
 8006e0e:	d1b2      	bne.n	8006d76 <_printf_i+0xce>
 8006e10:	2320      	movs	r3, #32
 8006e12:	6822      	ldr	r2, [r4, #0]
 8006e14:	439a      	bics	r2, r3
 8006e16:	6022      	str	r2, [r4, #0]
 8006e18:	e7ad      	b.n	8006d76 <_printf_i+0xce>
 8006e1a:	2220      	movs	r2, #32
 8006e1c:	6809      	ldr	r1, [r1, #0]
 8006e1e:	430a      	orrs	r2, r1
 8006e20:	6022      	str	r2, [r4, #0]
 8006e22:	0022      	movs	r2, r4
 8006e24:	2178      	movs	r1, #120	; 0x78
 8006e26:	3245      	adds	r2, #69	; 0x45
 8006e28:	7011      	strb	r1, [r2, #0]
 8006e2a:	4a27      	ldr	r2, [pc, #156]	; (8006ec8 <_printf_i+0x220>)
 8006e2c:	e7e1      	b.n	8006df2 <_printf_i+0x14a>
 8006e2e:	0648      	lsls	r0, r1, #25
 8006e30:	d5e6      	bpl.n	8006e00 <_printf_i+0x158>
 8006e32:	b2ad      	uxth	r5, r5
 8006e34:	e7e4      	b.n	8006e00 <_printf_i+0x158>
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	680d      	ldr	r5, [r1, #0]
 8006e3a:	1d10      	adds	r0, r2, #4
 8006e3c:	6949      	ldr	r1, [r1, #20]
 8006e3e:	6018      	str	r0, [r3, #0]
 8006e40:	6813      	ldr	r3, [r2, #0]
 8006e42:	062e      	lsls	r6, r5, #24
 8006e44:	d501      	bpl.n	8006e4a <_printf_i+0x1a2>
 8006e46:	6019      	str	r1, [r3, #0]
 8006e48:	e002      	b.n	8006e50 <_printf_i+0x1a8>
 8006e4a:	066d      	lsls	r5, r5, #25
 8006e4c:	d5fb      	bpl.n	8006e46 <_printf_i+0x19e>
 8006e4e:	8019      	strh	r1, [r3, #0]
 8006e50:	2300      	movs	r3, #0
 8006e52:	9e04      	ldr	r6, [sp, #16]
 8006e54:	6123      	str	r3, [r4, #16]
 8006e56:	e7bb      	b.n	8006dd0 <_printf_i+0x128>
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	1d11      	adds	r1, r2, #4
 8006e5c:	6019      	str	r1, [r3, #0]
 8006e5e:	6816      	ldr	r6, [r2, #0]
 8006e60:	2100      	movs	r1, #0
 8006e62:	0030      	movs	r0, r6
 8006e64:	6862      	ldr	r2, [r4, #4]
 8006e66:	f000 ff05 	bl	8007c74 <memchr>
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	d001      	beq.n	8006e72 <_printf_i+0x1ca>
 8006e6e:	1b80      	subs	r0, r0, r6
 8006e70:	6060      	str	r0, [r4, #4]
 8006e72:	6863      	ldr	r3, [r4, #4]
 8006e74:	6123      	str	r3, [r4, #16]
 8006e76:	2300      	movs	r3, #0
 8006e78:	9a04      	ldr	r2, [sp, #16]
 8006e7a:	7013      	strb	r3, [r2, #0]
 8006e7c:	e7a8      	b.n	8006dd0 <_printf_i+0x128>
 8006e7e:	6923      	ldr	r3, [r4, #16]
 8006e80:	0032      	movs	r2, r6
 8006e82:	9906      	ldr	r1, [sp, #24]
 8006e84:	9805      	ldr	r0, [sp, #20]
 8006e86:	9d07      	ldr	r5, [sp, #28]
 8006e88:	47a8      	blx	r5
 8006e8a:	1c43      	adds	r3, r0, #1
 8006e8c:	d0aa      	beq.n	8006de4 <_printf_i+0x13c>
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	079b      	lsls	r3, r3, #30
 8006e92:	d415      	bmi.n	8006ec0 <_printf_i+0x218>
 8006e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e96:	68e0      	ldr	r0, [r4, #12]
 8006e98:	4298      	cmp	r0, r3
 8006e9a:	daa5      	bge.n	8006de8 <_printf_i+0x140>
 8006e9c:	0018      	movs	r0, r3
 8006e9e:	e7a3      	b.n	8006de8 <_printf_i+0x140>
 8006ea0:	0022      	movs	r2, r4
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	9906      	ldr	r1, [sp, #24]
 8006ea6:	9805      	ldr	r0, [sp, #20]
 8006ea8:	9e07      	ldr	r6, [sp, #28]
 8006eaa:	3219      	adds	r2, #25
 8006eac:	47b0      	blx	r6
 8006eae:	1c43      	adds	r3, r0, #1
 8006eb0:	d098      	beq.n	8006de4 <_printf_i+0x13c>
 8006eb2:	3501      	adds	r5, #1
 8006eb4:	68e3      	ldr	r3, [r4, #12]
 8006eb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006eb8:	1a9b      	subs	r3, r3, r2
 8006eba:	42ab      	cmp	r3, r5
 8006ebc:	dcf0      	bgt.n	8006ea0 <_printf_i+0x1f8>
 8006ebe:	e7e9      	b.n	8006e94 <_printf_i+0x1ec>
 8006ec0:	2500      	movs	r5, #0
 8006ec2:	e7f7      	b.n	8006eb4 <_printf_i+0x20c>
 8006ec4:	0800961e 	.word	0x0800961e
 8006ec8:	0800962f 	.word	0x0800962f

08006ecc <siprintf>:
 8006ecc:	b40e      	push	{r1, r2, r3}
 8006ece:	b500      	push	{lr}
 8006ed0:	490b      	ldr	r1, [pc, #44]	; (8006f00 <siprintf+0x34>)
 8006ed2:	b09c      	sub	sp, #112	; 0x70
 8006ed4:	ab1d      	add	r3, sp, #116	; 0x74
 8006ed6:	9002      	str	r0, [sp, #8]
 8006ed8:	9006      	str	r0, [sp, #24]
 8006eda:	9107      	str	r1, [sp, #28]
 8006edc:	9104      	str	r1, [sp, #16]
 8006ede:	4809      	ldr	r0, [pc, #36]	; (8006f04 <siprintf+0x38>)
 8006ee0:	4909      	ldr	r1, [pc, #36]	; (8006f08 <siprintf+0x3c>)
 8006ee2:	cb04      	ldmia	r3!, {r2}
 8006ee4:	9105      	str	r1, [sp, #20]
 8006ee6:	6800      	ldr	r0, [r0, #0]
 8006ee8:	a902      	add	r1, sp, #8
 8006eea:	9301      	str	r3, [sp, #4]
 8006eec:	f001 fbe2 	bl	80086b4 <_svfiprintf_r>
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	9a02      	ldr	r2, [sp, #8]
 8006ef4:	7013      	strb	r3, [r2, #0]
 8006ef6:	b01c      	add	sp, #112	; 0x70
 8006ef8:	bc08      	pop	{r3}
 8006efa:	b003      	add	sp, #12
 8006efc:	4718      	bx	r3
 8006efe:	46c0      	nop			; (mov r8, r8)
 8006f00:	7fffffff 	.word	0x7fffffff
 8006f04:	2000000c 	.word	0x2000000c
 8006f08:	ffff0208 	.word	0xffff0208

08006f0c <quorem>:
 8006f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f0e:	0006      	movs	r6, r0
 8006f10:	690b      	ldr	r3, [r1, #16]
 8006f12:	6932      	ldr	r2, [r6, #16]
 8006f14:	b087      	sub	sp, #28
 8006f16:	2000      	movs	r0, #0
 8006f18:	9103      	str	r1, [sp, #12]
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	db65      	blt.n	8006fea <quorem+0xde>
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	009c      	lsls	r4, r3, #2
 8006f22:	9300      	str	r3, [sp, #0]
 8006f24:	000b      	movs	r3, r1
 8006f26:	3314      	adds	r3, #20
 8006f28:	9305      	str	r3, [sp, #20]
 8006f2a:	191b      	adds	r3, r3, r4
 8006f2c:	9304      	str	r3, [sp, #16]
 8006f2e:	0033      	movs	r3, r6
 8006f30:	3314      	adds	r3, #20
 8006f32:	9302      	str	r3, [sp, #8]
 8006f34:	191c      	adds	r4, r3, r4
 8006f36:	9b04      	ldr	r3, [sp, #16]
 8006f38:	6827      	ldr	r7, [r4, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	0038      	movs	r0, r7
 8006f3e:	1c5d      	adds	r5, r3, #1
 8006f40:	0029      	movs	r1, r5
 8006f42:	9301      	str	r3, [sp, #4]
 8006f44:	f7f9 f8fc 	bl	8000140 <__udivsi3>
 8006f48:	9001      	str	r0, [sp, #4]
 8006f4a:	42af      	cmp	r7, r5
 8006f4c:	d324      	bcc.n	8006f98 <quorem+0x8c>
 8006f4e:	2500      	movs	r5, #0
 8006f50:	46ac      	mov	ip, r5
 8006f52:	9802      	ldr	r0, [sp, #8]
 8006f54:	9f05      	ldr	r7, [sp, #20]
 8006f56:	cf08      	ldmia	r7!, {r3}
 8006f58:	9a01      	ldr	r2, [sp, #4]
 8006f5a:	b299      	uxth	r1, r3
 8006f5c:	4351      	muls	r1, r2
 8006f5e:	0c1b      	lsrs	r3, r3, #16
 8006f60:	4353      	muls	r3, r2
 8006f62:	1949      	adds	r1, r1, r5
 8006f64:	0c0a      	lsrs	r2, r1, #16
 8006f66:	189b      	adds	r3, r3, r2
 8006f68:	6802      	ldr	r2, [r0, #0]
 8006f6a:	b289      	uxth	r1, r1
 8006f6c:	b292      	uxth	r2, r2
 8006f6e:	4462      	add	r2, ip
 8006f70:	1a52      	subs	r2, r2, r1
 8006f72:	6801      	ldr	r1, [r0, #0]
 8006f74:	0c1d      	lsrs	r5, r3, #16
 8006f76:	0c09      	lsrs	r1, r1, #16
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	1acb      	subs	r3, r1, r3
 8006f7c:	1411      	asrs	r1, r2, #16
 8006f7e:	185b      	adds	r3, r3, r1
 8006f80:	1419      	asrs	r1, r3, #16
 8006f82:	b292      	uxth	r2, r2
 8006f84:	041b      	lsls	r3, r3, #16
 8006f86:	431a      	orrs	r2, r3
 8006f88:	9b04      	ldr	r3, [sp, #16]
 8006f8a:	468c      	mov	ip, r1
 8006f8c:	c004      	stmia	r0!, {r2}
 8006f8e:	42bb      	cmp	r3, r7
 8006f90:	d2e1      	bcs.n	8006f56 <quorem+0x4a>
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d030      	beq.n	8006ffa <quorem+0xee>
 8006f98:	0030      	movs	r0, r6
 8006f9a:	9903      	ldr	r1, [sp, #12]
 8006f9c:	f001 f902 	bl	80081a4 <__mcmp>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	db21      	blt.n	8006fe8 <quorem+0xdc>
 8006fa4:	0030      	movs	r0, r6
 8006fa6:	2400      	movs	r4, #0
 8006fa8:	9b01      	ldr	r3, [sp, #4]
 8006faa:	9903      	ldr	r1, [sp, #12]
 8006fac:	3301      	adds	r3, #1
 8006fae:	9301      	str	r3, [sp, #4]
 8006fb0:	3014      	adds	r0, #20
 8006fb2:	3114      	adds	r1, #20
 8006fb4:	6803      	ldr	r3, [r0, #0]
 8006fb6:	c920      	ldmia	r1!, {r5}
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	1914      	adds	r4, r2, r4
 8006fbc:	b2aa      	uxth	r2, r5
 8006fbe:	1aa2      	subs	r2, r4, r2
 8006fc0:	0c1b      	lsrs	r3, r3, #16
 8006fc2:	0c2d      	lsrs	r5, r5, #16
 8006fc4:	1414      	asrs	r4, r2, #16
 8006fc6:	1b5b      	subs	r3, r3, r5
 8006fc8:	191b      	adds	r3, r3, r4
 8006fca:	141c      	asrs	r4, r3, #16
 8006fcc:	b292      	uxth	r2, r2
 8006fce:	041b      	lsls	r3, r3, #16
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	c008      	stmia	r0!, {r3}
 8006fd4:	9b04      	ldr	r3, [sp, #16]
 8006fd6:	428b      	cmp	r3, r1
 8006fd8:	d2ec      	bcs.n	8006fb4 <quorem+0xa8>
 8006fda:	9b00      	ldr	r3, [sp, #0]
 8006fdc:	9a02      	ldr	r2, [sp, #8]
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	18d3      	adds	r3, r2, r3
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	2a00      	cmp	r2, #0
 8006fe6:	d015      	beq.n	8007014 <quorem+0x108>
 8006fe8:	9801      	ldr	r0, [sp, #4]
 8006fea:	b007      	add	sp, #28
 8006fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fee:	6823      	ldr	r3, [r4, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d106      	bne.n	8007002 <quorem+0xf6>
 8006ff4:	9b00      	ldr	r3, [sp, #0]
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	9b02      	ldr	r3, [sp, #8]
 8006ffc:	3c04      	subs	r4, #4
 8006ffe:	42a3      	cmp	r3, r4
 8007000:	d3f5      	bcc.n	8006fee <quorem+0xe2>
 8007002:	9b00      	ldr	r3, [sp, #0]
 8007004:	6133      	str	r3, [r6, #16]
 8007006:	e7c7      	b.n	8006f98 <quorem+0x8c>
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	2a00      	cmp	r2, #0
 800700c:	d106      	bne.n	800701c <quorem+0x110>
 800700e:	9a00      	ldr	r2, [sp, #0]
 8007010:	3a01      	subs	r2, #1
 8007012:	9200      	str	r2, [sp, #0]
 8007014:	9a02      	ldr	r2, [sp, #8]
 8007016:	3b04      	subs	r3, #4
 8007018:	429a      	cmp	r2, r3
 800701a:	d3f5      	bcc.n	8007008 <quorem+0xfc>
 800701c:	9b00      	ldr	r3, [sp, #0]
 800701e:	6133      	str	r3, [r6, #16]
 8007020:	e7e2      	b.n	8006fe8 <quorem+0xdc>
	...

08007024 <_dtoa_r>:
 8007024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007026:	b09d      	sub	sp, #116	; 0x74
 8007028:	9202      	str	r2, [sp, #8]
 800702a:	9303      	str	r3, [sp, #12]
 800702c:	9b02      	ldr	r3, [sp, #8]
 800702e:	9c03      	ldr	r4, [sp, #12]
 8007030:	9308      	str	r3, [sp, #32]
 8007032:	9409      	str	r4, [sp, #36]	; 0x24
 8007034:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007036:	0007      	movs	r7, r0
 8007038:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800703a:	2c00      	cmp	r4, #0
 800703c:	d10e      	bne.n	800705c <_dtoa_r+0x38>
 800703e:	2010      	movs	r0, #16
 8007040:	f000 fe0e 	bl	8007c60 <malloc>
 8007044:	1e02      	subs	r2, r0, #0
 8007046:	6278      	str	r0, [r7, #36]	; 0x24
 8007048:	d104      	bne.n	8007054 <_dtoa_r+0x30>
 800704a:	21ea      	movs	r1, #234	; 0xea
 800704c:	4bc7      	ldr	r3, [pc, #796]	; (800736c <_dtoa_r+0x348>)
 800704e:	48c8      	ldr	r0, [pc, #800]	; (8007370 <_dtoa_r+0x34c>)
 8007050:	f001 fc42 	bl	80088d8 <__assert_func>
 8007054:	6044      	str	r4, [r0, #4]
 8007056:	6084      	str	r4, [r0, #8]
 8007058:	6004      	str	r4, [r0, #0]
 800705a:	60c4      	str	r4, [r0, #12]
 800705c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705e:	6819      	ldr	r1, [r3, #0]
 8007060:	2900      	cmp	r1, #0
 8007062:	d00a      	beq.n	800707a <_dtoa_r+0x56>
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	2301      	movs	r3, #1
 8007068:	4093      	lsls	r3, r2
 800706a:	604a      	str	r2, [r1, #4]
 800706c:	608b      	str	r3, [r1, #8]
 800706e:	0038      	movs	r0, r7
 8007070:	f000 fe58 	bl	8007d24 <_Bfree>
 8007074:	2200      	movs	r2, #0
 8007076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007078:	601a      	str	r2, [r3, #0]
 800707a:	9b03      	ldr	r3, [sp, #12]
 800707c:	2b00      	cmp	r3, #0
 800707e:	da20      	bge.n	80070c2 <_dtoa_r+0x9e>
 8007080:	2301      	movs	r3, #1
 8007082:	602b      	str	r3, [r5, #0]
 8007084:	9b03      	ldr	r3, [sp, #12]
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	085b      	lsrs	r3, r3, #1
 800708a:	9309      	str	r3, [sp, #36]	; 0x24
 800708c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800708e:	4bb9      	ldr	r3, [pc, #740]	; (8007374 <_dtoa_r+0x350>)
 8007090:	4ab8      	ldr	r2, [pc, #736]	; (8007374 <_dtoa_r+0x350>)
 8007092:	402b      	ands	r3, r5
 8007094:	4293      	cmp	r3, r2
 8007096:	d117      	bne.n	80070c8 <_dtoa_r+0xa4>
 8007098:	4bb7      	ldr	r3, [pc, #732]	; (8007378 <_dtoa_r+0x354>)
 800709a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800709c:	0328      	lsls	r0, r5, #12
 800709e:	6013      	str	r3, [r2, #0]
 80070a0:	9b02      	ldr	r3, [sp, #8]
 80070a2:	0b00      	lsrs	r0, r0, #12
 80070a4:	4318      	orrs	r0, r3
 80070a6:	d101      	bne.n	80070ac <_dtoa_r+0x88>
 80070a8:	f000 fdbf 	bl	8007c2a <_dtoa_r+0xc06>
 80070ac:	48b3      	ldr	r0, [pc, #716]	; (800737c <_dtoa_r+0x358>)
 80070ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80070b0:	9006      	str	r0, [sp, #24]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <_dtoa_r+0x98>
 80070b6:	4bb2      	ldr	r3, [pc, #712]	; (8007380 <_dtoa_r+0x35c>)
 80070b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80070ba:	6013      	str	r3, [r2, #0]
 80070bc:	9806      	ldr	r0, [sp, #24]
 80070be:	b01d      	add	sp, #116	; 0x74
 80070c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070c2:	2300      	movs	r3, #0
 80070c4:	602b      	str	r3, [r5, #0]
 80070c6:	e7e1      	b.n	800708c <_dtoa_r+0x68>
 80070c8:	9b08      	ldr	r3, [sp, #32]
 80070ca:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80070cc:	9312      	str	r3, [sp, #72]	; 0x48
 80070ce:	9413      	str	r4, [sp, #76]	; 0x4c
 80070d0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80070d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80070d4:	2200      	movs	r2, #0
 80070d6:	2300      	movs	r3, #0
 80070d8:	f7f9 f9b8 	bl	800044c <__aeabi_dcmpeq>
 80070dc:	1e04      	subs	r4, r0, #0
 80070de:	d009      	beq.n	80070f4 <_dtoa_r+0xd0>
 80070e0:	2301      	movs	r3, #1
 80070e2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80070e4:	6013      	str	r3, [r2, #0]
 80070e6:	4ba7      	ldr	r3, [pc, #668]	; (8007384 <_dtoa_r+0x360>)
 80070e8:	9306      	str	r3, [sp, #24]
 80070ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d0e5      	beq.n	80070bc <_dtoa_r+0x98>
 80070f0:	4ba5      	ldr	r3, [pc, #660]	; (8007388 <_dtoa_r+0x364>)
 80070f2:	e7e1      	b.n	80070b8 <_dtoa_r+0x94>
 80070f4:	ab1a      	add	r3, sp, #104	; 0x68
 80070f6:	9301      	str	r3, [sp, #4]
 80070f8:	ab1b      	add	r3, sp, #108	; 0x6c
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	0038      	movs	r0, r7
 80070fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007100:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007102:	f001 f903 	bl	800830c <__d2b>
 8007106:	006e      	lsls	r6, r5, #1
 8007108:	9005      	str	r0, [sp, #20]
 800710a:	0d76      	lsrs	r6, r6, #21
 800710c:	d100      	bne.n	8007110 <_dtoa_r+0xec>
 800710e:	e07c      	b.n	800720a <_dtoa_r+0x1e6>
 8007110:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007112:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007114:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007116:	4a9d      	ldr	r2, [pc, #628]	; (800738c <_dtoa_r+0x368>)
 8007118:	031b      	lsls	r3, r3, #12
 800711a:	0b1b      	lsrs	r3, r3, #12
 800711c:	431a      	orrs	r2, r3
 800711e:	0011      	movs	r1, r2
 8007120:	4b9b      	ldr	r3, [pc, #620]	; (8007390 <_dtoa_r+0x36c>)
 8007122:	9418      	str	r4, [sp, #96]	; 0x60
 8007124:	18f6      	adds	r6, r6, r3
 8007126:	2200      	movs	r2, #0
 8007128:	4b9a      	ldr	r3, [pc, #616]	; (8007394 <_dtoa_r+0x370>)
 800712a:	f7fa fb67 	bl	80017fc <__aeabi_dsub>
 800712e:	4a9a      	ldr	r2, [pc, #616]	; (8007398 <_dtoa_r+0x374>)
 8007130:	4b9a      	ldr	r3, [pc, #616]	; (800739c <_dtoa_r+0x378>)
 8007132:	f7fa f8f7 	bl	8001324 <__aeabi_dmul>
 8007136:	4a9a      	ldr	r2, [pc, #616]	; (80073a0 <_dtoa_r+0x37c>)
 8007138:	4b9a      	ldr	r3, [pc, #616]	; (80073a4 <_dtoa_r+0x380>)
 800713a:	f7f9 f9b5 	bl	80004a8 <__aeabi_dadd>
 800713e:	0004      	movs	r4, r0
 8007140:	0030      	movs	r0, r6
 8007142:	000d      	movs	r5, r1
 8007144:	f7fa ff40 	bl	8001fc8 <__aeabi_i2d>
 8007148:	4a97      	ldr	r2, [pc, #604]	; (80073a8 <_dtoa_r+0x384>)
 800714a:	4b98      	ldr	r3, [pc, #608]	; (80073ac <_dtoa_r+0x388>)
 800714c:	f7fa f8ea 	bl	8001324 <__aeabi_dmul>
 8007150:	0002      	movs	r2, r0
 8007152:	000b      	movs	r3, r1
 8007154:	0020      	movs	r0, r4
 8007156:	0029      	movs	r1, r5
 8007158:	f7f9 f9a6 	bl	80004a8 <__aeabi_dadd>
 800715c:	0004      	movs	r4, r0
 800715e:	000d      	movs	r5, r1
 8007160:	f7fa fefc 	bl	8001f5c <__aeabi_d2iz>
 8007164:	2200      	movs	r2, #0
 8007166:	9002      	str	r0, [sp, #8]
 8007168:	2300      	movs	r3, #0
 800716a:	0020      	movs	r0, r4
 800716c:	0029      	movs	r1, r5
 800716e:	f7f9 f973 	bl	8000458 <__aeabi_dcmplt>
 8007172:	2800      	cmp	r0, #0
 8007174:	d00b      	beq.n	800718e <_dtoa_r+0x16a>
 8007176:	9802      	ldr	r0, [sp, #8]
 8007178:	f7fa ff26 	bl	8001fc8 <__aeabi_i2d>
 800717c:	002b      	movs	r3, r5
 800717e:	0022      	movs	r2, r4
 8007180:	f7f9 f964 	bl	800044c <__aeabi_dcmpeq>
 8007184:	4243      	negs	r3, r0
 8007186:	4158      	adcs	r0, r3
 8007188:	9b02      	ldr	r3, [sp, #8]
 800718a:	1a1b      	subs	r3, r3, r0
 800718c:	9302      	str	r3, [sp, #8]
 800718e:	2301      	movs	r3, #1
 8007190:	9316      	str	r3, [sp, #88]	; 0x58
 8007192:	9b02      	ldr	r3, [sp, #8]
 8007194:	2b16      	cmp	r3, #22
 8007196:	d80f      	bhi.n	80071b8 <_dtoa_r+0x194>
 8007198:	9812      	ldr	r0, [sp, #72]	; 0x48
 800719a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800719c:	00da      	lsls	r2, r3, #3
 800719e:	4b84      	ldr	r3, [pc, #528]	; (80073b0 <_dtoa_r+0x38c>)
 80071a0:	189b      	adds	r3, r3, r2
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f7f9 f957 	bl	8000458 <__aeabi_dcmplt>
 80071aa:	2800      	cmp	r0, #0
 80071ac:	d049      	beq.n	8007242 <_dtoa_r+0x21e>
 80071ae:	9b02      	ldr	r3, [sp, #8]
 80071b0:	3b01      	subs	r3, #1
 80071b2:	9302      	str	r3, [sp, #8]
 80071b4:	2300      	movs	r3, #0
 80071b6:	9316      	str	r3, [sp, #88]	; 0x58
 80071b8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80071ba:	1b9e      	subs	r6, r3, r6
 80071bc:	2300      	movs	r3, #0
 80071be:	930a      	str	r3, [sp, #40]	; 0x28
 80071c0:	0033      	movs	r3, r6
 80071c2:	3b01      	subs	r3, #1
 80071c4:	930d      	str	r3, [sp, #52]	; 0x34
 80071c6:	d504      	bpl.n	80071d2 <_dtoa_r+0x1ae>
 80071c8:	2301      	movs	r3, #1
 80071ca:	1b9b      	subs	r3, r3, r6
 80071cc:	930a      	str	r3, [sp, #40]	; 0x28
 80071ce:	2300      	movs	r3, #0
 80071d0:	930d      	str	r3, [sp, #52]	; 0x34
 80071d2:	9b02      	ldr	r3, [sp, #8]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	db36      	blt.n	8007246 <_dtoa_r+0x222>
 80071d8:	9a02      	ldr	r2, [sp, #8]
 80071da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071dc:	4694      	mov	ip, r2
 80071de:	4463      	add	r3, ip
 80071e0:	930d      	str	r3, [sp, #52]	; 0x34
 80071e2:	2300      	movs	r3, #0
 80071e4:	9215      	str	r2, [sp, #84]	; 0x54
 80071e6:	930e      	str	r3, [sp, #56]	; 0x38
 80071e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071ea:	2401      	movs	r4, #1
 80071ec:	2b09      	cmp	r3, #9
 80071ee:	d864      	bhi.n	80072ba <_dtoa_r+0x296>
 80071f0:	2b05      	cmp	r3, #5
 80071f2:	dd02      	ble.n	80071fa <_dtoa_r+0x1d6>
 80071f4:	2400      	movs	r4, #0
 80071f6:	3b04      	subs	r3, #4
 80071f8:	9322      	str	r3, [sp, #136]	; 0x88
 80071fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071fc:	1e98      	subs	r0, r3, #2
 80071fe:	2803      	cmp	r0, #3
 8007200:	d864      	bhi.n	80072cc <_dtoa_r+0x2a8>
 8007202:	f7f8 ff89 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007206:	3829      	.short	0x3829
 8007208:	5836      	.short	0x5836
 800720a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800720c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800720e:	189e      	adds	r6, r3, r2
 8007210:	4b68      	ldr	r3, [pc, #416]	; (80073b4 <_dtoa_r+0x390>)
 8007212:	18f2      	adds	r2, r6, r3
 8007214:	2a20      	cmp	r2, #32
 8007216:	dd0f      	ble.n	8007238 <_dtoa_r+0x214>
 8007218:	2340      	movs	r3, #64	; 0x40
 800721a:	1a9b      	subs	r3, r3, r2
 800721c:	409d      	lsls	r5, r3
 800721e:	4b66      	ldr	r3, [pc, #408]	; (80073b8 <_dtoa_r+0x394>)
 8007220:	9802      	ldr	r0, [sp, #8]
 8007222:	18f3      	adds	r3, r6, r3
 8007224:	40d8      	lsrs	r0, r3
 8007226:	4328      	orrs	r0, r5
 8007228:	f7fa fefe 	bl	8002028 <__aeabi_ui2d>
 800722c:	2301      	movs	r3, #1
 800722e:	4c63      	ldr	r4, [pc, #396]	; (80073bc <_dtoa_r+0x398>)
 8007230:	3e01      	subs	r6, #1
 8007232:	1909      	adds	r1, r1, r4
 8007234:	9318      	str	r3, [sp, #96]	; 0x60
 8007236:	e776      	b.n	8007126 <_dtoa_r+0x102>
 8007238:	2320      	movs	r3, #32
 800723a:	9802      	ldr	r0, [sp, #8]
 800723c:	1a9b      	subs	r3, r3, r2
 800723e:	4098      	lsls	r0, r3
 8007240:	e7f2      	b.n	8007228 <_dtoa_r+0x204>
 8007242:	9016      	str	r0, [sp, #88]	; 0x58
 8007244:	e7b8      	b.n	80071b8 <_dtoa_r+0x194>
 8007246:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007248:	9a02      	ldr	r2, [sp, #8]
 800724a:	1a9b      	subs	r3, r3, r2
 800724c:	930a      	str	r3, [sp, #40]	; 0x28
 800724e:	4253      	negs	r3, r2
 8007250:	930e      	str	r3, [sp, #56]	; 0x38
 8007252:	2300      	movs	r3, #0
 8007254:	9315      	str	r3, [sp, #84]	; 0x54
 8007256:	e7c7      	b.n	80071e8 <_dtoa_r+0x1c4>
 8007258:	2300      	movs	r3, #0
 800725a:	930f      	str	r3, [sp, #60]	; 0x3c
 800725c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800725e:	930c      	str	r3, [sp, #48]	; 0x30
 8007260:	9307      	str	r3, [sp, #28]
 8007262:	2b00      	cmp	r3, #0
 8007264:	dc13      	bgt.n	800728e <_dtoa_r+0x26a>
 8007266:	2301      	movs	r3, #1
 8007268:	001a      	movs	r2, r3
 800726a:	930c      	str	r3, [sp, #48]	; 0x30
 800726c:	9307      	str	r3, [sp, #28]
 800726e:	9223      	str	r2, [sp, #140]	; 0x8c
 8007270:	e00d      	b.n	800728e <_dtoa_r+0x26a>
 8007272:	2301      	movs	r3, #1
 8007274:	e7f1      	b.n	800725a <_dtoa_r+0x236>
 8007276:	2300      	movs	r3, #0
 8007278:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800727a:	930f      	str	r3, [sp, #60]	; 0x3c
 800727c:	4694      	mov	ip, r2
 800727e:	9b02      	ldr	r3, [sp, #8]
 8007280:	4463      	add	r3, ip
 8007282:	930c      	str	r3, [sp, #48]	; 0x30
 8007284:	3301      	adds	r3, #1
 8007286:	9307      	str	r3, [sp, #28]
 8007288:	2b00      	cmp	r3, #0
 800728a:	dc00      	bgt.n	800728e <_dtoa_r+0x26a>
 800728c:	2301      	movs	r3, #1
 800728e:	2200      	movs	r2, #0
 8007290:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007292:	6042      	str	r2, [r0, #4]
 8007294:	3204      	adds	r2, #4
 8007296:	0015      	movs	r5, r2
 8007298:	3514      	adds	r5, #20
 800729a:	6841      	ldr	r1, [r0, #4]
 800729c:	429d      	cmp	r5, r3
 800729e:	d919      	bls.n	80072d4 <_dtoa_r+0x2b0>
 80072a0:	0038      	movs	r0, r7
 80072a2:	f000 fcfb 	bl	8007c9c <_Balloc>
 80072a6:	9006      	str	r0, [sp, #24]
 80072a8:	2800      	cmp	r0, #0
 80072aa:	d117      	bne.n	80072dc <_dtoa_r+0x2b8>
 80072ac:	21d5      	movs	r1, #213	; 0xd5
 80072ae:	0002      	movs	r2, r0
 80072b0:	4b43      	ldr	r3, [pc, #268]	; (80073c0 <_dtoa_r+0x39c>)
 80072b2:	0049      	lsls	r1, r1, #1
 80072b4:	e6cb      	b.n	800704e <_dtoa_r+0x2a>
 80072b6:	2301      	movs	r3, #1
 80072b8:	e7de      	b.n	8007278 <_dtoa_r+0x254>
 80072ba:	2300      	movs	r3, #0
 80072bc:	940f      	str	r4, [sp, #60]	; 0x3c
 80072be:	9322      	str	r3, [sp, #136]	; 0x88
 80072c0:	3b01      	subs	r3, #1
 80072c2:	930c      	str	r3, [sp, #48]	; 0x30
 80072c4:	9307      	str	r3, [sp, #28]
 80072c6:	2200      	movs	r2, #0
 80072c8:	3313      	adds	r3, #19
 80072ca:	e7d0      	b.n	800726e <_dtoa_r+0x24a>
 80072cc:	2301      	movs	r3, #1
 80072ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80072d0:	3b02      	subs	r3, #2
 80072d2:	e7f6      	b.n	80072c2 <_dtoa_r+0x29e>
 80072d4:	3101      	adds	r1, #1
 80072d6:	6041      	str	r1, [r0, #4]
 80072d8:	0052      	lsls	r2, r2, #1
 80072da:	e7dc      	b.n	8007296 <_dtoa_r+0x272>
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	9a06      	ldr	r2, [sp, #24]
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	9b07      	ldr	r3, [sp, #28]
 80072e4:	2b0e      	cmp	r3, #14
 80072e6:	d900      	bls.n	80072ea <_dtoa_r+0x2c6>
 80072e8:	e0eb      	b.n	80074c2 <_dtoa_r+0x49e>
 80072ea:	2c00      	cmp	r4, #0
 80072ec:	d100      	bne.n	80072f0 <_dtoa_r+0x2cc>
 80072ee:	e0e8      	b.n	80074c2 <_dtoa_r+0x49e>
 80072f0:	9b02      	ldr	r3, [sp, #8]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	dd68      	ble.n	80073c8 <_dtoa_r+0x3a4>
 80072f6:	001a      	movs	r2, r3
 80072f8:	210f      	movs	r1, #15
 80072fa:	4b2d      	ldr	r3, [pc, #180]	; (80073b0 <_dtoa_r+0x38c>)
 80072fc:	400a      	ands	r2, r1
 80072fe:	00d2      	lsls	r2, r2, #3
 8007300:	189b      	adds	r3, r3, r2
 8007302:	681d      	ldr	r5, [r3, #0]
 8007304:	685e      	ldr	r6, [r3, #4]
 8007306:	9b02      	ldr	r3, [sp, #8]
 8007308:	111c      	asrs	r4, r3, #4
 800730a:	2302      	movs	r3, #2
 800730c:	9310      	str	r3, [sp, #64]	; 0x40
 800730e:	9b02      	ldr	r3, [sp, #8]
 8007310:	05db      	lsls	r3, r3, #23
 8007312:	d50b      	bpl.n	800732c <_dtoa_r+0x308>
 8007314:	4b2b      	ldr	r3, [pc, #172]	; (80073c4 <_dtoa_r+0x3a0>)
 8007316:	400c      	ands	r4, r1
 8007318:	6a1a      	ldr	r2, [r3, #32]
 800731a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800731e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007320:	f7f9 fbfe 	bl	8000b20 <__aeabi_ddiv>
 8007324:	2303      	movs	r3, #3
 8007326:	9008      	str	r0, [sp, #32]
 8007328:	9109      	str	r1, [sp, #36]	; 0x24
 800732a:	9310      	str	r3, [sp, #64]	; 0x40
 800732c:	4b25      	ldr	r3, [pc, #148]	; (80073c4 <_dtoa_r+0x3a0>)
 800732e:	9314      	str	r3, [sp, #80]	; 0x50
 8007330:	2c00      	cmp	r4, #0
 8007332:	d108      	bne.n	8007346 <_dtoa_r+0x322>
 8007334:	9808      	ldr	r0, [sp, #32]
 8007336:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007338:	002a      	movs	r2, r5
 800733a:	0033      	movs	r3, r6
 800733c:	f7f9 fbf0 	bl	8000b20 <__aeabi_ddiv>
 8007340:	9008      	str	r0, [sp, #32]
 8007342:	9109      	str	r1, [sp, #36]	; 0x24
 8007344:	e05c      	b.n	8007400 <_dtoa_r+0x3dc>
 8007346:	2301      	movs	r3, #1
 8007348:	421c      	tst	r4, r3
 800734a:	d00b      	beq.n	8007364 <_dtoa_r+0x340>
 800734c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800734e:	0028      	movs	r0, r5
 8007350:	3301      	adds	r3, #1
 8007352:	9310      	str	r3, [sp, #64]	; 0x40
 8007354:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007356:	0031      	movs	r1, r6
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f7f9 ffe2 	bl	8001324 <__aeabi_dmul>
 8007360:	0005      	movs	r5, r0
 8007362:	000e      	movs	r6, r1
 8007364:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007366:	1064      	asrs	r4, r4, #1
 8007368:	3308      	adds	r3, #8
 800736a:	e7e0      	b.n	800732e <_dtoa_r+0x30a>
 800736c:	0800964d 	.word	0x0800964d
 8007370:	08009664 	.word	0x08009664
 8007374:	7ff00000 	.word	0x7ff00000
 8007378:	0000270f 	.word	0x0000270f
 800737c:	08009649 	.word	0x08009649
 8007380:	0800964c 	.word	0x0800964c
 8007384:	0800961c 	.word	0x0800961c
 8007388:	0800961d 	.word	0x0800961d
 800738c:	3ff00000 	.word	0x3ff00000
 8007390:	fffffc01 	.word	0xfffffc01
 8007394:	3ff80000 	.word	0x3ff80000
 8007398:	636f4361 	.word	0x636f4361
 800739c:	3fd287a7 	.word	0x3fd287a7
 80073a0:	8b60c8b3 	.word	0x8b60c8b3
 80073a4:	3fc68a28 	.word	0x3fc68a28
 80073a8:	509f79fb 	.word	0x509f79fb
 80073ac:	3fd34413 	.word	0x3fd34413
 80073b0:	08009758 	.word	0x08009758
 80073b4:	00000432 	.word	0x00000432
 80073b8:	00000412 	.word	0x00000412
 80073bc:	fe100000 	.word	0xfe100000
 80073c0:	080096bf 	.word	0x080096bf
 80073c4:	08009730 	.word	0x08009730
 80073c8:	2302      	movs	r3, #2
 80073ca:	9310      	str	r3, [sp, #64]	; 0x40
 80073cc:	9b02      	ldr	r3, [sp, #8]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d016      	beq.n	8007400 <_dtoa_r+0x3dc>
 80073d2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80073d4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80073d6:	425c      	negs	r4, r3
 80073d8:	230f      	movs	r3, #15
 80073da:	4ab6      	ldr	r2, [pc, #728]	; (80076b4 <_dtoa_r+0x690>)
 80073dc:	4023      	ands	r3, r4
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	18d3      	adds	r3, r2, r3
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f7f9 ff9d 	bl	8001324 <__aeabi_dmul>
 80073ea:	2601      	movs	r6, #1
 80073ec:	2300      	movs	r3, #0
 80073ee:	9008      	str	r0, [sp, #32]
 80073f0:	9109      	str	r1, [sp, #36]	; 0x24
 80073f2:	4db1      	ldr	r5, [pc, #708]	; (80076b8 <_dtoa_r+0x694>)
 80073f4:	1124      	asrs	r4, r4, #4
 80073f6:	2c00      	cmp	r4, #0
 80073f8:	d000      	beq.n	80073fc <_dtoa_r+0x3d8>
 80073fa:	e094      	b.n	8007526 <_dtoa_r+0x502>
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d19f      	bne.n	8007340 <_dtoa_r+0x31c>
 8007400:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007402:	2b00      	cmp	r3, #0
 8007404:	d100      	bne.n	8007408 <_dtoa_r+0x3e4>
 8007406:	e09b      	b.n	8007540 <_dtoa_r+0x51c>
 8007408:	9c08      	ldr	r4, [sp, #32]
 800740a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800740c:	2200      	movs	r2, #0
 800740e:	0020      	movs	r0, r4
 8007410:	0029      	movs	r1, r5
 8007412:	4baa      	ldr	r3, [pc, #680]	; (80076bc <_dtoa_r+0x698>)
 8007414:	f7f9 f820 	bl	8000458 <__aeabi_dcmplt>
 8007418:	2800      	cmp	r0, #0
 800741a:	d100      	bne.n	800741e <_dtoa_r+0x3fa>
 800741c:	e090      	b.n	8007540 <_dtoa_r+0x51c>
 800741e:	9b07      	ldr	r3, [sp, #28]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d100      	bne.n	8007426 <_dtoa_r+0x402>
 8007424:	e08c      	b.n	8007540 <_dtoa_r+0x51c>
 8007426:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007428:	2b00      	cmp	r3, #0
 800742a:	dd46      	ble.n	80074ba <_dtoa_r+0x496>
 800742c:	9b02      	ldr	r3, [sp, #8]
 800742e:	2200      	movs	r2, #0
 8007430:	0020      	movs	r0, r4
 8007432:	0029      	movs	r1, r5
 8007434:	1e5e      	subs	r6, r3, #1
 8007436:	4ba2      	ldr	r3, [pc, #648]	; (80076c0 <_dtoa_r+0x69c>)
 8007438:	f7f9 ff74 	bl	8001324 <__aeabi_dmul>
 800743c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800743e:	9008      	str	r0, [sp, #32]
 8007440:	9109      	str	r1, [sp, #36]	; 0x24
 8007442:	3301      	adds	r3, #1
 8007444:	9310      	str	r3, [sp, #64]	; 0x40
 8007446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007448:	9810      	ldr	r0, [sp, #64]	; 0x40
 800744a:	9c08      	ldr	r4, [sp, #32]
 800744c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800744e:	9314      	str	r3, [sp, #80]	; 0x50
 8007450:	f7fa fdba 	bl	8001fc8 <__aeabi_i2d>
 8007454:	0022      	movs	r2, r4
 8007456:	002b      	movs	r3, r5
 8007458:	f7f9 ff64 	bl	8001324 <__aeabi_dmul>
 800745c:	2200      	movs	r2, #0
 800745e:	4b99      	ldr	r3, [pc, #612]	; (80076c4 <_dtoa_r+0x6a0>)
 8007460:	f7f9 f822 	bl	80004a8 <__aeabi_dadd>
 8007464:	9010      	str	r0, [sp, #64]	; 0x40
 8007466:	9111      	str	r1, [sp, #68]	; 0x44
 8007468:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800746a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800746c:	9208      	str	r2, [sp, #32]
 800746e:	9309      	str	r3, [sp, #36]	; 0x24
 8007470:	4a95      	ldr	r2, [pc, #596]	; (80076c8 <_dtoa_r+0x6a4>)
 8007472:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007474:	4694      	mov	ip, r2
 8007476:	4463      	add	r3, ip
 8007478:	9317      	str	r3, [sp, #92]	; 0x5c
 800747a:	9309      	str	r3, [sp, #36]	; 0x24
 800747c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800747e:	2b00      	cmp	r3, #0
 8007480:	d161      	bne.n	8007546 <_dtoa_r+0x522>
 8007482:	2200      	movs	r2, #0
 8007484:	0020      	movs	r0, r4
 8007486:	0029      	movs	r1, r5
 8007488:	4b90      	ldr	r3, [pc, #576]	; (80076cc <_dtoa_r+0x6a8>)
 800748a:	f7fa f9b7 	bl	80017fc <__aeabi_dsub>
 800748e:	9a08      	ldr	r2, [sp, #32]
 8007490:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007492:	0004      	movs	r4, r0
 8007494:	000d      	movs	r5, r1
 8007496:	f7f8 fff3 	bl	8000480 <__aeabi_dcmpgt>
 800749a:	2800      	cmp	r0, #0
 800749c:	d000      	beq.n	80074a0 <_dtoa_r+0x47c>
 800749e:	e2af      	b.n	8007a00 <_dtoa_r+0x9dc>
 80074a0:	488b      	ldr	r0, [pc, #556]	; (80076d0 <_dtoa_r+0x6ac>)
 80074a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80074a4:	4684      	mov	ip, r0
 80074a6:	4461      	add	r1, ip
 80074a8:	000b      	movs	r3, r1
 80074aa:	0020      	movs	r0, r4
 80074ac:	0029      	movs	r1, r5
 80074ae:	9a08      	ldr	r2, [sp, #32]
 80074b0:	f7f8 ffd2 	bl	8000458 <__aeabi_dcmplt>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d000      	beq.n	80074ba <_dtoa_r+0x496>
 80074b8:	e29f      	b.n	80079fa <_dtoa_r+0x9d6>
 80074ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074bc:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80074be:	9308      	str	r3, [sp, #32]
 80074c0:	9409      	str	r4, [sp, #36]	; 0x24
 80074c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	da00      	bge.n	80074ca <_dtoa_r+0x4a6>
 80074c8:	e172      	b.n	80077b0 <_dtoa_r+0x78c>
 80074ca:	9a02      	ldr	r2, [sp, #8]
 80074cc:	2a0e      	cmp	r2, #14
 80074ce:	dd00      	ble.n	80074d2 <_dtoa_r+0x4ae>
 80074d0:	e16e      	b.n	80077b0 <_dtoa_r+0x78c>
 80074d2:	4b78      	ldr	r3, [pc, #480]	; (80076b4 <_dtoa_r+0x690>)
 80074d4:	00d2      	lsls	r2, r2, #3
 80074d6:	189b      	adds	r3, r3, r2
 80074d8:	685c      	ldr	r4, [r3, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	930a      	str	r3, [sp, #40]	; 0x28
 80074de:	940b      	str	r4, [sp, #44]	; 0x2c
 80074e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	db00      	blt.n	80074e8 <_dtoa_r+0x4c4>
 80074e6:	e0f7      	b.n	80076d8 <_dtoa_r+0x6b4>
 80074e8:	9b07      	ldr	r3, [sp, #28]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dd00      	ble.n	80074f0 <_dtoa_r+0x4cc>
 80074ee:	e0f3      	b.n	80076d8 <_dtoa_r+0x6b4>
 80074f0:	d000      	beq.n	80074f4 <_dtoa_r+0x4d0>
 80074f2:	e282      	b.n	80079fa <_dtoa_r+0x9d6>
 80074f4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80074f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80074f8:	2200      	movs	r2, #0
 80074fa:	4b74      	ldr	r3, [pc, #464]	; (80076cc <_dtoa_r+0x6a8>)
 80074fc:	f7f9 ff12 	bl	8001324 <__aeabi_dmul>
 8007500:	9a08      	ldr	r2, [sp, #32]
 8007502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007504:	f7f8 ffc6 	bl	8000494 <__aeabi_dcmpge>
 8007508:	9e07      	ldr	r6, [sp, #28]
 800750a:	0035      	movs	r5, r6
 800750c:	2800      	cmp	r0, #0
 800750e:	d000      	beq.n	8007512 <_dtoa_r+0x4ee>
 8007510:	e259      	b.n	80079c6 <_dtoa_r+0x9a2>
 8007512:	9b06      	ldr	r3, [sp, #24]
 8007514:	9a06      	ldr	r2, [sp, #24]
 8007516:	3301      	adds	r3, #1
 8007518:	9308      	str	r3, [sp, #32]
 800751a:	2331      	movs	r3, #49	; 0x31
 800751c:	7013      	strb	r3, [r2, #0]
 800751e:	9b02      	ldr	r3, [sp, #8]
 8007520:	3301      	adds	r3, #1
 8007522:	9302      	str	r3, [sp, #8]
 8007524:	e254      	b.n	80079d0 <_dtoa_r+0x9ac>
 8007526:	4234      	tst	r4, r6
 8007528:	d007      	beq.n	800753a <_dtoa_r+0x516>
 800752a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800752c:	3301      	adds	r3, #1
 800752e:	9310      	str	r3, [sp, #64]	; 0x40
 8007530:	682a      	ldr	r2, [r5, #0]
 8007532:	686b      	ldr	r3, [r5, #4]
 8007534:	f7f9 fef6 	bl	8001324 <__aeabi_dmul>
 8007538:	0033      	movs	r3, r6
 800753a:	1064      	asrs	r4, r4, #1
 800753c:	3508      	adds	r5, #8
 800753e:	e75a      	b.n	80073f6 <_dtoa_r+0x3d2>
 8007540:	9e02      	ldr	r6, [sp, #8]
 8007542:	9b07      	ldr	r3, [sp, #28]
 8007544:	e780      	b.n	8007448 <_dtoa_r+0x424>
 8007546:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007548:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800754a:	1e5a      	subs	r2, r3, #1
 800754c:	4b59      	ldr	r3, [pc, #356]	; (80076b4 <_dtoa_r+0x690>)
 800754e:	00d2      	lsls	r2, r2, #3
 8007550:	189b      	adds	r3, r3, r2
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	2900      	cmp	r1, #0
 8007558:	d051      	beq.n	80075fe <_dtoa_r+0x5da>
 800755a:	2000      	movs	r0, #0
 800755c:	495d      	ldr	r1, [pc, #372]	; (80076d4 <_dtoa_r+0x6b0>)
 800755e:	f7f9 fadf 	bl	8000b20 <__aeabi_ddiv>
 8007562:	9a08      	ldr	r2, [sp, #32]
 8007564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007566:	f7fa f949 	bl	80017fc <__aeabi_dsub>
 800756a:	9a06      	ldr	r2, [sp, #24]
 800756c:	9b06      	ldr	r3, [sp, #24]
 800756e:	4694      	mov	ip, r2
 8007570:	9317      	str	r3, [sp, #92]	; 0x5c
 8007572:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007574:	9010      	str	r0, [sp, #64]	; 0x40
 8007576:	9111      	str	r1, [sp, #68]	; 0x44
 8007578:	4463      	add	r3, ip
 800757a:	9319      	str	r3, [sp, #100]	; 0x64
 800757c:	0029      	movs	r1, r5
 800757e:	0020      	movs	r0, r4
 8007580:	f7fa fcec 	bl	8001f5c <__aeabi_d2iz>
 8007584:	9014      	str	r0, [sp, #80]	; 0x50
 8007586:	f7fa fd1f 	bl	8001fc8 <__aeabi_i2d>
 800758a:	0002      	movs	r2, r0
 800758c:	000b      	movs	r3, r1
 800758e:	0020      	movs	r0, r4
 8007590:	0029      	movs	r1, r5
 8007592:	f7fa f933 	bl	80017fc <__aeabi_dsub>
 8007596:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007598:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800759a:	3301      	adds	r3, #1
 800759c:	9308      	str	r3, [sp, #32]
 800759e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075a0:	0004      	movs	r4, r0
 80075a2:	3330      	adds	r3, #48	; 0x30
 80075a4:	7013      	strb	r3, [r2, #0]
 80075a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80075a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075aa:	000d      	movs	r5, r1
 80075ac:	f7f8 ff54 	bl	8000458 <__aeabi_dcmplt>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d175      	bne.n	80076a0 <_dtoa_r+0x67c>
 80075b4:	0022      	movs	r2, r4
 80075b6:	002b      	movs	r3, r5
 80075b8:	2000      	movs	r0, #0
 80075ba:	4940      	ldr	r1, [pc, #256]	; (80076bc <_dtoa_r+0x698>)
 80075bc:	f7fa f91e 	bl	80017fc <__aeabi_dsub>
 80075c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80075c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075c4:	f7f8 ff48 	bl	8000458 <__aeabi_dcmplt>
 80075c8:	2800      	cmp	r0, #0
 80075ca:	d000      	beq.n	80075ce <_dtoa_r+0x5aa>
 80075cc:	e0d2      	b.n	8007774 <_dtoa_r+0x750>
 80075ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80075d0:	9a08      	ldr	r2, [sp, #32]
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d100      	bne.n	80075d8 <_dtoa_r+0x5b4>
 80075d6:	e770      	b.n	80074ba <_dtoa_r+0x496>
 80075d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80075da:	9911      	ldr	r1, [sp, #68]	; 0x44
 80075dc:	2200      	movs	r2, #0
 80075de:	4b38      	ldr	r3, [pc, #224]	; (80076c0 <_dtoa_r+0x69c>)
 80075e0:	f7f9 fea0 	bl	8001324 <__aeabi_dmul>
 80075e4:	4b36      	ldr	r3, [pc, #216]	; (80076c0 <_dtoa_r+0x69c>)
 80075e6:	9010      	str	r0, [sp, #64]	; 0x40
 80075e8:	9111      	str	r1, [sp, #68]	; 0x44
 80075ea:	2200      	movs	r2, #0
 80075ec:	0020      	movs	r0, r4
 80075ee:	0029      	movs	r1, r5
 80075f0:	f7f9 fe98 	bl	8001324 <__aeabi_dmul>
 80075f4:	9b08      	ldr	r3, [sp, #32]
 80075f6:	0004      	movs	r4, r0
 80075f8:	000d      	movs	r5, r1
 80075fa:	9317      	str	r3, [sp, #92]	; 0x5c
 80075fc:	e7be      	b.n	800757c <_dtoa_r+0x558>
 80075fe:	9808      	ldr	r0, [sp, #32]
 8007600:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007602:	f7f9 fe8f 	bl	8001324 <__aeabi_dmul>
 8007606:	9a06      	ldr	r2, [sp, #24]
 8007608:	9b06      	ldr	r3, [sp, #24]
 800760a:	4694      	mov	ip, r2
 800760c:	9308      	str	r3, [sp, #32]
 800760e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007610:	9010      	str	r0, [sp, #64]	; 0x40
 8007612:	9111      	str	r1, [sp, #68]	; 0x44
 8007614:	4463      	add	r3, ip
 8007616:	9319      	str	r3, [sp, #100]	; 0x64
 8007618:	0029      	movs	r1, r5
 800761a:	0020      	movs	r0, r4
 800761c:	f7fa fc9e 	bl	8001f5c <__aeabi_d2iz>
 8007620:	9017      	str	r0, [sp, #92]	; 0x5c
 8007622:	f7fa fcd1 	bl	8001fc8 <__aeabi_i2d>
 8007626:	0002      	movs	r2, r0
 8007628:	000b      	movs	r3, r1
 800762a:	0020      	movs	r0, r4
 800762c:	0029      	movs	r1, r5
 800762e:	f7fa f8e5 	bl	80017fc <__aeabi_dsub>
 8007632:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007634:	9a08      	ldr	r2, [sp, #32]
 8007636:	3330      	adds	r3, #48	; 0x30
 8007638:	7013      	strb	r3, [r2, #0]
 800763a:	0013      	movs	r3, r2
 800763c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800763e:	3301      	adds	r3, #1
 8007640:	0004      	movs	r4, r0
 8007642:	000d      	movs	r5, r1
 8007644:	9308      	str	r3, [sp, #32]
 8007646:	4293      	cmp	r3, r2
 8007648:	d12c      	bne.n	80076a4 <_dtoa_r+0x680>
 800764a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800764c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800764e:	9a06      	ldr	r2, [sp, #24]
 8007650:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007652:	4694      	mov	ip, r2
 8007654:	4463      	add	r3, ip
 8007656:	2200      	movs	r2, #0
 8007658:	9308      	str	r3, [sp, #32]
 800765a:	4b1e      	ldr	r3, [pc, #120]	; (80076d4 <_dtoa_r+0x6b0>)
 800765c:	f7f8 ff24 	bl	80004a8 <__aeabi_dadd>
 8007660:	0002      	movs	r2, r0
 8007662:	000b      	movs	r3, r1
 8007664:	0020      	movs	r0, r4
 8007666:	0029      	movs	r1, r5
 8007668:	f7f8 ff0a 	bl	8000480 <__aeabi_dcmpgt>
 800766c:	2800      	cmp	r0, #0
 800766e:	d000      	beq.n	8007672 <_dtoa_r+0x64e>
 8007670:	e080      	b.n	8007774 <_dtoa_r+0x750>
 8007672:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007674:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007676:	2000      	movs	r0, #0
 8007678:	4916      	ldr	r1, [pc, #88]	; (80076d4 <_dtoa_r+0x6b0>)
 800767a:	f7fa f8bf 	bl	80017fc <__aeabi_dsub>
 800767e:	0002      	movs	r2, r0
 8007680:	000b      	movs	r3, r1
 8007682:	0020      	movs	r0, r4
 8007684:	0029      	movs	r1, r5
 8007686:	f7f8 fee7 	bl	8000458 <__aeabi_dcmplt>
 800768a:	2800      	cmp	r0, #0
 800768c:	d100      	bne.n	8007690 <_dtoa_r+0x66c>
 800768e:	e714      	b.n	80074ba <_dtoa_r+0x496>
 8007690:	9b08      	ldr	r3, [sp, #32]
 8007692:	001a      	movs	r2, r3
 8007694:	3a01      	subs	r2, #1
 8007696:	9208      	str	r2, [sp, #32]
 8007698:	7812      	ldrb	r2, [r2, #0]
 800769a:	2a30      	cmp	r2, #48	; 0x30
 800769c:	d0f8      	beq.n	8007690 <_dtoa_r+0x66c>
 800769e:	9308      	str	r3, [sp, #32]
 80076a0:	9602      	str	r6, [sp, #8]
 80076a2:	e055      	b.n	8007750 <_dtoa_r+0x72c>
 80076a4:	2200      	movs	r2, #0
 80076a6:	4b06      	ldr	r3, [pc, #24]	; (80076c0 <_dtoa_r+0x69c>)
 80076a8:	f7f9 fe3c 	bl	8001324 <__aeabi_dmul>
 80076ac:	0004      	movs	r4, r0
 80076ae:	000d      	movs	r5, r1
 80076b0:	e7b2      	b.n	8007618 <_dtoa_r+0x5f4>
 80076b2:	46c0      	nop			; (mov r8, r8)
 80076b4:	08009758 	.word	0x08009758
 80076b8:	08009730 	.word	0x08009730
 80076bc:	3ff00000 	.word	0x3ff00000
 80076c0:	40240000 	.word	0x40240000
 80076c4:	401c0000 	.word	0x401c0000
 80076c8:	fcc00000 	.word	0xfcc00000
 80076cc:	40140000 	.word	0x40140000
 80076d0:	7cc00000 	.word	0x7cc00000
 80076d4:	3fe00000 	.word	0x3fe00000
 80076d8:	9b07      	ldr	r3, [sp, #28]
 80076da:	9e06      	ldr	r6, [sp, #24]
 80076dc:	3b01      	subs	r3, #1
 80076de:	199b      	adds	r3, r3, r6
 80076e0:	930c      	str	r3, [sp, #48]	; 0x30
 80076e2:	9c08      	ldr	r4, [sp, #32]
 80076e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80076e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ea:	0020      	movs	r0, r4
 80076ec:	0029      	movs	r1, r5
 80076ee:	f7f9 fa17 	bl	8000b20 <__aeabi_ddiv>
 80076f2:	f7fa fc33 	bl	8001f5c <__aeabi_d2iz>
 80076f6:	9007      	str	r0, [sp, #28]
 80076f8:	f7fa fc66 	bl	8001fc8 <__aeabi_i2d>
 80076fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007700:	f7f9 fe10 	bl	8001324 <__aeabi_dmul>
 8007704:	0002      	movs	r2, r0
 8007706:	000b      	movs	r3, r1
 8007708:	0020      	movs	r0, r4
 800770a:	0029      	movs	r1, r5
 800770c:	f7fa f876 	bl	80017fc <__aeabi_dsub>
 8007710:	0033      	movs	r3, r6
 8007712:	9a07      	ldr	r2, [sp, #28]
 8007714:	3601      	adds	r6, #1
 8007716:	3230      	adds	r2, #48	; 0x30
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800771c:	9608      	str	r6, [sp, #32]
 800771e:	429a      	cmp	r2, r3
 8007720:	d139      	bne.n	8007796 <_dtoa_r+0x772>
 8007722:	0002      	movs	r2, r0
 8007724:	000b      	movs	r3, r1
 8007726:	f7f8 febf 	bl	80004a8 <__aeabi_dadd>
 800772a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800772c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800772e:	0004      	movs	r4, r0
 8007730:	000d      	movs	r5, r1
 8007732:	f7f8 fea5 	bl	8000480 <__aeabi_dcmpgt>
 8007736:	2800      	cmp	r0, #0
 8007738:	d11b      	bne.n	8007772 <_dtoa_r+0x74e>
 800773a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800773c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800773e:	0020      	movs	r0, r4
 8007740:	0029      	movs	r1, r5
 8007742:	f7f8 fe83 	bl	800044c <__aeabi_dcmpeq>
 8007746:	2800      	cmp	r0, #0
 8007748:	d002      	beq.n	8007750 <_dtoa_r+0x72c>
 800774a:	9b07      	ldr	r3, [sp, #28]
 800774c:	07db      	lsls	r3, r3, #31
 800774e:	d410      	bmi.n	8007772 <_dtoa_r+0x74e>
 8007750:	0038      	movs	r0, r7
 8007752:	9905      	ldr	r1, [sp, #20]
 8007754:	f000 fae6 	bl	8007d24 <_Bfree>
 8007758:	2300      	movs	r3, #0
 800775a:	9a08      	ldr	r2, [sp, #32]
 800775c:	9802      	ldr	r0, [sp, #8]
 800775e:	7013      	strb	r3, [r2, #0]
 8007760:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007762:	3001      	adds	r0, #1
 8007764:	6018      	str	r0, [r3, #0]
 8007766:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007768:	2b00      	cmp	r3, #0
 800776a:	d100      	bne.n	800776e <_dtoa_r+0x74a>
 800776c:	e4a6      	b.n	80070bc <_dtoa_r+0x98>
 800776e:	601a      	str	r2, [r3, #0]
 8007770:	e4a4      	b.n	80070bc <_dtoa_r+0x98>
 8007772:	9e02      	ldr	r6, [sp, #8]
 8007774:	9b08      	ldr	r3, [sp, #32]
 8007776:	9308      	str	r3, [sp, #32]
 8007778:	3b01      	subs	r3, #1
 800777a:	781a      	ldrb	r2, [r3, #0]
 800777c:	2a39      	cmp	r2, #57	; 0x39
 800777e:	d106      	bne.n	800778e <_dtoa_r+0x76a>
 8007780:	9a06      	ldr	r2, [sp, #24]
 8007782:	429a      	cmp	r2, r3
 8007784:	d1f7      	bne.n	8007776 <_dtoa_r+0x752>
 8007786:	2230      	movs	r2, #48	; 0x30
 8007788:	9906      	ldr	r1, [sp, #24]
 800778a:	3601      	adds	r6, #1
 800778c:	700a      	strb	r2, [r1, #0]
 800778e:	781a      	ldrb	r2, [r3, #0]
 8007790:	3201      	adds	r2, #1
 8007792:	701a      	strb	r2, [r3, #0]
 8007794:	e784      	b.n	80076a0 <_dtoa_r+0x67c>
 8007796:	2200      	movs	r2, #0
 8007798:	4baa      	ldr	r3, [pc, #680]	; (8007a44 <_dtoa_r+0xa20>)
 800779a:	f7f9 fdc3 	bl	8001324 <__aeabi_dmul>
 800779e:	2200      	movs	r2, #0
 80077a0:	2300      	movs	r3, #0
 80077a2:	0004      	movs	r4, r0
 80077a4:	000d      	movs	r5, r1
 80077a6:	f7f8 fe51 	bl	800044c <__aeabi_dcmpeq>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d09b      	beq.n	80076e6 <_dtoa_r+0x6c2>
 80077ae:	e7cf      	b.n	8007750 <_dtoa_r+0x72c>
 80077b0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80077b2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80077b4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80077b6:	2d00      	cmp	r5, #0
 80077b8:	d012      	beq.n	80077e0 <_dtoa_r+0x7bc>
 80077ba:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80077bc:	2a01      	cmp	r2, #1
 80077be:	dc66      	bgt.n	800788e <_dtoa_r+0x86a>
 80077c0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80077c2:	2a00      	cmp	r2, #0
 80077c4:	d05d      	beq.n	8007882 <_dtoa_r+0x85e>
 80077c6:	4aa0      	ldr	r2, [pc, #640]	; (8007a48 <_dtoa_r+0xa24>)
 80077c8:	189b      	adds	r3, r3, r2
 80077ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077cc:	2101      	movs	r1, #1
 80077ce:	18d2      	adds	r2, r2, r3
 80077d0:	920a      	str	r2, [sp, #40]	; 0x28
 80077d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077d4:	0038      	movs	r0, r7
 80077d6:	18d3      	adds	r3, r2, r3
 80077d8:	930d      	str	r3, [sp, #52]	; 0x34
 80077da:	f000 fb53 	bl	8007e84 <__i2b>
 80077de:	0005      	movs	r5, r0
 80077e0:	2c00      	cmp	r4, #0
 80077e2:	dd0e      	ble.n	8007802 <_dtoa_r+0x7de>
 80077e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	dd0b      	ble.n	8007802 <_dtoa_r+0x7de>
 80077ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077ec:	0023      	movs	r3, r4
 80077ee:	4294      	cmp	r4, r2
 80077f0:	dd00      	ble.n	80077f4 <_dtoa_r+0x7d0>
 80077f2:	0013      	movs	r3, r2
 80077f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077f6:	1ae4      	subs	r4, r4, r3
 80077f8:	1ad2      	subs	r2, r2, r3
 80077fa:	920a      	str	r2, [sp, #40]	; 0x28
 80077fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80077fe:	1ad3      	subs	r3, r2, r3
 8007800:	930d      	str	r3, [sp, #52]	; 0x34
 8007802:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007804:	2b00      	cmp	r3, #0
 8007806:	d01f      	beq.n	8007848 <_dtoa_r+0x824>
 8007808:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800780a:	2b00      	cmp	r3, #0
 800780c:	d054      	beq.n	80078b8 <_dtoa_r+0x894>
 800780e:	2e00      	cmp	r6, #0
 8007810:	dd11      	ble.n	8007836 <_dtoa_r+0x812>
 8007812:	0029      	movs	r1, r5
 8007814:	0032      	movs	r2, r6
 8007816:	0038      	movs	r0, r7
 8007818:	f000 fbfa 	bl	8008010 <__pow5mult>
 800781c:	9a05      	ldr	r2, [sp, #20]
 800781e:	0001      	movs	r1, r0
 8007820:	0005      	movs	r5, r0
 8007822:	0038      	movs	r0, r7
 8007824:	f000 fb44 	bl	8007eb0 <__multiply>
 8007828:	9905      	ldr	r1, [sp, #20]
 800782a:	9014      	str	r0, [sp, #80]	; 0x50
 800782c:	0038      	movs	r0, r7
 800782e:	f000 fa79 	bl	8007d24 <_Bfree>
 8007832:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007834:	9305      	str	r3, [sp, #20]
 8007836:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007838:	1b9a      	subs	r2, r3, r6
 800783a:	42b3      	cmp	r3, r6
 800783c:	d004      	beq.n	8007848 <_dtoa_r+0x824>
 800783e:	0038      	movs	r0, r7
 8007840:	9905      	ldr	r1, [sp, #20]
 8007842:	f000 fbe5 	bl	8008010 <__pow5mult>
 8007846:	9005      	str	r0, [sp, #20]
 8007848:	2101      	movs	r1, #1
 800784a:	0038      	movs	r0, r7
 800784c:	f000 fb1a 	bl	8007e84 <__i2b>
 8007850:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007852:	0006      	movs	r6, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	dd31      	ble.n	80078bc <_dtoa_r+0x898>
 8007858:	001a      	movs	r2, r3
 800785a:	0001      	movs	r1, r0
 800785c:	0038      	movs	r0, r7
 800785e:	f000 fbd7 	bl	8008010 <__pow5mult>
 8007862:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007864:	0006      	movs	r6, r0
 8007866:	2b01      	cmp	r3, #1
 8007868:	dd2d      	ble.n	80078c6 <_dtoa_r+0x8a2>
 800786a:	2300      	movs	r3, #0
 800786c:	930e      	str	r3, [sp, #56]	; 0x38
 800786e:	6933      	ldr	r3, [r6, #16]
 8007870:	3303      	adds	r3, #3
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	18f3      	adds	r3, r6, r3
 8007876:	6858      	ldr	r0, [r3, #4]
 8007878:	f000 fabc 	bl	8007df4 <__hi0bits>
 800787c:	2320      	movs	r3, #32
 800787e:	1a18      	subs	r0, r3, r0
 8007880:	e039      	b.n	80078f6 <_dtoa_r+0x8d2>
 8007882:	2336      	movs	r3, #54	; 0x36
 8007884:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007886:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007888:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800788a:	1a9b      	subs	r3, r3, r2
 800788c:	e79d      	b.n	80077ca <_dtoa_r+0x7a6>
 800788e:	9b07      	ldr	r3, [sp, #28]
 8007890:	1e5e      	subs	r6, r3, #1
 8007892:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007894:	42b3      	cmp	r3, r6
 8007896:	db07      	blt.n	80078a8 <_dtoa_r+0x884>
 8007898:	1b9e      	subs	r6, r3, r6
 800789a:	9b07      	ldr	r3, [sp, #28]
 800789c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800789e:	2b00      	cmp	r3, #0
 80078a0:	da93      	bge.n	80077ca <_dtoa_r+0x7a6>
 80078a2:	1ae4      	subs	r4, r4, r3
 80078a4:	2300      	movs	r3, #0
 80078a6:	e790      	b.n	80077ca <_dtoa_r+0x7a6>
 80078a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80078ac:	1af3      	subs	r3, r6, r3
 80078ae:	18d3      	adds	r3, r2, r3
 80078b0:	960e      	str	r6, [sp, #56]	; 0x38
 80078b2:	9315      	str	r3, [sp, #84]	; 0x54
 80078b4:	2600      	movs	r6, #0
 80078b6:	e7f0      	b.n	800789a <_dtoa_r+0x876>
 80078b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078ba:	e7c0      	b.n	800783e <_dtoa_r+0x81a>
 80078bc:	2300      	movs	r3, #0
 80078be:	930e      	str	r3, [sp, #56]	; 0x38
 80078c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	dc13      	bgt.n	80078ee <_dtoa_r+0x8ca>
 80078c6:	2300      	movs	r3, #0
 80078c8:	930e      	str	r3, [sp, #56]	; 0x38
 80078ca:	9b08      	ldr	r3, [sp, #32]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d10e      	bne.n	80078ee <_dtoa_r+0x8ca>
 80078d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078d2:	031b      	lsls	r3, r3, #12
 80078d4:	d10b      	bne.n	80078ee <_dtoa_r+0x8ca>
 80078d6:	4b5d      	ldr	r3, [pc, #372]	; (8007a4c <_dtoa_r+0xa28>)
 80078d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078da:	4213      	tst	r3, r2
 80078dc:	d007      	beq.n	80078ee <_dtoa_r+0x8ca>
 80078de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e0:	3301      	adds	r3, #1
 80078e2:	930a      	str	r3, [sp, #40]	; 0x28
 80078e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078e6:	3301      	adds	r3, #1
 80078e8:	930d      	str	r3, [sp, #52]	; 0x34
 80078ea:	2301      	movs	r3, #1
 80078ec:	930e      	str	r3, [sp, #56]	; 0x38
 80078ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078f0:	2001      	movs	r0, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1bb      	bne.n	800786e <_dtoa_r+0x84a>
 80078f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078f8:	221f      	movs	r2, #31
 80078fa:	1818      	adds	r0, r3, r0
 80078fc:	0003      	movs	r3, r0
 80078fe:	4013      	ands	r3, r2
 8007900:	4210      	tst	r0, r2
 8007902:	d046      	beq.n	8007992 <_dtoa_r+0x96e>
 8007904:	3201      	adds	r2, #1
 8007906:	1ad2      	subs	r2, r2, r3
 8007908:	2a04      	cmp	r2, #4
 800790a:	dd3f      	ble.n	800798c <_dtoa_r+0x968>
 800790c:	221c      	movs	r2, #28
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007912:	18e4      	adds	r4, r4, r3
 8007914:	18d2      	adds	r2, r2, r3
 8007916:	920a      	str	r2, [sp, #40]	; 0x28
 8007918:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800791a:	18d3      	adds	r3, r2, r3
 800791c:	930d      	str	r3, [sp, #52]	; 0x34
 800791e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007920:	2b00      	cmp	r3, #0
 8007922:	dd05      	ble.n	8007930 <_dtoa_r+0x90c>
 8007924:	001a      	movs	r2, r3
 8007926:	0038      	movs	r0, r7
 8007928:	9905      	ldr	r1, [sp, #20]
 800792a:	f000 fbcd 	bl	80080c8 <__lshift>
 800792e:	9005      	str	r0, [sp, #20]
 8007930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007932:	2b00      	cmp	r3, #0
 8007934:	dd05      	ble.n	8007942 <_dtoa_r+0x91e>
 8007936:	0031      	movs	r1, r6
 8007938:	001a      	movs	r2, r3
 800793a:	0038      	movs	r0, r7
 800793c:	f000 fbc4 	bl	80080c8 <__lshift>
 8007940:	0006      	movs	r6, r0
 8007942:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007944:	2b00      	cmp	r3, #0
 8007946:	d026      	beq.n	8007996 <_dtoa_r+0x972>
 8007948:	0031      	movs	r1, r6
 800794a:	9805      	ldr	r0, [sp, #20]
 800794c:	f000 fc2a 	bl	80081a4 <__mcmp>
 8007950:	2800      	cmp	r0, #0
 8007952:	da20      	bge.n	8007996 <_dtoa_r+0x972>
 8007954:	9b02      	ldr	r3, [sp, #8]
 8007956:	220a      	movs	r2, #10
 8007958:	3b01      	subs	r3, #1
 800795a:	9302      	str	r3, [sp, #8]
 800795c:	0038      	movs	r0, r7
 800795e:	2300      	movs	r3, #0
 8007960:	9905      	ldr	r1, [sp, #20]
 8007962:	f000 fa03 	bl	8007d6c <__multadd>
 8007966:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007968:	9005      	str	r0, [sp, #20]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d100      	bne.n	8007970 <_dtoa_r+0x94c>
 800796e:	e166      	b.n	8007c3e <_dtoa_r+0xc1a>
 8007970:	2300      	movs	r3, #0
 8007972:	0029      	movs	r1, r5
 8007974:	220a      	movs	r2, #10
 8007976:	0038      	movs	r0, r7
 8007978:	f000 f9f8 	bl	8007d6c <__multadd>
 800797c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800797e:	0005      	movs	r5, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	dc47      	bgt.n	8007a14 <_dtoa_r+0x9f0>
 8007984:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007986:	2b02      	cmp	r3, #2
 8007988:	dc0d      	bgt.n	80079a6 <_dtoa_r+0x982>
 800798a:	e043      	b.n	8007a14 <_dtoa_r+0x9f0>
 800798c:	2a04      	cmp	r2, #4
 800798e:	d0c6      	beq.n	800791e <_dtoa_r+0x8fa>
 8007990:	0013      	movs	r3, r2
 8007992:	331c      	adds	r3, #28
 8007994:	e7bc      	b.n	8007910 <_dtoa_r+0x8ec>
 8007996:	9b07      	ldr	r3, [sp, #28]
 8007998:	2b00      	cmp	r3, #0
 800799a:	dc35      	bgt.n	8007a08 <_dtoa_r+0x9e4>
 800799c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800799e:	2b02      	cmp	r3, #2
 80079a0:	dd32      	ble.n	8007a08 <_dtoa_r+0x9e4>
 80079a2:	9b07      	ldr	r3, [sp, #28]
 80079a4:	930c      	str	r3, [sp, #48]	; 0x30
 80079a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d10c      	bne.n	80079c6 <_dtoa_r+0x9a2>
 80079ac:	0031      	movs	r1, r6
 80079ae:	2205      	movs	r2, #5
 80079b0:	0038      	movs	r0, r7
 80079b2:	f000 f9db 	bl	8007d6c <__multadd>
 80079b6:	0006      	movs	r6, r0
 80079b8:	0001      	movs	r1, r0
 80079ba:	9805      	ldr	r0, [sp, #20]
 80079bc:	f000 fbf2 	bl	80081a4 <__mcmp>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	dd00      	ble.n	80079c6 <_dtoa_r+0x9a2>
 80079c4:	e5a5      	b.n	8007512 <_dtoa_r+0x4ee>
 80079c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80079c8:	43db      	mvns	r3, r3
 80079ca:	9302      	str	r3, [sp, #8]
 80079cc:	9b06      	ldr	r3, [sp, #24]
 80079ce:	9308      	str	r3, [sp, #32]
 80079d0:	2400      	movs	r4, #0
 80079d2:	0031      	movs	r1, r6
 80079d4:	0038      	movs	r0, r7
 80079d6:	f000 f9a5 	bl	8007d24 <_Bfree>
 80079da:	2d00      	cmp	r5, #0
 80079dc:	d100      	bne.n	80079e0 <_dtoa_r+0x9bc>
 80079de:	e6b7      	b.n	8007750 <_dtoa_r+0x72c>
 80079e0:	2c00      	cmp	r4, #0
 80079e2:	d005      	beq.n	80079f0 <_dtoa_r+0x9cc>
 80079e4:	42ac      	cmp	r4, r5
 80079e6:	d003      	beq.n	80079f0 <_dtoa_r+0x9cc>
 80079e8:	0021      	movs	r1, r4
 80079ea:	0038      	movs	r0, r7
 80079ec:	f000 f99a 	bl	8007d24 <_Bfree>
 80079f0:	0029      	movs	r1, r5
 80079f2:	0038      	movs	r0, r7
 80079f4:	f000 f996 	bl	8007d24 <_Bfree>
 80079f8:	e6aa      	b.n	8007750 <_dtoa_r+0x72c>
 80079fa:	2600      	movs	r6, #0
 80079fc:	0035      	movs	r5, r6
 80079fe:	e7e2      	b.n	80079c6 <_dtoa_r+0x9a2>
 8007a00:	9602      	str	r6, [sp, #8]
 8007a02:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8007a04:	0035      	movs	r5, r6
 8007a06:	e584      	b.n	8007512 <_dtoa_r+0x4ee>
 8007a08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d100      	bne.n	8007a10 <_dtoa_r+0x9ec>
 8007a0e:	e0ce      	b.n	8007bae <_dtoa_r+0xb8a>
 8007a10:	9b07      	ldr	r3, [sp, #28]
 8007a12:	930c      	str	r3, [sp, #48]	; 0x30
 8007a14:	2c00      	cmp	r4, #0
 8007a16:	dd05      	ble.n	8007a24 <_dtoa_r+0xa00>
 8007a18:	0029      	movs	r1, r5
 8007a1a:	0022      	movs	r2, r4
 8007a1c:	0038      	movs	r0, r7
 8007a1e:	f000 fb53 	bl	80080c8 <__lshift>
 8007a22:	0005      	movs	r5, r0
 8007a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a26:	0028      	movs	r0, r5
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d022      	beq.n	8007a72 <_dtoa_r+0xa4e>
 8007a2c:	0038      	movs	r0, r7
 8007a2e:	6869      	ldr	r1, [r5, #4]
 8007a30:	f000 f934 	bl	8007c9c <_Balloc>
 8007a34:	1e04      	subs	r4, r0, #0
 8007a36:	d10f      	bne.n	8007a58 <_dtoa_r+0xa34>
 8007a38:	0002      	movs	r2, r0
 8007a3a:	4b05      	ldr	r3, [pc, #20]	; (8007a50 <_dtoa_r+0xa2c>)
 8007a3c:	4905      	ldr	r1, [pc, #20]	; (8007a54 <_dtoa_r+0xa30>)
 8007a3e:	f7ff fb06 	bl	800704e <_dtoa_r+0x2a>
 8007a42:	46c0      	nop			; (mov r8, r8)
 8007a44:	40240000 	.word	0x40240000
 8007a48:	00000433 	.word	0x00000433
 8007a4c:	7ff00000 	.word	0x7ff00000
 8007a50:	080096bf 	.word	0x080096bf
 8007a54:	000002ea 	.word	0x000002ea
 8007a58:	0029      	movs	r1, r5
 8007a5a:	692b      	ldr	r3, [r5, #16]
 8007a5c:	310c      	adds	r1, #12
 8007a5e:	1c9a      	adds	r2, r3, #2
 8007a60:	0092      	lsls	r2, r2, #2
 8007a62:	300c      	adds	r0, #12
 8007a64:	f000 f911 	bl	8007c8a <memcpy>
 8007a68:	2201      	movs	r2, #1
 8007a6a:	0021      	movs	r1, r4
 8007a6c:	0038      	movs	r0, r7
 8007a6e:	f000 fb2b 	bl	80080c8 <__lshift>
 8007a72:	9b06      	ldr	r3, [sp, #24]
 8007a74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a76:	930a      	str	r3, [sp, #40]	; 0x28
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	189b      	adds	r3, r3, r2
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	002c      	movs	r4, r5
 8007a80:	0005      	movs	r5, r0
 8007a82:	9314      	str	r3, [sp, #80]	; 0x50
 8007a84:	9b08      	ldr	r3, [sp, #32]
 8007a86:	4013      	ands	r3, r2
 8007a88:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a8a:	0031      	movs	r1, r6
 8007a8c:	9805      	ldr	r0, [sp, #20]
 8007a8e:	f7ff fa3d 	bl	8006f0c <quorem>
 8007a92:	0003      	movs	r3, r0
 8007a94:	0021      	movs	r1, r4
 8007a96:	3330      	adds	r3, #48	; 0x30
 8007a98:	900d      	str	r0, [sp, #52]	; 0x34
 8007a9a:	9805      	ldr	r0, [sp, #20]
 8007a9c:	9307      	str	r3, [sp, #28]
 8007a9e:	f000 fb81 	bl	80081a4 <__mcmp>
 8007aa2:	002a      	movs	r2, r5
 8007aa4:	900e      	str	r0, [sp, #56]	; 0x38
 8007aa6:	0031      	movs	r1, r6
 8007aa8:	0038      	movs	r0, r7
 8007aaa:	f000 fb97 	bl	80081dc <__mdiff>
 8007aae:	68c3      	ldr	r3, [r0, #12]
 8007ab0:	9008      	str	r0, [sp, #32]
 8007ab2:	9310      	str	r3, [sp, #64]	; 0x40
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ab8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d104      	bne.n	8007ac8 <_dtoa_r+0xaa4>
 8007abe:	0001      	movs	r1, r0
 8007ac0:	9805      	ldr	r0, [sp, #20]
 8007ac2:	f000 fb6f 	bl	80081a4 <__mcmp>
 8007ac6:	900c      	str	r0, [sp, #48]	; 0x30
 8007ac8:	0038      	movs	r0, r7
 8007aca:	9908      	ldr	r1, [sp, #32]
 8007acc:	f000 f92a 	bl	8007d24 <_Bfree>
 8007ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ad2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	9308      	str	r3, [sp, #32]
 8007ad8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ada:	4313      	orrs	r3, r2
 8007adc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	d10c      	bne.n	8007afc <_dtoa_r+0xad8>
 8007ae2:	9b07      	ldr	r3, [sp, #28]
 8007ae4:	2b39      	cmp	r3, #57	; 0x39
 8007ae6:	d026      	beq.n	8007b36 <_dtoa_r+0xb12>
 8007ae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	dd02      	ble.n	8007af4 <_dtoa_r+0xad0>
 8007aee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007af0:	3331      	adds	r3, #49	; 0x31
 8007af2:	9307      	str	r3, [sp, #28]
 8007af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af6:	9a07      	ldr	r2, [sp, #28]
 8007af8:	701a      	strb	r2, [r3, #0]
 8007afa:	e76a      	b.n	80079d2 <_dtoa_r+0x9ae>
 8007afc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	db04      	blt.n	8007b0c <_dtoa_r+0xae8>
 8007b02:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007b04:	4313      	orrs	r3, r2
 8007b06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	d11f      	bne.n	8007b4c <_dtoa_r+0xb28>
 8007b0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	ddf0      	ble.n	8007af4 <_dtoa_r+0xad0>
 8007b12:	9905      	ldr	r1, [sp, #20]
 8007b14:	2201      	movs	r2, #1
 8007b16:	0038      	movs	r0, r7
 8007b18:	f000 fad6 	bl	80080c8 <__lshift>
 8007b1c:	0031      	movs	r1, r6
 8007b1e:	9005      	str	r0, [sp, #20]
 8007b20:	f000 fb40 	bl	80081a4 <__mcmp>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	dc03      	bgt.n	8007b30 <_dtoa_r+0xb0c>
 8007b28:	d1e4      	bne.n	8007af4 <_dtoa_r+0xad0>
 8007b2a:	9b07      	ldr	r3, [sp, #28]
 8007b2c:	07db      	lsls	r3, r3, #31
 8007b2e:	d5e1      	bpl.n	8007af4 <_dtoa_r+0xad0>
 8007b30:	9b07      	ldr	r3, [sp, #28]
 8007b32:	2b39      	cmp	r3, #57	; 0x39
 8007b34:	d1db      	bne.n	8007aee <_dtoa_r+0xaca>
 8007b36:	2339      	movs	r3, #57	; 0x39
 8007b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b3a:	7013      	strb	r3, [r2, #0]
 8007b3c:	9b08      	ldr	r3, [sp, #32]
 8007b3e:	9308      	str	r3, [sp, #32]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	781a      	ldrb	r2, [r3, #0]
 8007b44:	2a39      	cmp	r2, #57	; 0x39
 8007b46:	d068      	beq.n	8007c1a <_dtoa_r+0xbf6>
 8007b48:	3201      	adds	r2, #1
 8007b4a:	e7d5      	b.n	8007af8 <_dtoa_r+0xad4>
 8007b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	dd07      	ble.n	8007b62 <_dtoa_r+0xb3e>
 8007b52:	9b07      	ldr	r3, [sp, #28]
 8007b54:	2b39      	cmp	r3, #57	; 0x39
 8007b56:	d0ee      	beq.n	8007b36 <_dtoa_r+0xb12>
 8007b58:	9b07      	ldr	r3, [sp, #28]
 8007b5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	7013      	strb	r3, [r2, #0]
 8007b60:	e737      	b.n	80079d2 <_dtoa_r+0x9ae>
 8007b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b64:	9a07      	ldr	r2, [sp, #28]
 8007b66:	701a      	strb	r2, [r3, #0]
 8007b68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d03e      	beq.n	8007bee <_dtoa_r+0xbca>
 8007b70:	2300      	movs	r3, #0
 8007b72:	220a      	movs	r2, #10
 8007b74:	9905      	ldr	r1, [sp, #20]
 8007b76:	0038      	movs	r0, r7
 8007b78:	f000 f8f8 	bl	8007d6c <__multadd>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	9005      	str	r0, [sp, #20]
 8007b80:	220a      	movs	r2, #10
 8007b82:	0021      	movs	r1, r4
 8007b84:	0038      	movs	r0, r7
 8007b86:	42ac      	cmp	r4, r5
 8007b88:	d106      	bne.n	8007b98 <_dtoa_r+0xb74>
 8007b8a:	f000 f8ef 	bl	8007d6c <__multadd>
 8007b8e:	0004      	movs	r4, r0
 8007b90:	0005      	movs	r5, r0
 8007b92:	9b08      	ldr	r3, [sp, #32]
 8007b94:	930a      	str	r3, [sp, #40]	; 0x28
 8007b96:	e778      	b.n	8007a8a <_dtoa_r+0xa66>
 8007b98:	f000 f8e8 	bl	8007d6c <__multadd>
 8007b9c:	0029      	movs	r1, r5
 8007b9e:	0004      	movs	r4, r0
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	220a      	movs	r2, #10
 8007ba4:	0038      	movs	r0, r7
 8007ba6:	f000 f8e1 	bl	8007d6c <__multadd>
 8007baa:	0005      	movs	r5, r0
 8007bac:	e7f1      	b.n	8007b92 <_dtoa_r+0xb6e>
 8007bae:	9b07      	ldr	r3, [sp, #28]
 8007bb0:	930c      	str	r3, [sp, #48]	; 0x30
 8007bb2:	2400      	movs	r4, #0
 8007bb4:	0031      	movs	r1, r6
 8007bb6:	9805      	ldr	r0, [sp, #20]
 8007bb8:	f7ff f9a8 	bl	8006f0c <quorem>
 8007bbc:	9b06      	ldr	r3, [sp, #24]
 8007bbe:	3030      	adds	r0, #48	; 0x30
 8007bc0:	5518      	strb	r0, [r3, r4]
 8007bc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bc4:	3401      	adds	r4, #1
 8007bc6:	9007      	str	r0, [sp, #28]
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	dd07      	ble.n	8007bdc <_dtoa_r+0xbb8>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	220a      	movs	r2, #10
 8007bd0:	0038      	movs	r0, r7
 8007bd2:	9905      	ldr	r1, [sp, #20]
 8007bd4:	f000 f8ca 	bl	8007d6c <__multadd>
 8007bd8:	9005      	str	r0, [sp, #20]
 8007bda:	e7eb      	b.n	8007bb4 <_dtoa_r+0xb90>
 8007bdc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bde:	2001      	movs	r0, #1
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	dd00      	ble.n	8007be6 <_dtoa_r+0xbc2>
 8007be4:	0018      	movs	r0, r3
 8007be6:	2400      	movs	r4, #0
 8007be8:	9b06      	ldr	r3, [sp, #24]
 8007bea:	181b      	adds	r3, r3, r0
 8007bec:	9308      	str	r3, [sp, #32]
 8007bee:	9905      	ldr	r1, [sp, #20]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	0038      	movs	r0, r7
 8007bf4:	f000 fa68 	bl	80080c8 <__lshift>
 8007bf8:	0031      	movs	r1, r6
 8007bfa:	9005      	str	r0, [sp, #20]
 8007bfc:	f000 fad2 	bl	80081a4 <__mcmp>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	dc9b      	bgt.n	8007b3c <_dtoa_r+0xb18>
 8007c04:	d102      	bne.n	8007c0c <_dtoa_r+0xbe8>
 8007c06:	9b07      	ldr	r3, [sp, #28]
 8007c08:	07db      	lsls	r3, r3, #31
 8007c0a:	d497      	bmi.n	8007b3c <_dtoa_r+0xb18>
 8007c0c:	9b08      	ldr	r3, [sp, #32]
 8007c0e:	9308      	str	r3, [sp, #32]
 8007c10:	3b01      	subs	r3, #1
 8007c12:	781a      	ldrb	r2, [r3, #0]
 8007c14:	2a30      	cmp	r2, #48	; 0x30
 8007c16:	d0fa      	beq.n	8007c0e <_dtoa_r+0xbea>
 8007c18:	e6db      	b.n	80079d2 <_dtoa_r+0x9ae>
 8007c1a:	9a06      	ldr	r2, [sp, #24]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d18e      	bne.n	8007b3e <_dtoa_r+0xb1a>
 8007c20:	9b02      	ldr	r3, [sp, #8]
 8007c22:	3301      	adds	r3, #1
 8007c24:	9302      	str	r3, [sp, #8]
 8007c26:	2331      	movs	r3, #49	; 0x31
 8007c28:	e799      	b.n	8007b5e <_dtoa_r+0xb3a>
 8007c2a:	4b09      	ldr	r3, [pc, #36]	; (8007c50 <_dtoa_r+0xc2c>)
 8007c2c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007c2e:	9306      	str	r3, [sp, #24]
 8007c30:	4b08      	ldr	r3, [pc, #32]	; (8007c54 <_dtoa_r+0xc30>)
 8007c32:	2a00      	cmp	r2, #0
 8007c34:	d001      	beq.n	8007c3a <_dtoa_r+0xc16>
 8007c36:	f7ff fa3f 	bl	80070b8 <_dtoa_r+0x94>
 8007c3a:	f7ff fa3f 	bl	80070bc <_dtoa_r+0x98>
 8007c3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	dcb6      	bgt.n	8007bb2 <_dtoa_r+0xb8e>
 8007c44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c46:	2b02      	cmp	r3, #2
 8007c48:	dd00      	ble.n	8007c4c <_dtoa_r+0xc28>
 8007c4a:	e6ac      	b.n	80079a6 <_dtoa_r+0x982>
 8007c4c:	e7b1      	b.n	8007bb2 <_dtoa_r+0xb8e>
 8007c4e:	46c0      	nop			; (mov r8, r8)
 8007c50:	08009640 	.word	0x08009640
 8007c54:	08009648 	.word	0x08009648

08007c58 <_localeconv_r>:
 8007c58:	4800      	ldr	r0, [pc, #0]	; (8007c5c <_localeconv_r+0x4>)
 8007c5a:	4770      	bx	lr
 8007c5c:	20000160 	.word	0x20000160

08007c60 <malloc>:
 8007c60:	b510      	push	{r4, lr}
 8007c62:	4b03      	ldr	r3, [pc, #12]	; (8007c70 <malloc+0x10>)
 8007c64:	0001      	movs	r1, r0
 8007c66:	6818      	ldr	r0, [r3, #0]
 8007c68:	f000 fc4c 	bl	8008504 <_malloc_r>
 8007c6c:	bd10      	pop	{r4, pc}
 8007c6e:	46c0      	nop			; (mov r8, r8)
 8007c70:	2000000c 	.word	0x2000000c

08007c74 <memchr>:
 8007c74:	b2c9      	uxtb	r1, r1
 8007c76:	1882      	adds	r2, r0, r2
 8007c78:	4290      	cmp	r0, r2
 8007c7a:	d101      	bne.n	8007c80 <memchr+0xc>
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	4770      	bx	lr
 8007c80:	7803      	ldrb	r3, [r0, #0]
 8007c82:	428b      	cmp	r3, r1
 8007c84:	d0fb      	beq.n	8007c7e <memchr+0xa>
 8007c86:	3001      	adds	r0, #1
 8007c88:	e7f6      	b.n	8007c78 <memchr+0x4>

08007c8a <memcpy>:
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	b510      	push	{r4, lr}
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d100      	bne.n	8007c94 <memcpy+0xa>
 8007c92:	bd10      	pop	{r4, pc}
 8007c94:	5ccc      	ldrb	r4, [r1, r3]
 8007c96:	54c4      	strb	r4, [r0, r3]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	e7f8      	b.n	8007c8e <memcpy+0x4>

08007c9c <_Balloc>:
 8007c9c:	b570      	push	{r4, r5, r6, lr}
 8007c9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ca0:	0006      	movs	r6, r0
 8007ca2:	000c      	movs	r4, r1
 8007ca4:	2d00      	cmp	r5, #0
 8007ca6:	d10e      	bne.n	8007cc6 <_Balloc+0x2a>
 8007ca8:	2010      	movs	r0, #16
 8007caa:	f7ff ffd9 	bl	8007c60 <malloc>
 8007cae:	1e02      	subs	r2, r0, #0
 8007cb0:	6270      	str	r0, [r6, #36]	; 0x24
 8007cb2:	d104      	bne.n	8007cbe <_Balloc+0x22>
 8007cb4:	2166      	movs	r1, #102	; 0x66
 8007cb6:	4b19      	ldr	r3, [pc, #100]	; (8007d1c <_Balloc+0x80>)
 8007cb8:	4819      	ldr	r0, [pc, #100]	; (8007d20 <_Balloc+0x84>)
 8007cba:	f000 fe0d 	bl	80088d8 <__assert_func>
 8007cbe:	6045      	str	r5, [r0, #4]
 8007cc0:	6085      	str	r5, [r0, #8]
 8007cc2:	6005      	str	r5, [r0, #0]
 8007cc4:	60c5      	str	r5, [r0, #12]
 8007cc6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8007cc8:	68eb      	ldr	r3, [r5, #12]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d013      	beq.n	8007cf6 <_Balloc+0x5a>
 8007cce:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007cd0:	00a2      	lsls	r2, r4, #2
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	189b      	adds	r3, r3, r2
 8007cd6:	6818      	ldr	r0, [r3, #0]
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d118      	bne.n	8007d0e <_Balloc+0x72>
 8007cdc:	2101      	movs	r1, #1
 8007cde:	000d      	movs	r5, r1
 8007ce0:	40a5      	lsls	r5, r4
 8007ce2:	1d6a      	adds	r2, r5, #5
 8007ce4:	0030      	movs	r0, r6
 8007ce6:	0092      	lsls	r2, r2, #2
 8007ce8:	f000 fb74 	bl	80083d4 <_calloc_r>
 8007cec:	2800      	cmp	r0, #0
 8007cee:	d00c      	beq.n	8007d0a <_Balloc+0x6e>
 8007cf0:	6044      	str	r4, [r0, #4]
 8007cf2:	6085      	str	r5, [r0, #8]
 8007cf4:	e00d      	b.n	8007d12 <_Balloc+0x76>
 8007cf6:	2221      	movs	r2, #33	; 0x21
 8007cf8:	2104      	movs	r1, #4
 8007cfa:	0030      	movs	r0, r6
 8007cfc:	f000 fb6a 	bl	80083d4 <_calloc_r>
 8007d00:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d02:	60e8      	str	r0, [r5, #12]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1e1      	bne.n	8007cce <_Balloc+0x32>
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	bd70      	pop	{r4, r5, r6, pc}
 8007d0e:	6802      	ldr	r2, [r0, #0]
 8007d10:	601a      	str	r2, [r3, #0]
 8007d12:	2300      	movs	r3, #0
 8007d14:	6103      	str	r3, [r0, #16]
 8007d16:	60c3      	str	r3, [r0, #12]
 8007d18:	e7f8      	b.n	8007d0c <_Balloc+0x70>
 8007d1a:	46c0      	nop			; (mov r8, r8)
 8007d1c:	0800964d 	.word	0x0800964d
 8007d20:	080096d0 	.word	0x080096d0

08007d24 <_Bfree>:
 8007d24:	b570      	push	{r4, r5, r6, lr}
 8007d26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007d28:	0005      	movs	r5, r0
 8007d2a:	000c      	movs	r4, r1
 8007d2c:	2e00      	cmp	r6, #0
 8007d2e:	d10e      	bne.n	8007d4e <_Bfree+0x2a>
 8007d30:	2010      	movs	r0, #16
 8007d32:	f7ff ff95 	bl	8007c60 <malloc>
 8007d36:	1e02      	subs	r2, r0, #0
 8007d38:	6268      	str	r0, [r5, #36]	; 0x24
 8007d3a:	d104      	bne.n	8007d46 <_Bfree+0x22>
 8007d3c:	218a      	movs	r1, #138	; 0x8a
 8007d3e:	4b09      	ldr	r3, [pc, #36]	; (8007d64 <_Bfree+0x40>)
 8007d40:	4809      	ldr	r0, [pc, #36]	; (8007d68 <_Bfree+0x44>)
 8007d42:	f000 fdc9 	bl	80088d8 <__assert_func>
 8007d46:	6046      	str	r6, [r0, #4]
 8007d48:	6086      	str	r6, [r0, #8]
 8007d4a:	6006      	str	r6, [r0, #0]
 8007d4c:	60c6      	str	r6, [r0, #12]
 8007d4e:	2c00      	cmp	r4, #0
 8007d50:	d007      	beq.n	8007d62 <_Bfree+0x3e>
 8007d52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007d54:	6862      	ldr	r2, [r4, #4]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	0092      	lsls	r2, r2, #2
 8007d5a:	189b      	adds	r3, r3, r2
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	6022      	str	r2, [r4, #0]
 8007d60:	601c      	str	r4, [r3, #0]
 8007d62:	bd70      	pop	{r4, r5, r6, pc}
 8007d64:	0800964d 	.word	0x0800964d
 8007d68:	080096d0 	.word	0x080096d0

08007d6c <__multadd>:
 8007d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d6e:	000e      	movs	r6, r1
 8007d70:	9001      	str	r0, [sp, #4]
 8007d72:	000c      	movs	r4, r1
 8007d74:	001d      	movs	r5, r3
 8007d76:	2000      	movs	r0, #0
 8007d78:	690f      	ldr	r7, [r1, #16]
 8007d7a:	3614      	adds	r6, #20
 8007d7c:	6833      	ldr	r3, [r6, #0]
 8007d7e:	3001      	adds	r0, #1
 8007d80:	b299      	uxth	r1, r3
 8007d82:	4351      	muls	r1, r2
 8007d84:	0c1b      	lsrs	r3, r3, #16
 8007d86:	4353      	muls	r3, r2
 8007d88:	1949      	adds	r1, r1, r5
 8007d8a:	0c0d      	lsrs	r5, r1, #16
 8007d8c:	195b      	adds	r3, r3, r5
 8007d8e:	0c1d      	lsrs	r5, r3, #16
 8007d90:	b289      	uxth	r1, r1
 8007d92:	041b      	lsls	r3, r3, #16
 8007d94:	185b      	adds	r3, r3, r1
 8007d96:	c608      	stmia	r6!, {r3}
 8007d98:	4287      	cmp	r7, r0
 8007d9a:	dcef      	bgt.n	8007d7c <__multadd+0x10>
 8007d9c:	2d00      	cmp	r5, #0
 8007d9e:	d022      	beq.n	8007de6 <__multadd+0x7a>
 8007da0:	68a3      	ldr	r3, [r4, #8]
 8007da2:	42bb      	cmp	r3, r7
 8007da4:	dc19      	bgt.n	8007dda <__multadd+0x6e>
 8007da6:	6863      	ldr	r3, [r4, #4]
 8007da8:	9801      	ldr	r0, [sp, #4]
 8007daa:	1c59      	adds	r1, r3, #1
 8007dac:	f7ff ff76 	bl	8007c9c <_Balloc>
 8007db0:	1e06      	subs	r6, r0, #0
 8007db2:	d105      	bne.n	8007dc0 <__multadd+0x54>
 8007db4:	0002      	movs	r2, r0
 8007db6:	21b5      	movs	r1, #181	; 0xb5
 8007db8:	4b0c      	ldr	r3, [pc, #48]	; (8007dec <__multadd+0x80>)
 8007dba:	480d      	ldr	r0, [pc, #52]	; (8007df0 <__multadd+0x84>)
 8007dbc:	f000 fd8c 	bl	80088d8 <__assert_func>
 8007dc0:	0021      	movs	r1, r4
 8007dc2:	6923      	ldr	r3, [r4, #16]
 8007dc4:	310c      	adds	r1, #12
 8007dc6:	1c9a      	adds	r2, r3, #2
 8007dc8:	0092      	lsls	r2, r2, #2
 8007dca:	300c      	adds	r0, #12
 8007dcc:	f7ff ff5d 	bl	8007c8a <memcpy>
 8007dd0:	0021      	movs	r1, r4
 8007dd2:	9801      	ldr	r0, [sp, #4]
 8007dd4:	f7ff ffa6 	bl	8007d24 <_Bfree>
 8007dd8:	0034      	movs	r4, r6
 8007dda:	1d3b      	adds	r3, r7, #4
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	18e3      	adds	r3, r4, r3
 8007de0:	605d      	str	r5, [r3, #4]
 8007de2:	1c7b      	adds	r3, r7, #1
 8007de4:	6123      	str	r3, [r4, #16]
 8007de6:	0020      	movs	r0, r4
 8007de8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007dea:	46c0      	nop			; (mov r8, r8)
 8007dec:	080096bf 	.word	0x080096bf
 8007df0:	080096d0 	.word	0x080096d0

08007df4 <__hi0bits>:
 8007df4:	0003      	movs	r3, r0
 8007df6:	0c02      	lsrs	r2, r0, #16
 8007df8:	2000      	movs	r0, #0
 8007dfa:	4282      	cmp	r2, r0
 8007dfc:	d101      	bne.n	8007e02 <__hi0bits+0xe>
 8007dfe:	041b      	lsls	r3, r3, #16
 8007e00:	3010      	adds	r0, #16
 8007e02:	0e1a      	lsrs	r2, r3, #24
 8007e04:	d101      	bne.n	8007e0a <__hi0bits+0x16>
 8007e06:	3008      	adds	r0, #8
 8007e08:	021b      	lsls	r3, r3, #8
 8007e0a:	0f1a      	lsrs	r2, r3, #28
 8007e0c:	d101      	bne.n	8007e12 <__hi0bits+0x1e>
 8007e0e:	3004      	adds	r0, #4
 8007e10:	011b      	lsls	r3, r3, #4
 8007e12:	0f9a      	lsrs	r2, r3, #30
 8007e14:	d101      	bne.n	8007e1a <__hi0bits+0x26>
 8007e16:	3002      	adds	r0, #2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	db03      	blt.n	8007e26 <__hi0bits+0x32>
 8007e1e:	3001      	adds	r0, #1
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	d400      	bmi.n	8007e26 <__hi0bits+0x32>
 8007e24:	2020      	movs	r0, #32
 8007e26:	4770      	bx	lr

08007e28 <__lo0bits>:
 8007e28:	6803      	ldr	r3, [r0, #0]
 8007e2a:	0002      	movs	r2, r0
 8007e2c:	2107      	movs	r1, #7
 8007e2e:	0018      	movs	r0, r3
 8007e30:	4008      	ands	r0, r1
 8007e32:	420b      	tst	r3, r1
 8007e34:	d00d      	beq.n	8007e52 <__lo0bits+0x2a>
 8007e36:	3906      	subs	r1, #6
 8007e38:	2000      	movs	r0, #0
 8007e3a:	420b      	tst	r3, r1
 8007e3c:	d105      	bne.n	8007e4a <__lo0bits+0x22>
 8007e3e:	3002      	adds	r0, #2
 8007e40:	4203      	tst	r3, r0
 8007e42:	d003      	beq.n	8007e4c <__lo0bits+0x24>
 8007e44:	40cb      	lsrs	r3, r1
 8007e46:	0008      	movs	r0, r1
 8007e48:	6013      	str	r3, [r2, #0]
 8007e4a:	4770      	bx	lr
 8007e4c:	089b      	lsrs	r3, r3, #2
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	e7fb      	b.n	8007e4a <__lo0bits+0x22>
 8007e52:	b299      	uxth	r1, r3
 8007e54:	2900      	cmp	r1, #0
 8007e56:	d101      	bne.n	8007e5c <__lo0bits+0x34>
 8007e58:	2010      	movs	r0, #16
 8007e5a:	0c1b      	lsrs	r3, r3, #16
 8007e5c:	b2d9      	uxtb	r1, r3
 8007e5e:	2900      	cmp	r1, #0
 8007e60:	d101      	bne.n	8007e66 <__lo0bits+0x3e>
 8007e62:	3008      	adds	r0, #8
 8007e64:	0a1b      	lsrs	r3, r3, #8
 8007e66:	0719      	lsls	r1, r3, #28
 8007e68:	d101      	bne.n	8007e6e <__lo0bits+0x46>
 8007e6a:	3004      	adds	r0, #4
 8007e6c:	091b      	lsrs	r3, r3, #4
 8007e6e:	0799      	lsls	r1, r3, #30
 8007e70:	d101      	bne.n	8007e76 <__lo0bits+0x4e>
 8007e72:	3002      	adds	r0, #2
 8007e74:	089b      	lsrs	r3, r3, #2
 8007e76:	07d9      	lsls	r1, r3, #31
 8007e78:	d4e9      	bmi.n	8007e4e <__lo0bits+0x26>
 8007e7a:	3001      	adds	r0, #1
 8007e7c:	085b      	lsrs	r3, r3, #1
 8007e7e:	d1e6      	bne.n	8007e4e <__lo0bits+0x26>
 8007e80:	2020      	movs	r0, #32
 8007e82:	e7e2      	b.n	8007e4a <__lo0bits+0x22>

08007e84 <__i2b>:
 8007e84:	b510      	push	{r4, lr}
 8007e86:	000c      	movs	r4, r1
 8007e88:	2101      	movs	r1, #1
 8007e8a:	f7ff ff07 	bl	8007c9c <_Balloc>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	d106      	bne.n	8007ea0 <__i2b+0x1c>
 8007e92:	21a0      	movs	r1, #160	; 0xa0
 8007e94:	0002      	movs	r2, r0
 8007e96:	4b04      	ldr	r3, [pc, #16]	; (8007ea8 <__i2b+0x24>)
 8007e98:	4804      	ldr	r0, [pc, #16]	; (8007eac <__i2b+0x28>)
 8007e9a:	0049      	lsls	r1, r1, #1
 8007e9c:	f000 fd1c 	bl	80088d8 <__assert_func>
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	6144      	str	r4, [r0, #20]
 8007ea4:	6103      	str	r3, [r0, #16]
 8007ea6:	bd10      	pop	{r4, pc}
 8007ea8:	080096bf 	.word	0x080096bf
 8007eac:	080096d0 	.word	0x080096d0

08007eb0 <__multiply>:
 8007eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eb2:	690b      	ldr	r3, [r1, #16]
 8007eb4:	0014      	movs	r4, r2
 8007eb6:	6912      	ldr	r2, [r2, #16]
 8007eb8:	000d      	movs	r5, r1
 8007eba:	b089      	sub	sp, #36	; 0x24
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	da01      	bge.n	8007ec4 <__multiply+0x14>
 8007ec0:	0025      	movs	r5, r4
 8007ec2:	000c      	movs	r4, r1
 8007ec4:	692f      	ldr	r7, [r5, #16]
 8007ec6:	6926      	ldr	r6, [r4, #16]
 8007ec8:	6869      	ldr	r1, [r5, #4]
 8007eca:	19bb      	adds	r3, r7, r6
 8007ecc:	9302      	str	r3, [sp, #8]
 8007ece:	68ab      	ldr	r3, [r5, #8]
 8007ed0:	19ba      	adds	r2, r7, r6
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	da00      	bge.n	8007ed8 <__multiply+0x28>
 8007ed6:	3101      	adds	r1, #1
 8007ed8:	f7ff fee0 	bl	8007c9c <_Balloc>
 8007edc:	9001      	str	r0, [sp, #4]
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d106      	bne.n	8007ef0 <__multiply+0x40>
 8007ee2:	215e      	movs	r1, #94	; 0x5e
 8007ee4:	0002      	movs	r2, r0
 8007ee6:	4b48      	ldr	r3, [pc, #288]	; (8008008 <__multiply+0x158>)
 8007ee8:	4848      	ldr	r0, [pc, #288]	; (800800c <__multiply+0x15c>)
 8007eea:	31ff      	adds	r1, #255	; 0xff
 8007eec:	f000 fcf4 	bl	80088d8 <__assert_func>
 8007ef0:	9b01      	ldr	r3, [sp, #4]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	3314      	adds	r3, #20
 8007ef6:	469c      	mov	ip, r3
 8007ef8:	19bb      	adds	r3, r7, r6
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4463      	add	r3, ip
 8007efe:	9303      	str	r3, [sp, #12]
 8007f00:	4663      	mov	r3, ip
 8007f02:	9903      	ldr	r1, [sp, #12]
 8007f04:	428b      	cmp	r3, r1
 8007f06:	d32c      	bcc.n	8007f62 <__multiply+0xb2>
 8007f08:	002b      	movs	r3, r5
 8007f0a:	0022      	movs	r2, r4
 8007f0c:	3314      	adds	r3, #20
 8007f0e:	00bf      	lsls	r7, r7, #2
 8007f10:	3214      	adds	r2, #20
 8007f12:	9306      	str	r3, [sp, #24]
 8007f14:	00b6      	lsls	r6, r6, #2
 8007f16:	19db      	adds	r3, r3, r7
 8007f18:	9304      	str	r3, [sp, #16]
 8007f1a:	1993      	adds	r3, r2, r6
 8007f1c:	9307      	str	r3, [sp, #28]
 8007f1e:	2304      	movs	r3, #4
 8007f20:	9305      	str	r3, [sp, #20]
 8007f22:	002b      	movs	r3, r5
 8007f24:	9904      	ldr	r1, [sp, #16]
 8007f26:	3315      	adds	r3, #21
 8007f28:	9200      	str	r2, [sp, #0]
 8007f2a:	4299      	cmp	r1, r3
 8007f2c:	d305      	bcc.n	8007f3a <__multiply+0x8a>
 8007f2e:	1b4b      	subs	r3, r1, r5
 8007f30:	3b15      	subs	r3, #21
 8007f32:	089b      	lsrs	r3, r3, #2
 8007f34:	3301      	adds	r3, #1
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	9305      	str	r3, [sp, #20]
 8007f3a:	9b07      	ldr	r3, [sp, #28]
 8007f3c:	9a00      	ldr	r2, [sp, #0]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d311      	bcc.n	8007f66 <__multiply+0xb6>
 8007f42:	9b02      	ldr	r3, [sp, #8]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	dd06      	ble.n	8007f56 <__multiply+0xa6>
 8007f48:	9b03      	ldr	r3, [sp, #12]
 8007f4a:	3b04      	subs	r3, #4
 8007f4c:	9303      	str	r3, [sp, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d053      	beq.n	8007ffe <__multiply+0x14e>
 8007f56:	9b01      	ldr	r3, [sp, #4]
 8007f58:	9a02      	ldr	r2, [sp, #8]
 8007f5a:	0018      	movs	r0, r3
 8007f5c:	611a      	str	r2, [r3, #16]
 8007f5e:	b009      	add	sp, #36	; 0x24
 8007f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f62:	c304      	stmia	r3!, {r2}
 8007f64:	e7cd      	b.n	8007f02 <__multiply+0x52>
 8007f66:	9b00      	ldr	r3, [sp, #0]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	b298      	uxth	r0, r3
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d01b      	beq.n	8007fa8 <__multiply+0xf8>
 8007f70:	4667      	mov	r7, ip
 8007f72:	2400      	movs	r4, #0
 8007f74:	9e06      	ldr	r6, [sp, #24]
 8007f76:	ce02      	ldmia	r6!, {r1}
 8007f78:	683a      	ldr	r2, [r7, #0]
 8007f7a:	b28b      	uxth	r3, r1
 8007f7c:	4343      	muls	r3, r0
 8007f7e:	b292      	uxth	r2, r2
 8007f80:	189b      	adds	r3, r3, r2
 8007f82:	191b      	adds	r3, r3, r4
 8007f84:	0c0c      	lsrs	r4, r1, #16
 8007f86:	4344      	muls	r4, r0
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	0c11      	lsrs	r1, r2, #16
 8007f8c:	1861      	adds	r1, r4, r1
 8007f8e:	0c1c      	lsrs	r4, r3, #16
 8007f90:	1909      	adds	r1, r1, r4
 8007f92:	0c0c      	lsrs	r4, r1, #16
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	0409      	lsls	r1, r1, #16
 8007f98:	430b      	orrs	r3, r1
 8007f9a:	c708      	stmia	r7!, {r3}
 8007f9c:	9b04      	ldr	r3, [sp, #16]
 8007f9e:	42b3      	cmp	r3, r6
 8007fa0:	d8e9      	bhi.n	8007f76 <__multiply+0xc6>
 8007fa2:	4663      	mov	r3, ip
 8007fa4:	9a05      	ldr	r2, [sp, #20]
 8007fa6:	509c      	str	r4, [r3, r2]
 8007fa8:	9b00      	ldr	r3, [sp, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	0c1e      	lsrs	r6, r3, #16
 8007fae:	d020      	beq.n	8007ff2 <__multiply+0x142>
 8007fb0:	4663      	mov	r3, ip
 8007fb2:	002c      	movs	r4, r5
 8007fb4:	4660      	mov	r0, ip
 8007fb6:	2700      	movs	r7, #0
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	3414      	adds	r4, #20
 8007fbc:	6822      	ldr	r2, [r4, #0]
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	b291      	uxth	r1, r2
 8007fc2:	4371      	muls	r1, r6
 8007fc4:	6802      	ldr	r2, [r0, #0]
 8007fc6:	0c12      	lsrs	r2, r2, #16
 8007fc8:	1889      	adds	r1, r1, r2
 8007fca:	19cf      	adds	r7, r1, r7
 8007fcc:	0439      	lsls	r1, r7, #16
 8007fce:	430b      	orrs	r3, r1
 8007fd0:	6003      	str	r3, [r0, #0]
 8007fd2:	cc02      	ldmia	r4!, {r1}
 8007fd4:	6843      	ldr	r3, [r0, #4]
 8007fd6:	0c09      	lsrs	r1, r1, #16
 8007fd8:	4371      	muls	r1, r6
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	0c3f      	lsrs	r7, r7, #16
 8007fde:	18cb      	adds	r3, r1, r3
 8007fe0:	9a04      	ldr	r2, [sp, #16]
 8007fe2:	19db      	adds	r3, r3, r7
 8007fe4:	0c1f      	lsrs	r7, r3, #16
 8007fe6:	3004      	adds	r0, #4
 8007fe8:	42a2      	cmp	r2, r4
 8007fea:	d8e7      	bhi.n	8007fbc <__multiply+0x10c>
 8007fec:	4662      	mov	r2, ip
 8007fee:	9905      	ldr	r1, [sp, #20]
 8007ff0:	5053      	str	r3, [r2, r1]
 8007ff2:	9b00      	ldr	r3, [sp, #0]
 8007ff4:	3304      	adds	r3, #4
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	2304      	movs	r3, #4
 8007ffa:	449c      	add	ip, r3
 8007ffc:	e79d      	b.n	8007f3a <__multiply+0x8a>
 8007ffe:	9b02      	ldr	r3, [sp, #8]
 8008000:	3b01      	subs	r3, #1
 8008002:	9302      	str	r3, [sp, #8]
 8008004:	e79d      	b.n	8007f42 <__multiply+0x92>
 8008006:	46c0      	nop			; (mov r8, r8)
 8008008:	080096bf 	.word	0x080096bf
 800800c:	080096d0 	.word	0x080096d0

08008010 <__pow5mult>:
 8008010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008012:	2303      	movs	r3, #3
 8008014:	0015      	movs	r5, r2
 8008016:	0007      	movs	r7, r0
 8008018:	000e      	movs	r6, r1
 800801a:	401a      	ands	r2, r3
 800801c:	421d      	tst	r5, r3
 800801e:	d008      	beq.n	8008032 <__pow5mult+0x22>
 8008020:	4925      	ldr	r1, [pc, #148]	; (80080b8 <__pow5mult+0xa8>)
 8008022:	3a01      	subs	r2, #1
 8008024:	0092      	lsls	r2, r2, #2
 8008026:	5852      	ldr	r2, [r2, r1]
 8008028:	2300      	movs	r3, #0
 800802a:	0031      	movs	r1, r6
 800802c:	f7ff fe9e 	bl	8007d6c <__multadd>
 8008030:	0006      	movs	r6, r0
 8008032:	10ad      	asrs	r5, r5, #2
 8008034:	d03d      	beq.n	80080b2 <__pow5mult+0xa2>
 8008036:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008038:	2c00      	cmp	r4, #0
 800803a:	d10f      	bne.n	800805c <__pow5mult+0x4c>
 800803c:	2010      	movs	r0, #16
 800803e:	f7ff fe0f 	bl	8007c60 <malloc>
 8008042:	1e02      	subs	r2, r0, #0
 8008044:	6278      	str	r0, [r7, #36]	; 0x24
 8008046:	d105      	bne.n	8008054 <__pow5mult+0x44>
 8008048:	21d7      	movs	r1, #215	; 0xd7
 800804a:	4b1c      	ldr	r3, [pc, #112]	; (80080bc <__pow5mult+0xac>)
 800804c:	481c      	ldr	r0, [pc, #112]	; (80080c0 <__pow5mult+0xb0>)
 800804e:	0049      	lsls	r1, r1, #1
 8008050:	f000 fc42 	bl	80088d8 <__assert_func>
 8008054:	6044      	str	r4, [r0, #4]
 8008056:	6084      	str	r4, [r0, #8]
 8008058:	6004      	str	r4, [r0, #0]
 800805a:	60c4      	str	r4, [r0, #12]
 800805c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800805e:	689c      	ldr	r4, [r3, #8]
 8008060:	9301      	str	r3, [sp, #4]
 8008062:	2c00      	cmp	r4, #0
 8008064:	d108      	bne.n	8008078 <__pow5mult+0x68>
 8008066:	0038      	movs	r0, r7
 8008068:	4916      	ldr	r1, [pc, #88]	; (80080c4 <__pow5mult+0xb4>)
 800806a:	f7ff ff0b 	bl	8007e84 <__i2b>
 800806e:	9b01      	ldr	r3, [sp, #4]
 8008070:	0004      	movs	r4, r0
 8008072:	6098      	str	r0, [r3, #8]
 8008074:	2300      	movs	r3, #0
 8008076:	6003      	str	r3, [r0, #0]
 8008078:	2301      	movs	r3, #1
 800807a:	421d      	tst	r5, r3
 800807c:	d00a      	beq.n	8008094 <__pow5mult+0x84>
 800807e:	0031      	movs	r1, r6
 8008080:	0022      	movs	r2, r4
 8008082:	0038      	movs	r0, r7
 8008084:	f7ff ff14 	bl	8007eb0 <__multiply>
 8008088:	0031      	movs	r1, r6
 800808a:	9001      	str	r0, [sp, #4]
 800808c:	0038      	movs	r0, r7
 800808e:	f7ff fe49 	bl	8007d24 <_Bfree>
 8008092:	9e01      	ldr	r6, [sp, #4]
 8008094:	106d      	asrs	r5, r5, #1
 8008096:	d00c      	beq.n	80080b2 <__pow5mult+0xa2>
 8008098:	6820      	ldr	r0, [r4, #0]
 800809a:	2800      	cmp	r0, #0
 800809c:	d107      	bne.n	80080ae <__pow5mult+0x9e>
 800809e:	0022      	movs	r2, r4
 80080a0:	0021      	movs	r1, r4
 80080a2:	0038      	movs	r0, r7
 80080a4:	f7ff ff04 	bl	8007eb0 <__multiply>
 80080a8:	2300      	movs	r3, #0
 80080aa:	6020      	str	r0, [r4, #0]
 80080ac:	6003      	str	r3, [r0, #0]
 80080ae:	0004      	movs	r4, r0
 80080b0:	e7e2      	b.n	8008078 <__pow5mult+0x68>
 80080b2:	0030      	movs	r0, r6
 80080b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080b6:	46c0      	nop			; (mov r8, r8)
 80080b8:	08009820 	.word	0x08009820
 80080bc:	0800964d 	.word	0x0800964d
 80080c0:	080096d0 	.word	0x080096d0
 80080c4:	00000271 	.word	0x00000271

080080c8 <__lshift>:
 80080c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ca:	000c      	movs	r4, r1
 80080cc:	0017      	movs	r7, r2
 80080ce:	6923      	ldr	r3, [r4, #16]
 80080d0:	1155      	asrs	r5, r2, #5
 80080d2:	b087      	sub	sp, #28
 80080d4:	18eb      	adds	r3, r5, r3
 80080d6:	9302      	str	r3, [sp, #8]
 80080d8:	3301      	adds	r3, #1
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	6849      	ldr	r1, [r1, #4]
 80080de:	68a3      	ldr	r3, [r4, #8]
 80080e0:	9004      	str	r0, [sp, #16]
 80080e2:	9a01      	ldr	r2, [sp, #4]
 80080e4:	4293      	cmp	r3, r2
 80080e6:	db10      	blt.n	800810a <__lshift+0x42>
 80080e8:	9804      	ldr	r0, [sp, #16]
 80080ea:	f7ff fdd7 	bl	8007c9c <_Balloc>
 80080ee:	2300      	movs	r3, #0
 80080f0:	0002      	movs	r2, r0
 80080f2:	0006      	movs	r6, r0
 80080f4:	0019      	movs	r1, r3
 80080f6:	3214      	adds	r2, #20
 80080f8:	4298      	cmp	r0, r3
 80080fa:	d10c      	bne.n	8008116 <__lshift+0x4e>
 80080fc:	21da      	movs	r1, #218	; 0xda
 80080fe:	0002      	movs	r2, r0
 8008100:	4b26      	ldr	r3, [pc, #152]	; (800819c <__lshift+0xd4>)
 8008102:	4827      	ldr	r0, [pc, #156]	; (80081a0 <__lshift+0xd8>)
 8008104:	31ff      	adds	r1, #255	; 0xff
 8008106:	f000 fbe7 	bl	80088d8 <__assert_func>
 800810a:	3101      	adds	r1, #1
 800810c:	005b      	lsls	r3, r3, #1
 800810e:	e7e8      	b.n	80080e2 <__lshift+0x1a>
 8008110:	0098      	lsls	r0, r3, #2
 8008112:	5011      	str	r1, [r2, r0]
 8008114:	3301      	adds	r3, #1
 8008116:	42ab      	cmp	r3, r5
 8008118:	dbfa      	blt.n	8008110 <__lshift+0x48>
 800811a:	43eb      	mvns	r3, r5
 800811c:	17db      	asrs	r3, r3, #31
 800811e:	401d      	ands	r5, r3
 8008120:	211f      	movs	r1, #31
 8008122:	0023      	movs	r3, r4
 8008124:	0038      	movs	r0, r7
 8008126:	00ad      	lsls	r5, r5, #2
 8008128:	1955      	adds	r5, r2, r5
 800812a:	6922      	ldr	r2, [r4, #16]
 800812c:	3314      	adds	r3, #20
 800812e:	0092      	lsls	r2, r2, #2
 8008130:	4008      	ands	r0, r1
 8008132:	4684      	mov	ip, r0
 8008134:	189a      	adds	r2, r3, r2
 8008136:	420f      	tst	r7, r1
 8008138:	d02a      	beq.n	8008190 <__lshift+0xc8>
 800813a:	3101      	adds	r1, #1
 800813c:	1a09      	subs	r1, r1, r0
 800813e:	9105      	str	r1, [sp, #20]
 8008140:	2100      	movs	r1, #0
 8008142:	9503      	str	r5, [sp, #12]
 8008144:	4667      	mov	r7, ip
 8008146:	6818      	ldr	r0, [r3, #0]
 8008148:	40b8      	lsls	r0, r7
 800814a:	4301      	orrs	r1, r0
 800814c:	9803      	ldr	r0, [sp, #12]
 800814e:	c002      	stmia	r0!, {r1}
 8008150:	cb02      	ldmia	r3!, {r1}
 8008152:	9003      	str	r0, [sp, #12]
 8008154:	9805      	ldr	r0, [sp, #20]
 8008156:	40c1      	lsrs	r1, r0
 8008158:	429a      	cmp	r2, r3
 800815a:	d8f3      	bhi.n	8008144 <__lshift+0x7c>
 800815c:	0020      	movs	r0, r4
 800815e:	3015      	adds	r0, #21
 8008160:	2304      	movs	r3, #4
 8008162:	4282      	cmp	r2, r0
 8008164:	d304      	bcc.n	8008170 <__lshift+0xa8>
 8008166:	1b13      	subs	r3, r2, r4
 8008168:	3b15      	subs	r3, #21
 800816a:	089b      	lsrs	r3, r3, #2
 800816c:	3301      	adds	r3, #1
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	50e9      	str	r1, [r5, r3]
 8008172:	2900      	cmp	r1, #0
 8008174:	d002      	beq.n	800817c <__lshift+0xb4>
 8008176:	9b02      	ldr	r3, [sp, #8]
 8008178:	3302      	adds	r3, #2
 800817a:	9301      	str	r3, [sp, #4]
 800817c:	9b01      	ldr	r3, [sp, #4]
 800817e:	9804      	ldr	r0, [sp, #16]
 8008180:	3b01      	subs	r3, #1
 8008182:	0021      	movs	r1, r4
 8008184:	6133      	str	r3, [r6, #16]
 8008186:	f7ff fdcd 	bl	8007d24 <_Bfree>
 800818a:	0030      	movs	r0, r6
 800818c:	b007      	add	sp, #28
 800818e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008190:	cb02      	ldmia	r3!, {r1}
 8008192:	c502      	stmia	r5!, {r1}
 8008194:	429a      	cmp	r2, r3
 8008196:	d8fb      	bhi.n	8008190 <__lshift+0xc8>
 8008198:	e7f0      	b.n	800817c <__lshift+0xb4>
 800819a:	46c0      	nop			; (mov r8, r8)
 800819c:	080096bf 	.word	0x080096bf
 80081a0:	080096d0 	.word	0x080096d0

080081a4 <__mcmp>:
 80081a4:	6902      	ldr	r2, [r0, #16]
 80081a6:	690b      	ldr	r3, [r1, #16]
 80081a8:	b530      	push	{r4, r5, lr}
 80081aa:	0004      	movs	r4, r0
 80081ac:	1ad0      	subs	r0, r2, r3
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d10d      	bne.n	80081ce <__mcmp+0x2a>
 80081b2:	009b      	lsls	r3, r3, #2
 80081b4:	3414      	adds	r4, #20
 80081b6:	3114      	adds	r1, #20
 80081b8:	18e2      	adds	r2, r4, r3
 80081ba:	18c9      	adds	r1, r1, r3
 80081bc:	3a04      	subs	r2, #4
 80081be:	3904      	subs	r1, #4
 80081c0:	6815      	ldr	r5, [r2, #0]
 80081c2:	680b      	ldr	r3, [r1, #0]
 80081c4:	429d      	cmp	r5, r3
 80081c6:	d003      	beq.n	80081d0 <__mcmp+0x2c>
 80081c8:	2001      	movs	r0, #1
 80081ca:	429d      	cmp	r5, r3
 80081cc:	d303      	bcc.n	80081d6 <__mcmp+0x32>
 80081ce:	bd30      	pop	{r4, r5, pc}
 80081d0:	4294      	cmp	r4, r2
 80081d2:	d3f3      	bcc.n	80081bc <__mcmp+0x18>
 80081d4:	e7fb      	b.n	80081ce <__mcmp+0x2a>
 80081d6:	4240      	negs	r0, r0
 80081d8:	e7f9      	b.n	80081ce <__mcmp+0x2a>
	...

080081dc <__mdiff>:
 80081dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081de:	000e      	movs	r6, r1
 80081e0:	0007      	movs	r7, r0
 80081e2:	0011      	movs	r1, r2
 80081e4:	0030      	movs	r0, r6
 80081e6:	b087      	sub	sp, #28
 80081e8:	0014      	movs	r4, r2
 80081ea:	f7ff ffdb 	bl	80081a4 <__mcmp>
 80081ee:	1e05      	subs	r5, r0, #0
 80081f0:	d110      	bne.n	8008214 <__mdiff+0x38>
 80081f2:	0001      	movs	r1, r0
 80081f4:	0038      	movs	r0, r7
 80081f6:	f7ff fd51 	bl	8007c9c <_Balloc>
 80081fa:	1e02      	subs	r2, r0, #0
 80081fc:	d104      	bne.n	8008208 <__mdiff+0x2c>
 80081fe:	4b40      	ldr	r3, [pc, #256]	; (8008300 <__mdiff+0x124>)
 8008200:	4940      	ldr	r1, [pc, #256]	; (8008304 <__mdiff+0x128>)
 8008202:	4841      	ldr	r0, [pc, #260]	; (8008308 <__mdiff+0x12c>)
 8008204:	f000 fb68 	bl	80088d8 <__assert_func>
 8008208:	2301      	movs	r3, #1
 800820a:	6145      	str	r5, [r0, #20]
 800820c:	6103      	str	r3, [r0, #16]
 800820e:	0010      	movs	r0, r2
 8008210:	b007      	add	sp, #28
 8008212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008214:	2301      	movs	r3, #1
 8008216:	9301      	str	r3, [sp, #4]
 8008218:	2800      	cmp	r0, #0
 800821a:	db04      	blt.n	8008226 <__mdiff+0x4a>
 800821c:	0023      	movs	r3, r4
 800821e:	0034      	movs	r4, r6
 8008220:	001e      	movs	r6, r3
 8008222:	2300      	movs	r3, #0
 8008224:	9301      	str	r3, [sp, #4]
 8008226:	0038      	movs	r0, r7
 8008228:	6861      	ldr	r1, [r4, #4]
 800822a:	f7ff fd37 	bl	8007c9c <_Balloc>
 800822e:	1e02      	subs	r2, r0, #0
 8008230:	d103      	bne.n	800823a <__mdiff+0x5e>
 8008232:	2190      	movs	r1, #144	; 0x90
 8008234:	4b32      	ldr	r3, [pc, #200]	; (8008300 <__mdiff+0x124>)
 8008236:	0089      	lsls	r1, r1, #2
 8008238:	e7e3      	b.n	8008202 <__mdiff+0x26>
 800823a:	9b01      	ldr	r3, [sp, #4]
 800823c:	2700      	movs	r7, #0
 800823e:	60c3      	str	r3, [r0, #12]
 8008240:	6920      	ldr	r0, [r4, #16]
 8008242:	3414      	adds	r4, #20
 8008244:	9401      	str	r4, [sp, #4]
 8008246:	9b01      	ldr	r3, [sp, #4]
 8008248:	0084      	lsls	r4, r0, #2
 800824a:	191b      	adds	r3, r3, r4
 800824c:	0034      	movs	r4, r6
 800824e:	9302      	str	r3, [sp, #8]
 8008250:	6933      	ldr	r3, [r6, #16]
 8008252:	3414      	adds	r4, #20
 8008254:	0099      	lsls	r1, r3, #2
 8008256:	1863      	adds	r3, r4, r1
 8008258:	9303      	str	r3, [sp, #12]
 800825a:	0013      	movs	r3, r2
 800825c:	3314      	adds	r3, #20
 800825e:	469c      	mov	ip, r3
 8008260:	9305      	str	r3, [sp, #20]
 8008262:	9b01      	ldr	r3, [sp, #4]
 8008264:	9304      	str	r3, [sp, #16]
 8008266:	9b04      	ldr	r3, [sp, #16]
 8008268:	cc02      	ldmia	r4!, {r1}
 800826a:	cb20      	ldmia	r3!, {r5}
 800826c:	9304      	str	r3, [sp, #16]
 800826e:	b2ab      	uxth	r3, r5
 8008270:	19df      	adds	r7, r3, r7
 8008272:	b28b      	uxth	r3, r1
 8008274:	1afb      	subs	r3, r7, r3
 8008276:	0c09      	lsrs	r1, r1, #16
 8008278:	0c2d      	lsrs	r5, r5, #16
 800827a:	1a6d      	subs	r5, r5, r1
 800827c:	1419      	asrs	r1, r3, #16
 800827e:	186d      	adds	r5, r5, r1
 8008280:	4661      	mov	r1, ip
 8008282:	142f      	asrs	r7, r5, #16
 8008284:	b29b      	uxth	r3, r3
 8008286:	042d      	lsls	r5, r5, #16
 8008288:	432b      	orrs	r3, r5
 800828a:	c108      	stmia	r1!, {r3}
 800828c:	9b03      	ldr	r3, [sp, #12]
 800828e:	468c      	mov	ip, r1
 8008290:	42a3      	cmp	r3, r4
 8008292:	d8e8      	bhi.n	8008266 <__mdiff+0x8a>
 8008294:	0031      	movs	r1, r6
 8008296:	9c03      	ldr	r4, [sp, #12]
 8008298:	3115      	adds	r1, #21
 800829a:	2304      	movs	r3, #4
 800829c:	428c      	cmp	r4, r1
 800829e:	d304      	bcc.n	80082aa <__mdiff+0xce>
 80082a0:	1ba3      	subs	r3, r4, r6
 80082a2:	3b15      	subs	r3, #21
 80082a4:	089b      	lsrs	r3, r3, #2
 80082a6:	3301      	adds	r3, #1
 80082a8:	009b      	lsls	r3, r3, #2
 80082aa:	9901      	ldr	r1, [sp, #4]
 80082ac:	18cc      	adds	r4, r1, r3
 80082ae:	9905      	ldr	r1, [sp, #20]
 80082b0:	0026      	movs	r6, r4
 80082b2:	18cb      	adds	r3, r1, r3
 80082b4:	469c      	mov	ip, r3
 80082b6:	9902      	ldr	r1, [sp, #8]
 80082b8:	428e      	cmp	r6, r1
 80082ba:	d310      	bcc.n	80082de <__mdiff+0x102>
 80082bc:	9e02      	ldr	r6, [sp, #8]
 80082be:	1ee1      	subs	r1, r4, #3
 80082c0:	2500      	movs	r5, #0
 80082c2:	428e      	cmp	r6, r1
 80082c4:	d304      	bcc.n	80082d0 <__mdiff+0xf4>
 80082c6:	0031      	movs	r1, r6
 80082c8:	3103      	adds	r1, #3
 80082ca:	1b0c      	subs	r4, r1, r4
 80082cc:	08a4      	lsrs	r4, r4, #2
 80082ce:	00a5      	lsls	r5, r4, #2
 80082d0:	195b      	adds	r3, r3, r5
 80082d2:	3b04      	subs	r3, #4
 80082d4:	6819      	ldr	r1, [r3, #0]
 80082d6:	2900      	cmp	r1, #0
 80082d8:	d00f      	beq.n	80082fa <__mdiff+0x11e>
 80082da:	6110      	str	r0, [r2, #16]
 80082dc:	e797      	b.n	800820e <__mdiff+0x32>
 80082de:	ce02      	ldmia	r6!, {r1}
 80082e0:	b28d      	uxth	r5, r1
 80082e2:	19ed      	adds	r5, r5, r7
 80082e4:	0c0f      	lsrs	r7, r1, #16
 80082e6:	1429      	asrs	r1, r5, #16
 80082e8:	1879      	adds	r1, r7, r1
 80082ea:	140f      	asrs	r7, r1, #16
 80082ec:	b2ad      	uxth	r5, r5
 80082ee:	0409      	lsls	r1, r1, #16
 80082f0:	430d      	orrs	r5, r1
 80082f2:	4661      	mov	r1, ip
 80082f4:	c120      	stmia	r1!, {r5}
 80082f6:	468c      	mov	ip, r1
 80082f8:	e7dd      	b.n	80082b6 <__mdiff+0xda>
 80082fa:	3801      	subs	r0, #1
 80082fc:	e7e9      	b.n	80082d2 <__mdiff+0xf6>
 80082fe:	46c0      	nop			; (mov r8, r8)
 8008300:	080096bf 	.word	0x080096bf
 8008304:	00000232 	.word	0x00000232
 8008308:	080096d0 	.word	0x080096d0

0800830c <__d2b>:
 800830c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800830e:	2101      	movs	r1, #1
 8008310:	0014      	movs	r4, r2
 8008312:	001e      	movs	r6, r3
 8008314:	9f08      	ldr	r7, [sp, #32]
 8008316:	f7ff fcc1 	bl	8007c9c <_Balloc>
 800831a:	1e05      	subs	r5, r0, #0
 800831c:	d105      	bne.n	800832a <__d2b+0x1e>
 800831e:	0002      	movs	r2, r0
 8008320:	4b26      	ldr	r3, [pc, #152]	; (80083bc <__d2b+0xb0>)
 8008322:	4927      	ldr	r1, [pc, #156]	; (80083c0 <__d2b+0xb4>)
 8008324:	4827      	ldr	r0, [pc, #156]	; (80083c4 <__d2b+0xb8>)
 8008326:	f000 fad7 	bl	80088d8 <__assert_func>
 800832a:	0333      	lsls	r3, r6, #12
 800832c:	0076      	lsls	r6, r6, #1
 800832e:	0b1b      	lsrs	r3, r3, #12
 8008330:	0d76      	lsrs	r6, r6, #21
 8008332:	d124      	bne.n	800837e <__d2b+0x72>
 8008334:	9301      	str	r3, [sp, #4]
 8008336:	2c00      	cmp	r4, #0
 8008338:	d027      	beq.n	800838a <__d2b+0x7e>
 800833a:	4668      	mov	r0, sp
 800833c:	9400      	str	r4, [sp, #0]
 800833e:	f7ff fd73 	bl	8007e28 <__lo0bits>
 8008342:	9c00      	ldr	r4, [sp, #0]
 8008344:	2800      	cmp	r0, #0
 8008346:	d01e      	beq.n	8008386 <__d2b+0x7a>
 8008348:	9b01      	ldr	r3, [sp, #4]
 800834a:	2120      	movs	r1, #32
 800834c:	001a      	movs	r2, r3
 800834e:	1a09      	subs	r1, r1, r0
 8008350:	408a      	lsls	r2, r1
 8008352:	40c3      	lsrs	r3, r0
 8008354:	4322      	orrs	r2, r4
 8008356:	616a      	str	r2, [r5, #20]
 8008358:	9301      	str	r3, [sp, #4]
 800835a:	9c01      	ldr	r4, [sp, #4]
 800835c:	61ac      	str	r4, [r5, #24]
 800835e:	1e63      	subs	r3, r4, #1
 8008360:	419c      	sbcs	r4, r3
 8008362:	3401      	adds	r4, #1
 8008364:	612c      	str	r4, [r5, #16]
 8008366:	2e00      	cmp	r6, #0
 8008368:	d018      	beq.n	800839c <__d2b+0x90>
 800836a:	4b17      	ldr	r3, [pc, #92]	; (80083c8 <__d2b+0xbc>)
 800836c:	18f6      	adds	r6, r6, r3
 800836e:	2335      	movs	r3, #53	; 0x35
 8008370:	1836      	adds	r6, r6, r0
 8008372:	1a18      	subs	r0, r3, r0
 8008374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008376:	603e      	str	r6, [r7, #0]
 8008378:	6018      	str	r0, [r3, #0]
 800837a:	0028      	movs	r0, r5
 800837c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800837e:	2280      	movs	r2, #128	; 0x80
 8008380:	0352      	lsls	r2, r2, #13
 8008382:	4313      	orrs	r3, r2
 8008384:	e7d6      	b.n	8008334 <__d2b+0x28>
 8008386:	616c      	str	r4, [r5, #20]
 8008388:	e7e7      	b.n	800835a <__d2b+0x4e>
 800838a:	a801      	add	r0, sp, #4
 800838c:	f7ff fd4c 	bl	8007e28 <__lo0bits>
 8008390:	2401      	movs	r4, #1
 8008392:	9b01      	ldr	r3, [sp, #4]
 8008394:	612c      	str	r4, [r5, #16]
 8008396:	616b      	str	r3, [r5, #20]
 8008398:	3020      	adds	r0, #32
 800839a:	e7e4      	b.n	8008366 <__d2b+0x5a>
 800839c:	4b0b      	ldr	r3, [pc, #44]	; (80083cc <__d2b+0xc0>)
 800839e:	18c0      	adds	r0, r0, r3
 80083a0:	4b0b      	ldr	r3, [pc, #44]	; (80083d0 <__d2b+0xc4>)
 80083a2:	6038      	str	r0, [r7, #0]
 80083a4:	18e3      	adds	r3, r4, r3
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	18eb      	adds	r3, r5, r3
 80083aa:	6958      	ldr	r0, [r3, #20]
 80083ac:	f7ff fd22 	bl	8007df4 <__hi0bits>
 80083b0:	0164      	lsls	r4, r4, #5
 80083b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b4:	1a24      	subs	r4, r4, r0
 80083b6:	601c      	str	r4, [r3, #0]
 80083b8:	e7df      	b.n	800837a <__d2b+0x6e>
 80083ba:	46c0      	nop			; (mov r8, r8)
 80083bc:	080096bf 	.word	0x080096bf
 80083c0:	0000030a 	.word	0x0000030a
 80083c4:	080096d0 	.word	0x080096d0
 80083c8:	fffffbcd 	.word	0xfffffbcd
 80083cc:	fffffbce 	.word	0xfffffbce
 80083d0:	3fffffff 	.word	0x3fffffff

080083d4 <_calloc_r>:
 80083d4:	b570      	push	{r4, r5, r6, lr}
 80083d6:	0c13      	lsrs	r3, r2, #16
 80083d8:	0c0d      	lsrs	r5, r1, #16
 80083da:	d11e      	bne.n	800841a <_calloc_r+0x46>
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d10c      	bne.n	80083fa <_calloc_r+0x26>
 80083e0:	b289      	uxth	r1, r1
 80083e2:	b294      	uxth	r4, r2
 80083e4:	434c      	muls	r4, r1
 80083e6:	0021      	movs	r1, r4
 80083e8:	f000 f88c 	bl	8008504 <_malloc_r>
 80083ec:	1e05      	subs	r5, r0, #0
 80083ee:	d01b      	beq.n	8008428 <_calloc_r+0x54>
 80083f0:	0022      	movs	r2, r4
 80083f2:	2100      	movs	r1, #0
 80083f4:	f7fe f8f4 	bl	80065e0 <memset>
 80083f8:	e016      	b.n	8008428 <_calloc_r+0x54>
 80083fa:	1c1d      	adds	r5, r3, #0
 80083fc:	1c0b      	adds	r3, r1, #0
 80083fe:	b292      	uxth	r2, r2
 8008400:	b289      	uxth	r1, r1
 8008402:	b29c      	uxth	r4, r3
 8008404:	4351      	muls	r1, r2
 8008406:	b2ab      	uxth	r3, r5
 8008408:	4363      	muls	r3, r4
 800840a:	0c0c      	lsrs	r4, r1, #16
 800840c:	191c      	adds	r4, r3, r4
 800840e:	0c22      	lsrs	r2, r4, #16
 8008410:	d107      	bne.n	8008422 <_calloc_r+0x4e>
 8008412:	0424      	lsls	r4, r4, #16
 8008414:	b289      	uxth	r1, r1
 8008416:	430c      	orrs	r4, r1
 8008418:	e7e5      	b.n	80083e6 <_calloc_r+0x12>
 800841a:	2b00      	cmp	r3, #0
 800841c:	d101      	bne.n	8008422 <_calloc_r+0x4e>
 800841e:	1c13      	adds	r3, r2, #0
 8008420:	e7ed      	b.n	80083fe <_calloc_r+0x2a>
 8008422:	230c      	movs	r3, #12
 8008424:	2500      	movs	r5, #0
 8008426:	6003      	str	r3, [r0, #0]
 8008428:	0028      	movs	r0, r5
 800842a:	bd70      	pop	{r4, r5, r6, pc}

0800842c <_free_r>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	0005      	movs	r5, r0
 8008430:	2900      	cmp	r1, #0
 8008432:	d010      	beq.n	8008456 <_free_r+0x2a>
 8008434:	1f0c      	subs	r4, r1, #4
 8008436:	6823      	ldr	r3, [r4, #0]
 8008438:	2b00      	cmp	r3, #0
 800843a:	da00      	bge.n	800843e <_free_r+0x12>
 800843c:	18e4      	adds	r4, r4, r3
 800843e:	0028      	movs	r0, r5
 8008440:	f000 fa9e 	bl	8008980 <__malloc_lock>
 8008444:	4a1d      	ldr	r2, [pc, #116]	; (80084bc <_free_r+0x90>)
 8008446:	6813      	ldr	r3, [r2, #0]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d105      	bne.n	8008458 <_free_r+0x2c>
 800844c:	6063      	str	r3, [r4, #4]
 800844e:	6014      	str	r4, [r2, #0]
 8008450:	0028      	movs	r0, r5
 8008452:	f000 fa9d 	bl	8008990 <__malloc_unlock>
 8008456:	bd70      	pop	{r4, r5, r6, pc}
 8008458:	42a3      	cmp	r3, r4
 800845a:	d908      	bls.n	800846e <_free_r+0x42>
 800845c:	6821      	ldr	r1, [r4, #0]
 800845e:	1860      	adds	r0, r4, r1
 8008460:	4283      	cmp	r3, r0
 8008462:	d1f3      	bne.n	800844c <_free_r+0x20>
 8008464:	6818      	ldr	r0, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	1841      	adds	r1, r0, r1
 800846a:	6021      	str	r1, [r4, #0]
 800846c:	e7ee      	b.n	800844c <_free_r+0x20>
 800846e:	001a      	movs	r2, r3
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <_free_r+0x4e>
 8008476:	42a3      	cmp	r3, r4
 8008478:	d9f9      	bls.n	800846e <_free_r+0x42>
 800847a:	6811      	ldr	r1, [r2, #0]
 800847c:	1850      	adds	r0, r2, r1
 800847e:	42a0      	cmp	r0, r4
 8008480:	d10b      	bne.n	800849a <_free_r+0x6e>
 8008482:	6820      	ldr	r0, [r4, #0]
 8008484:	1809      	adds	r1, r1, r0
 8008486:	1850      	adds	r0, r2, r1
 8008488:	6011      	str	r1, [r2, #0]
 800848a:	4283      	cmp	r3, r0
 800848c:	d1e0      	bne.n	8008450 <_free_r+0x24>
 800848e:	6818      	ldr	r0, [r3, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	1841      	adds	r1, r0, r1
 8008494:	6011      	str	r1, [r2, #0]
 8008496:	6053      	str	r3, [r2, #4]
 8008498:	e7da      	b.n	8008450 <_free_r+0x24>
 800849a:	42a0      	cmp	r0, r4
 800849c:	d902      	bls.n	80084a4 <_free_r+0x78>
 800849e:	230c      	movs	r3, #12
 80084a0:	602b      	str	r3, [r5, #0]
 80084a2:	e7d5      	b.n	8008450 <_free_r+0x24>
 80084a4:	6821      	ldr	r1, [r4, #0]
 80084a6:	1860      	adds	r0, r4, r1
 80084a8:	4283      	cmp	r3, r0
 80084aa:	d103      	bne.n	80084b4 <_free_r+0x88>
 80084ac:	6818      	ldr	r0, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	1841      	adds	r1, r0, r1
 80084b2:	6021      	str	r1, [r4, #0]
 80084b4:	6063      	str	r3, [r4, #4]
 80084b6:	6054      	str	r4, [r2, #4]
 80084b8:	e7ca      	b.n	8008450 <_free_r+0x24>
 80084ba:	46c0      	nop			; (mov r8, r8)
 80084bc:	200003b4 	.word	0x200003b4

080084c0 <sbrk_aligned>:
 80084c0:	b570      	push	{r4, r5, r6, lr}
 80084c2:	4e0f      	ldr	r6, [pc, #60]	; (8008500 <sbrk_aligned+0x40>)
 80084c4:	000d      	movs	r5, r1
 80084c6:	6831      	ldr	r1, [r6, #0]
 80084c8:	0004      	movs	r4, r0
 80084ca:	2900      	cmp	r1, #0
 80084cc:	d102      	bne.n	80084d4 <sbrk_aligned+0x14>
 80084ce:	f000 f9f1 	bl	80088b4 <_sbrk_r>
 80084d2:	6030      	str	r0, [r6, #0]
 80084d4:	0029      	movs	r1, r5
 80084d6:	0020      	movs	r0, r4
 80084d8:	f000 f9ec 	bl	80088b4 <_sbrk_r>
 80084dc:	1c43      	adds	r3, r0, #1
 80084de:	d00a      	beq.n	80084f6 <sbrk_aligned+0x36>
 80084e0:	2303      	movs	r3, #3
 80084e2:	1cc5      	adds	r5, r0, #3
 80084e4:	439d      	bics	r5, r3
 80084e6:	42a8      	cmp	r0, r5
 80084e8:	d007      	beq.n	80084fa <sbrk_aligned+0x3a>
 80084ea:	1a29      	subs	r1, r5, r0
 80084ec:	0020      	movs	r0, r4
 80084ee:	f000 f9e1 	bl	80088b4 <_sbrk_r>
 80084f2:	1c43      	adds	r3, r0, #1
 80084f4:	d101      	bne.n	80084fa <sbrk_aligned+0x3a>
 80084f6:	2501      	movs	r5, #1
 80084f8:	426d      	negs	r5, r5
 80084fa:	0028      	movs	r0, r5
 80084fc:	bd70      	pop	{r4, r5, r6, pc}
 80084fe:	46c0      	nop			; (mov r8, r8)
 8008500:	200003b8 	.word	0x200003b8

08008504 <_malloc_r>:
 8008504:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008506:	2203      	movs	r2, #3
 8008508:	1ccb      	adds	r3, r1, #3
 800850a:	4393      	bics	r3, r2
 800850c:	3308      	adds	r3, #8
 800850e:	0006      	movs	r6, r0
 8008510:	001f      	movs	r7, r3
 8008512:	2b0c      	cmp	r3, #12
 8008514:	d232      	bcs.n	800857c <_malloc_r+0x78>
 8008516:	270c      	movs	r7, #12
 8008518:	42b9      	cmp	r1, r7
 800851a:	d831      	bhi.n	8008580 <_malloc_r+0x7c>
 800851c:	0030      	movs	r0, r6
 800851e:	f000 fa2f 	bl	8008980 <__malloc_lock>
 8008522:	4d32      	ldr	r5, [pc, #200]	; (80085ec <_malloc_r+0xe8>)
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	001c      	movs	r4, r3
 8008528:	2c00      	cmp	r4, #0
 800852a:	d12e      	bne.n	800858a <_malloc_r+0x86>
 800852c:	0039      	movs	r1, r7
 800852e:	0030      	movs	r0, r6
 8008530:	f7ff ffc6 	bl	80084c0 <sbrk_aligned>
 8008534:	0004      	movs	r4, r0
 8008536:	1c43      	adds	r3, r0, #1
 8008538:	d11e      	bne.n	8008578 <_malloc_r+0x74>
 800853a:	682c      	ldr	r4, [r5, #0]
 800853c:	0025      	movs	r5, r4
 800853e:	2d00      	cmp	r5, #0
 8008540:	d14a      	bne.n	80085d8 <_malloc_r+0xd4>
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	0029      	movs	r1, r5
 8008546:	18e3      	adds	r3, r4, r3
 8008548:	0030      	movs	r0, r6
 800854a:	9301      	str	r3, [sp, #4]
 800854c:	f000 f9b2 	bl	80088b4 <_sbrk_r>
 8008550:	9b01      	ldr	r3, [sp, #4]
 8008552:	4283      	cmp	r3, r0
 8008554:	d143      	bne.n	80085de <_malloc_r+0xda>
 8008556:	6823      	ldr	r3, [r4, #0]
 8008558:	3703      	adds	r7, #3
 800855a:	1aff      	subs	r7, r7, r3
 800855c:	2303      	movs	r3, #3
 800855e:	439f      	bics	r7, r3
 8008560:	3708      	adds	r7, #8
 8008562:	2f0c      	cmp	r7, #12
 8008564:	d200      	bcs.n	8008568 <_malloc_r+0x64>
 8008566:	270c      	movs	r7, #12
 8008568:	0039      	movs	r1, r7
 800856a:	0030      	movs	r0, r6
 800856c:	f7ff ffa8 	bl	80084c0 <sbrk_aligned>
 8008570:	1c43      	adds	r3, r0, #1
 8008572:	d034      	beq.n	80085de <_malloc_r+0xda>
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	19df      	adds	r7, r3, r7
 8008578:	6027      	str	r7, [r4, #0]
 800857a:	e013      	b.n	80085a4 <_malloc_r+0xa0>
 800857c:	2b00      	cmp	r3, #0
 800857e:	dacb      	bge.n	8008518 <_malloc_r+0x14>
 8008580:	230c      	movs	r3, #12
 8008582:	2500      	movs	r5, #0
 8008584:	6033      	str	r3, [r6, #0]
 8008586:	0028      	movs	r0, r5
 8008588:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800858a:	6822      	ldr	r2, [r4, #0]
 800858c:	1bd1      	subs	r1, r2, r7
 800858e:	d420      	bmi.n	80085d2 <_malloc_r+0xce>
 8008590:	290b      	cmp	r1, #11
 8008592:	d917      	bls.n	80085c4 <_malloc_r+0xc0>
 8008594:	19e2      	adds	r2, r4, r7
 8008596:	6027      	str	r7, [r4, #0]
 8008598:	42a3      	cmp	r3, r4
 800859a:	d111      	bne.n	80085c0 <_malloc_r+0xbc>
 800859c:	602a      	str	r2, [r5, #0]
 800859e:	6863      	ldr	r3, [r4, #4]
 80085a0:	6011      	str	r1, [r2, #0]
 80085a2:	6053      	str	r3, [r2, #4]
 80085a4:	0030      	movs	r0, r6
 80085a6:	0025      	movs	r5, r4
 80085a8:	f000 f9f2 	bl	8008990 <__malloc_unlock>
 80085ac:	2207      	movs	r2, #7
 80085ae:	350b      	adds	r5, #11
 80085b0:	1d23      	adds	r3, r4, #4
 80085b2:	4395      	bics	r5, r2
 80085b4:	1aea      	subs	r2, r5, r3
 80085b6:	429d      	cmp	r5, r3
 80085b8:	d0e5      	beq.n	8008586 <_malloc_r+0x82>
 80085ba:	1b5b      	subs	r3, r3, r5
 80085bc:	50a3      	str	r3, [r4, r2]
 80085be:	e7e2      	b.n	8008586 <_malloc_r+0x82>
 80085c0:	605a      	str	r2, [r3, #4]
 80085c2:	e7ec      	b.n	800859e <_malloc_r+0x9a>
 80085c4:	6862      	ldr	r2, [r4, #4]
 80085c6:	42a3      	cmp	r3, r4
 80085c8:	d101      	bne.n	80085ce <_malloc_r+0xca>
 80085ca:	602a      	str	r2, [r5, #0]
 80085cc:	e7ea      	b.n	80085a4 <_malloc_r+0xa0>
 80085ce:	605a      	str	r2, [r3, #4]
 80085d0:	e7e8      	b.n	80085a4 <_malloc_r+0xa0>
 80085d2:	0023      	movs	r3, r4
 80085d4:	6864      	ldr	r4, [r4, #4]
 80085d6:	e7a7      	b.n	8008528 <_malloc_r+0x24>
 80085d8:	002c      	movs	r4, r5
 80085da:	686d      	ldr	r5, [r5, #4]
 80085dc:	e7af      	b.n	800853e <_malloc_r+0x3a>
 80085de:	230c      	movs	r3, #12
 80085e0:	0030      	movs	r0, r6
 80085e2:	6033      	str	r3, [r6, #0]
 80085e4:	f000 f9d4 	bl	8008990 <__malloc_unlock>
 80085e8:	e7cd      	b.n	8008586 <_malloc_r+0x82>
 80085ea:	46c0      	nop			; (mov r8, r8)
 80085ec:	200003b4 	.word	0x200003b4

080085f0 <__ssputs_r>:
 80085f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085f2:	688e      	ldr	r6, [r1, #8]
 80085f4:	b085      	sub	sp, #20
 80085f6:	0007      	movs	r7, r0
 80085f8:	000c      	movs	r4, r1
 80085fa:	9203      	str	r2, [sp, #12]
 80085fc:	9301      	str	r3, [sp, #4]
 80085fe:	429e      	cmp	r6, r3
 8008600:	d83c      	bhi.n	800867c <__ssputs_r+0x8c>
 8008602:	2390      	movs	r3, #144	; 0x90
 8008604:	898a      	ldrh	r2, [r1, #12]
 8008606:	00db      	lsls	r3, r3, #3
 8008608:	421a      	tst	r2, r3
 800860a:	d034      	beq.n	8008676 <__ssputs_r+0x86>
 800860c:	6909      	ldr	r1, [r1, #16]
 800860e:	6823      	ldr	r3, [r4, #0]
 8008610:	6960      	ldr	r0, [r4, #20]
 8008612:	1a5b      	subs	r3, r3, r1
 8008614:	9302      	str	r3, [sp, #8]
 8008616:	2303      	movs	r3, #3
 8008618:	4343      	muls	r3, r0
 800861a:	0fdd      	lsrs	r5, r3, #31
 800861c:	18ed      	adds	r5, r5, r3
 800861e:	9b01      	ldr	r3, [sp, #4]
 8008620:	9802      	ldr	r0, [sp, #8]
 8008622:	3301      	adds	r3, #1
 8008624:	181b      	adds	r3, r3, r0
 8008626:	106d      	asrs	r5, r5, #1
 8008628:	42ab      	cmp	r3, r5
 800862a:	d900      	bls.n	800862e <__ssputs_r+0x3e>
 800862c:	001d      	movs	r5, r3
 800862e:	0553      	lsls	r3, r2, #21
 8008630:	d532      	bpl.n	8008698 <__ssputs_r+0xa8>
 8008632:	0029      	movs	r1, r5
 8008634:	0038      	movs	r0, r7
 8008636:	f7ff ff65 	bl	8008504 <_malloc_r>
 800863a:	1e06      	subs	r6, r0, #0
 800863c:	d109      	bne.n	8008652 <__ssputs_r+0x62>
 800863e:	230c      	movs	r3, #12
 8008640:	603b      	str	r3, [r7, #0]
 8008642:	2340      	movs	r3, #64	; 0x40
 8008644:	2001      	movs	r0, #1
 8008646:	89a2      	ldrh	r2, [r4, #12]
 8008648:	4240      	negs	r0, r0
 800864a:	4313      	orrs	r3, r2
 800864c:	81a3      	strh	r3, [r4, #12]
 800864e:	b005      	add	sp, #20
 8008650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008652:	9a02      	ldr	r2, [sp, #8]
 8008654:	6921      	ldr	r1, [r4, #16]
 8008656:	f7ff fb18 	bl	8007c8a <memcpy>
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	4a14      	ldr	r2, [pc, #80]	; (80086b0 <__ssputs_r+0xc0>)
 800865e:	401a      	ands	r2, r3
 8008660:	2380      	movs	r3, #128	; 0x80
 8008662:	4313      	orrs	r3, r2
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	9b02      	ldr	r3, [sp, #8]
 8008668:	6126      	str	r6, [r4, #16]
 800866a:	18f6      	adds	r6, r6, r3
 800866c:	6026      	str	r6, [r4, #0]
 800866e:	6165      	str	r5, [r4, #20]
 8008670:	9e01      	ldr	r6, [sp, #4]
 8008672:	1aed      	subs	r5, r5, r3
 8008674:	60a5      	str	r5, [r4, #8]
 8008676:	9b01      	ldr	r3, [sp, #4]
 8008678:	429e      	cmp	r6, r3
 800867a:	d900      	bls.n	800867e <__ssputs_r+0x8e>
 800867c:	9e01      	ldr	r6, [sp, #4]
 800867e:	0032      	movs	r2, r6
 8008680:	9903      	ldr	r1, [sp, #12]
 8008682:	6820      	ldr	r0, [r4, #0]
 8008684:	f000 f968 	bl	8008958 <memmove>
 8008688:	68a3      	ldr	r3, [r4, #8]
 800868a:	2000      	movs	r0, #0
 800868c:	1b9b      	subs	r3, r3, r6
 800868e:	60a3      	str	r3, [r4, #8]
 8008690:	6823      	ldr	r3, [r4, #0]
 8008692:	199e      	adds	r6, r3, r6
 8008694:	6026      	str	r6, [r4, #0]
 8008696:	e7da      	b.n	800864e <__ssputs_r+0x5e>
 8008698:	002a      	movs	r2, r5
 800869a:	0038      	movs	r0, r7
 800869c:	f000 f980 	bl	80089a0 <_realloc_r>
 80086a0:	1e06      	subs	r6, r0, #0
 80086a2:	d1e0      	bne.n	8008666 <__ssputs_r+0x76>
 80086a4:	0038      	movs	r0, r7
 80086a6:	6921      	ldr	r1, [r4, #16]
 80086a8:	f7ff fec0 	bl	800842c <_free_r>
 80086ac:	e7c7      	b.n	800863e <__ssputs_r+0x4e>
 80086ae:	46c0      	nop			; (mov r8, r8)
 80086b0:	fffffb7f 	.word	0xfffffb7f

080086b4 <_svfiprintf_r>:
 80086b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086b6:	b0a1      	sub	sp, #132	; 0x84
 80086b8:	9003      	str	r0, [sp, #12]
 80086ba:	001d      	movs	r5, r3
 80086bc:	898b      	ldrh	r3, [r1, #12]
 80086be:	000f      	movs	r7, r1
 80086c0:	0016      	movs	r6, r2
 80086c2:	061b      	lsls	r3, r3, #24
 80086c4:	d511      	bpl.n	80086ea <_svfiprintf_r+0x36>
 80086c6:	690b      	ldr	r3, [r1, #16]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10e      	bne.n	80086ea <_svfiprintf_r+0x36>
 80086cc:	2140      	movs	r1, #64	; 0x40
 80086ce:	f7ff ff19 	bl	8008504 <_malloc_r>
 80086d2:	6038      	str	r0, [r7, #0]
 80086d4:	6138      	str	r0, [r7, #16]
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d105      	bne.n	80086e6 <_svfiprintf_r+0x32>
 80086da:	230c      	movs	r3, #12
 80086dc:	9a03      	ldr	r2, [sp, #12]
 80086de:	3801      	subs	r0, #1
 80086e0:	6013      	str	r3, [r2, #0]
 80086e2:	b021      	add	sp, #132	; 0x84
 80086e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086e6:	2340      	movs	r3, #64	; 0x40
 80086e8:	617b      	str	r3, [r7, #20]
 80086ea:	2300      	movs	r3, #0
 80086ec:	ac08      	add	r4, sp, #32
 80086ee:	6163      	str	r3, [r4, #20]
 80086f0:	3320      	adds	r3, #32
 80086f2:	7663      	strb	r3, [r4, #25]
 80086f4:	3310      	adds	r3, #16
 80086f6:	76a3      	strb	r3, [r4, #26]
 80086f8:	9507      	str	r5, [sp, #28]
 80086fa:	0035      	movs	r5, r6
 80086fc:	782b      	ldrb	r3, [r5, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <_svfiprintf_r+0x52>
 8008702:	2b25      	cmp	r3, #37	; 0x25
 8008704:	d147      	bne.n	8008796 <_svfiprintf_r+0xe2>
 8008706:	1bab      	subs	r3, r5, r6
 8008708:	9305      	str	r3, [sp, #20]
 800870a:	42b5      	cmp	r5, r6
 800870c:	d00c      	beq.n	8008728 <_svfiprintf_r+0x74>
 800870e:	0032      	movs	r2, r6
 8008710:	0039      	movs	r1, r7
 8008712:	9803      	ldr	r0, [sp, #12]
 8008714:	f7ff ff6c 	bl	80085f0 <__ssputs_r>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d100      	bne.n	800871e <_svfiprintf_r+0x6a>
 800871c:	e0ae      	b.n	800887c <_svfiprintf_r+0x1c8>
 800871e:	6962      	ldr	r2, [r4, #20]
 8008720:	9b05      	ldr	r3, [sp, #20]
 8008722:	4694      	mov	ip, r2
 8008724:	4463      	add	r3, ip
 8008726:	6163      	str	r3, [r4, #20]
 8008728:	782b      	ldrb	r3, [r5, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d100      	bne.n	8008730 <_svfiprintf_r+0x7c>
 800872e:	e0a5      	b.n	800887c <_svfiprintf_r+0x1c8>
 8008730:	2201      	movs	r2, #1
 8008732:	2300      	movs	r3, #0
 8008734:	4252      	negs	r2, r2
 8008736:	6062      	str	r2, [r4, #4]
 8008738:	a904      	add	r1, sp, #16
 800873a:	3254      	adds	r2, #84	; 0x54
 800873c:	1852      	adds	r2, r2, r1
 800873e:	1c6e      	adds	r6, r5, #1
 8008740:	6023      	str	r3, [r4, #0]
 8008742:	60e3      	str	r3, [r4, #12]
 8008744:	60a3      	str	r3, [r4, #8]
 8008746:	7013      	strb	r3, [r2, #0]
 8008748:	65a3      	str	r3, [r4, #88]	; 0x58
 800874a:	2205      	movs	r2, #5
 800874c:	7831      	ldrb	r1, [r6, #0]
 800874e:	4854      	ldr	r0, [pc, #336]	; (80088a0 <_svfiprintf_r+0x1ec>)
 8008750:	f7ff fa90 	bl	8007c74 <memchr>
 8008754:	1c75      	adds	r5, r6, #1
 8008756:	2800      	cmp	r0, #0
 8008758:	d11f      	bne.n	800879a <_svfiprintf_r+0xe6>
 800875a:	6822      	ldr	r2, [r4, #0]
 800875c:	06d3      	lsls	r3, r2, #27
 800875e:	d504      	bpl.n	800876a <_svfiprintf_r+0xb6>
 8008760:	2353      	movs	r3, #83	; 0x53
 8008762:	a904      	add	r1, sp, #16
 8008764:	185b      	adds	r3, r3, r1
 8008766:	2120      	movs	r1, #32
 8008768:	7019      	strb	r1, [r3, #0]
 800876a:	0713      	lsls	r3, r2, #28
 800876c:	d504      	bpl.n	8008778 <_svfiprintf_r+0xc4>
 800876e:	2353      	movs	r3, #83	; 0x53
 8008770:	a904      	add	r1, sp, #16
 8008772:	185b      	adds	r3, r3, r1
 8008774:	212b      	movs	r1, #43	; 0x2b
 8008776:	7019      	strb	r1, [r3, #0]
 8008778:	7833      	ldrb	r3, [r6, #0]
 800877a:	2b2a      	cmp	r3, #42	; 0x2a
 800877c:	d016      	beq.n	80087ac <_svfiprintf_r+0xf8>
 800877e:	0035      	movs	r5, r6
 8008780:	2100      	movs	r1, #0
 8008782:	200a      	movs	r0, #10
 8008784:	68e3      	ldr	r3, [r4, #12]
 8008786:	782a      	ldrb	r2, [r5, #0]
 8008788:	1c6e      	adds	r6, r5, #1
 800878a:	3a30      	subs	r2, #48	; 0x30
 800878c:	2a09      	cmp	r2, #9
 800878e:	d94e      	bls.n	800882e <_svfiprintf_r+0x17a>
 8008790:	2900      	cmp	r1, #0
 8008792:	d111      	bne.n	80087b8 <_svfiprintf_r+0x104>
 8008794:	e017      	b.n	80087c6 <_svfiprintf_r+0x112>
 8008796:	3501      	adds	r5, #1
 8008798:	e7b0      	b.n	80086fc <_svfiprintf_r+0x48>
 800879a:	4b41      	ldr	r3, [pc, #260]	; (80088a0 <_svfiprintf_r+0x1ec>)
 800879c:	6822      	ldr	r2, [r4, #0]
 800879e:	1ac0      	subs	r0, r0, r3
 80087a0:	2301      	movs	r3, #1
 80087a2:	4083      	lsls	r3, r0
 80087a4:	4313      	orrs	r3, r2
 80087a6:	002e      	movs	r6, r5
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	e7ce      	b.n	800874a <_svfiprintf_r+0x96>
 80087ac:	9b07      	ldr	r3, [sp, #28]
 80087ae:	1d19      	adds	r1, r3, #4
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	9107      	str	r1, [sp, #28]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	db01      	blt.n	80087bc <_svfiprintf_r+0x108>
 80087b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ba:	e004      	b.n	80087c6 <_svfiprintf_r+0x112>
 80087bc:	425b      	negs	r3, r3
 80087be:	60e3      	str	r3, [r4, #12]
 80087c0:	2302      	movs	r3, #2
 80087c2:	4313      	orrs	r3, r2
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	782b      	ldrb	r3, [r5, #0]
 80087c8:	2b2e      	cmp	r3, #46	; 0x2e
 80087ca:	d10a      	bne.n	80087e2 <_svfiprintf_r+0x12e>
 80087cc:	786b      	ldrb	r3, [r5, #1]
 80087ce:	2b2a      	cmp	r3, #42	; 0x2a
 80087d0:	d135      	bne.n	800883e <_svfiprintf_r+0x18a>
 80087d2:	9b07      	ldr	r3, [sp, #28]
 80087d4:	3502      	adds	r5, #2
 80087d6:	1d1a      	adds	r2, r3, #4
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	9207      	str	r2, [sp, #28]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	db2b      	blt.n	8008838 <_svfiprintf_r+0x184>
 80087e0:	9309      	str	r3, [sp, #36]	; 0x24
 80087e2:	4e30      	ldr	r6, [pc, #192]	; (80088a4 <_svfiprintf_r+0x1f0>)
 80087e4:	2203      	movs	r2, #3
 80087e6:	0030      	movs	r0, r6
 80087e8:	7829      	ldrb	r1, [r5, #0]
 80087ea:	f7ff fa43 	bl	8007c74 <memchr>
 80087ee:	2800      	cmp	r0, #0
 80087f0:	d006      	beq.n	8008800 <_svfiprintf_r+0x14c>
 80087f2:	2340      	movs	r3, #64	; 0x40
 80087f4:	1b80      	subs	r0, r0, r6
 80087f6:	4083      	lsls	r3, r0
 80087f8:	6822      	ldr	r2, [r4, #0]
 80087fa:	3501      	adds	r5, #1
 80087fc:	4313      	orrs	r3, r2
 80087fe:	6023      	str	r3, [r4, #0]
 8008800:	7829      	ldrb	r1, [r5, #0]
 8008802:	2206      	movs	r2, #6
 8008804:	4828      	ldr	r0, [pc, #160]	; (80088a8 <_svfiprintf_r+0x1f4>)
 8008806:	1c6e      	adds	r6, r5, #1
 8008808:	7621      	strb	r1, [r4, #24]
 800880a:	f7ff fa33 	bl	8007c74 <memchr>
 800880e:	2800      	cmp	r0, #0
 8008810:	d03c      	beq.n	800888c <_svfiprintf_r+0x1d8>
 8008812:	4b26      	ldr	r3, [pc, #152]	; (80088ac <_svfiprintf_r+0x1f8>)
 8008814:	2b00      	cmp	r3, #0
 8008816:	d125      	bne.n	8008864 <_svfiprintf_r+0x1b0>
 8008818:	2207      	movs	r2, #7
 800881a:	9b07      	ldr	r3, [sp, #28]
 800881c:	3307      	adds	r3, #7
 800881e:	4393      	bics	r3, r2
 8008820:	3308      	adds	r3, #8
 8008822:	9307      	str	r3, [sp, #28]
 8008824:	6963      	ldr	r3, [r4, #20]
 8008826:	9a04      	ldr	r2, [sp, #16]
 8008828:	189b      	adds	r3, r3, r2
 800882a:	6163      	str	r3, [r4, #20]
 800882c:	e765      	b.n	80086fa <_svfiprintf_r+0x46>
 800882e:	4343      	muls	r3, r0
 8008830:	0035      	movs	r5, r6
 8008832:	2101      	movs	r1, #1
 8008834:	189b      	adds	r3, r3, r2
 8008836:	e7a6      	b.n	8008786 <_svfiprintf_r+0xd2>
 8008838:	2301      	movs	r3, #1
 800883a:	425b      	negs	r3, r3
 800883c:	e7d0      	b.n	80087e0 <_svfiprintf_r+0x12c>
 800883e:	2300      	movs	r3, #0
 8008840:	200a      	movs	r0, #10
 8008842:	001a      	movs	r2, r3
 8008844:	3501      	adds	r5, #1
 8008846:	6063      	str	r3, [r4, #4]
 8008848:	7829      	ldrb	r1, [r5, #0]
 800884a:	1c6e      	adds	r6, r5, #1
 800884c:	3930      	subs	r1, #48	; 0x30
 800884e:	2909      	cmp	r1, #9
 8008850:	d903      	bls.n	800885a <_svfiprintf_r+0x1a6>
 8008852:	2b00      	cmp	r3, #0
 8008854:	d0c5      	beq.n	80087e2 <_svfiprintf_r+0x12e>
 8008856:	9209      	str	r2, [sp, #36]	; 0x24
 8008858:	e7c3      	b.n	80087e2 <_svfiprintf_r+0x12e>
 800885a:	4342      	muls	r2, r0
 800885c:	0035      	movs	r5, r6
 800885e:	2301      	movs	r3, #1
 8008860:	1852      	adds	r2, r2, r1
 8008862:	e7f1      	b.n	8008848 <_svfiprintf_r+0x194>
 8008864:	ab07      	add	r3, sp, #28
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	003a      	movs	r2, r7
 800886a:	0021      	movs	r1, r4
 800886c:	4b10      	ldr	r3, [pc, #64]	; (80088b0 <_svfiprintf_r+0x1fc>)
 800886e:	9803      	ldr	r0, [sp, #12]
 8008870:	f7fd ff68 	bl	8006744 <_printf_float>
 8008874:	9004      	str	r0, [sp, #16]
 8008876:	9b04      	ldr	r3, [sp, #16]
 8008878:	3301      	adds	r3, #1
 800887a:	d1d3      	bne.n	8008824 <_svfiprintf_r+0x170>
 800887c:	89bb      	ldrh	r3, [r7, #12]
 800887e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008880:	065b      	lsls	r3, r3, #25
 8008882:	d400      	bmi.n	8008886 <_svfiprintf_r+0x1d2>
 8008884:	e72d      	b.n	80086e2 <_svfiprintf_r+0x2e>
 8008886:	2001      	movs	r0, #1
 8008888:	4240      	negs	r0, r0
 800888a:	e72a      	b.n	80086e2 <_svfiprintf_r+0x2e>
 800888c:	ab07      	add	r3, sp, #28
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	003a      	movs	r2, r7
 8008892:	0021      	movs	r1, r4
 8008894:	4b06      	ldr	r3, [pc, #24]	; (80088b0 <_svfiprintf_r+0x1fc>)
 8008896:	9803      	ldr	r0, [sp, #12]
 8008898:	f7fe fa06 	bl	8006ca8 <_printf_i>
 800889c:	e7ea      	b.n	8008874 <_svfiprintf_r+0x1c0>
 800889e:	46c0      	nop			; (mov r8, r8)
 80088a0:	0800982c 	.word	0x0800982c
 80088a4:	08009832 	.word	0x08009832
 80088a8:	08009836 	.word	0x08009836
 80088ac:	08006745 	.word	0x08006745
 80088b0:	080085f1 	.word	0x080085f1

080088b4 <_sbrk_r>:
 80088b4:	2300      	movs	r3, #0
 80088b6:	b570      	push	{r4, r5, r6, lr}
 80088b8:	4d06      	ldr	r5, [pc, #24]	; (80088d4 <_sbrk_r+0x20>)
 80088ba:	0004      	movs	r4, r0
 80088bc:	0008      	movs	r0, r1
 80088be:	602b      	str	r3, [r5, #0]
 80088c0:	f7fa f92c 	bl	8002b1c <_sbrk>
 80088c4:	1c43      	adds	r3, r0, #1
 80088c6:	d103      	bne.n	80088d0 <_sbrk_r+0x1c>
 80088c8:	682b      	ldr	r3, [r5, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d000      	beq.n	80088d0 <_sbrk_r+0x1c>
 80088ce:	6023      	str	r3, [r4, #0]
 80088d0:	bd70      	pop	{r4, r5, r6, pc}
 80088d2:	46c0      	nop			; (mov r8, r8)
 80088d4:	200003bc 	.word	0x200003bc

080088d8 <__assert_func>:
 80088d8:	b530      	push	{r4, r5, lr}
 80088da:	0014      	movs	r4, r2
 80088dc:	001a      	movs	r2, r3
 80088de:	4b09      	ldr	r3, [pc, #36]	; (8008904 <__assert_func+0x2c>)
 80088e0:	0005      	movs	r5, r0
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	b085      	sub	sp, #20
 80088e6:	68d8      	ldr	r0, [r3, #12]
 80088e8:	4b07      	ldr	r3, [pc, #28]	; (8008908 <__assert_func+0x30>)
 80088ea:	2c00      	cmp	r4, #0
 80088ec:	d101      	bne.n	80088f2 <__assert_func+0x1a>
 80088ee:	4b07      	ldr	r3, [pc, #28]	; (800890c <__assert_func+0x34>)
 80088f0:	001c      	movs	r4, r3
 80088f2:	9301      	str	r3, [sp, #4]
 80088f4:	9100      	str	r1, [sp, #0]
 80088f6:	002b      	movs	r3, r5
 80088f8:	4905      	ldr	r1, [pc, #20]	; (8008910 <__assert_func+0x38>)
 80088fa:	9402      	str	r4, [sp, #8]
 80088fc:	f000 f80a 	bl	8008914 <fiprintf>
 8008900:	f000 faba 	bl	8008e78 <abort>
 8008904:	2000000c 	.word	0x2000000c
 8008908:	0800983d 	.word	0x0800983d
 800890c:	08009878 	.word	0x08009878
 8008910:	0800984a 	.word	0x0800984a

08008914 <fiprintf>:
 8008914:	b40e      	push	{r1, r2, r3}
 8008916:	b503      	push	{r0, r1, lr}
 8008918:	0001      	movs	r1, r0
 800891a:	ab03      	add	r3, sp, #12
 800891c:	4804      	ldr	r0, [pc, #16]	; (8008930 <fiprintf+0x1c>)
 800891e:	cb04      	ldmia	r3!, {r2}
 8008920:	6800      	ldr	r0, [r0, #0]
 8008922:	9301      	str	r3, [sp, #4]
 8008924:	f000 f892 	bl	8008a4c <_vfiprintf_r>
 8008928:	b002      	add	sp, #8
 800892a:	bc08      	pop	{r3}
 800892c:	b003      	add	sp, #12
 800892e:	4718      	bx	r3
 8008930:	2000000c 	.word	0x2000000c

08008934 <__ascii_mbtowc>:
 8008934:	b082      	sub	sp, #8
 8008936:	2900      	cmp	r1, #0
 8008938:	d100      	bne.n	800893c <__ascii_mbtowc+0x8>
 800893a:	a901      	add	r1, sp, #4
 800893c:	1e10      	subs	r0, r2, #0
 800893e:	d006      	beq.n	800894e <__ascii_mbtowc+0x1a>
 8008940:	2b00      	cmp	r3, #0
 8008942:	d006      	beq.n	8008952 <__ascii_mbtowc+0x1e>
 8008944:	7813      	ldrb	r3, [r2, #0]
 8008946:	600b      	str	r3, [r1, #0]
 8008948:	7810      	ldrb	r0, [r2, #0]
 800894a:	1e43      	subs	r3, r0, #1
 800894c:	4198      	sbcs	r0, r3
 800894e:	b002      	add	sp, #8
 8008950:	4770      	bx	lr
 8008952:	2002      	movs	r0, #2
 8008954:	4240      	negs	r0, r0
 8008956:	e7fa      	b.n	800894e <__ascii_mbtowc+0x1a>

08008958 <memmove>:
 8008958:	b510      	push	{r4, lr}
 800895a:	4288      	cmp	r0, r1
 800895c:	d902      	bls.n	8008964 <memmove+0xc>
 800895e:	188b      	adds	r3, r1, r2
 8008960:	4298      	cmp	r0, r3
 8008962:	d303      	bcc.n	800896c <memmove+0x14>
 8008964:	2300      	movs	r3, #0
 8008966:	e007      	b.n	8008978 <memmove+0x20>
 8008968:	5c8b      	ldrb	r3, [r1, r2]
 800896a:	5483      	strb	r3, [r0, r2]
 800896c:	3a01      	subs	r2, #1
 800896e:	d2fb      	bcs.n	8008968 <memmove+0x10>
 8008970:	bd10      	pop	{r4, pc}
 8008972:	5ccc      	ldrb	r4, [r1, r3]
 8008974:	54c4      	strb	r4, [r0, r3]
 8008976:	3301      	adds	r3, #1
 8008978:	429a      	cmp	r2, r3
 800897a:	d1fa      	bne.n	8008972 <memmove+0x1a>
 800897c:	e7f8      	b.n	8008970 <memmove+0x18>
	...

08008980 <__malloc_lock>:
 8008980:	b510      	push	{r4, lr}
 8008982:	4802      	ldr	r0, [pc, #8]	; (800898c <__malloc_lock+0xc>)
 8008984:	f000 fc4f 	bl	8009226 <__retarget_lock_acquire_recursive>
 8008988:	bd10      	pop	{r4, pc}
 800898a:	46c0      	nop			; (mov r8, r8)
 800898c:	200003c0 	.word	0x200003c0

08008990 <__malloc_unlock>:
 8008990:	b510      	push	{r4, lr}
 8008992:	4802      	ldr	r0, [pc, #8]	; (800899c <__malloc_unlock+0xc>)
 8008994:	f000 fc48 	bl	8009228 <__retarget_lock_release_recursive>
 8008998:	bd10      	pop	{r4, pc}
 800899a:	46c0      	nop			; (mov r8, r8)
 800899c:	200003c0 	.word	0x200003c0

080089a0 <_realloc_r>:
 80089a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089a2:	0007      	movs	r7, r0
 80089a4:	000e      	movs	r6, r1
 80089a6:	0014      	movs	r4, r2
 80089a8:	2900      	cmp	r1, #0
 80089aa:	d105      	bne.n	80089b8 <_realloc_r+0x18>
 80089ac:	0011      	movs	r1, r2
 80089ae:	f7ff fda9 	bl	8008504 <_malloc_r>
 80089b2:	0005      	movs	r5, r0
 80089b4:	0028      	movs	r0, r5
 80089b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80089b8:	2a00      	cmp	r2, #0
 80089ba:	d103      	bne.n	80089c4 <_realloc_r+0x24>
 80089bc:	f7ff fd36 	bl	800842c <_free_r>
 80089c0:	0025      	movs	r5, r4
 80089c2:	e7f7      	b.n	80089b4 <_realloc_r+0x14>
 80089c4:	f000 fc9e 	bl	8009304 <_malloc_usable_size_r>
 80089c8:	9001      	str	r0, [sp, #4]
 80089ca:	4284      	cmp	r4, r0
 80089cc:	d803      	bhi.n	80089d6 <_realloc_r+0x36>
 80089ce:	0035      	movs	r5, r6
 80089d0:	0843      	lsrs	r3, r0, #1
 80089d2:	42a3      	cmp	r3, r4
 80089d4:	d3ee      	bcc.n	80089b4 <_realloc_r+0x14>
 80089d6:	0021      	movs	r1, r4
 80089d8:	0038      	movs	r0, r7
 80089da:	f7ff fd93 	bl	8008504 <_malloc_r>
 80089de:	1e05      	subs	r5, r0, #0
 80089e0:	d0e8      	beq.n	80089b4 <_realloc_r+0x14>
 80089e2:	9b01      	ldr	r3, [sp, #4]
 80089e4:	0022      	movs	r2, r4
 80089e6:	429c      	cmp	r4, r3
 80089e8:	d900      	bls.n	80089ec <_realloc_r+0x4c>
 80089ea:	001a      	movs	r2, r3
 80089ec:	0031      	movs	r1, r6
 80089ee:	0028      	movs	r0, r5
 80089f0:	f7ff f94b 	bl	8007c8a <memcpy>
 80089f4:	0031      	movs	r1, r6
 80089f6:	0038      	movs	r0, r7
 80089f8:	f7ff fd18 	bl	800842c <_free_r>
 80089fc:	e7da      	b.n	80089b4 <_realloc_r+0x14>

080089fe <__sfputc_r>:
 80089fe:	6893      	ldr	r3, [r2, #8]
 8008a00:	b510      	push	{r4, lr}
 8008a02:	3b01      	subs	r3, #1
 8008a04:	6093      	str	r3, [r2, #8]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	da04      	bge.n	8008a14 <__sfputc_r+0x16>
 8008a0a:	6994      	ldr	r4, [r2, #24]
 8008a0c:	42a3      	cmp	r3, r4
 8008a0e:	db07      	blt.n	8008a20 <__sfputc_r+0x22>
 8008a10:	290a      	cmp	r1, #10
 8008a12:	d005      	beq.n	8008a20 <__sfputc_r+0x22>
 8008a14:	6813      	ldr	r3, [r2, #0]
 8008a16:	1c58      	adds	r0, r3, #1
 8008a18:	6010      	str	r0, [r2, #0]
 8008a1a:	7019      	strb	r1, [r3, #0]
 8008a1c:	0008      	movs	r0, r1
 8008a1e:	bd10      	pop	{r4, pc}
 8008a20:	f000 f94e 	bl	8008cc0 <__swbuf_r>
 8008a24:	0001      	movs	r1, r0
 8008a26:	e7f9      	b.n	8008a1c <__sfputc_r+0x1e>

08008a28 <__sfputs_r>:
 8008a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2a:	0006      	movs	r6, r0
 8008a2c:	000f      	movs	r7, r1
 8008a2e:	0014      	movs	r4, r2
 8008a30:	18d5      	adds	r5, r2, r3
 8008a32:	42ac      	cmp	r4, r5
 8008a34:	d101      	bne.n	8008a3a <__sfputs_r+0x12>
 8008a36:	2000      	movs	r0, #0
 8008a38:	e007      	b.n	8008a4a <__sfputs_r+0x22>
 8008a3a:	7821      	ldrb	r1, [r4, #0]
 8008a3c:	003a      	movs	r2, r7
 8008a3e:	0030      	movs	r0, r6
 8008a40:	f7ff ffdd 	bl	80089fe <__sfputc_r>
 8008a44:	3401      	adds	r4, #1
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	d1f3      	bne.n	8008a32 <__sfputs_r+0xa>
 8008a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a4c <_vfiprintf_r>:
 8008a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a4e:	b0a1      	sub	sp, #132	; 0x84
 8008a50:	0006      	movs	r6, r0
 8008a52:	000c      	movs	r4, r1
 8008a54:	001f      	movs	r7, r3
 8008a56:	9203      	str	r2, [sp, #12]
 8008a58:	2800      	cmp	r0, #0
 8008a5a:	d004      	beq.n	8008a66 <_vfiprintf_r+0x1a>
 8008a5c:	6983      	ldr	r3, [r0, #24]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d101      	bne.n	8008a66 <_vfiprintf_r+0x1a>
 8008a62:	f000 fb3f 	bl	80090e4 <__sinit>
 8008a66:	4b8e      	ldr	r3, [pc, #568]	; (8008ca0 <_vfiprintf_r+0x254>)
 8008a68:	429c      	cmp	r4, r3
 8008a6a:	d11c      	bne.n	8008aa6 <_vfiprintf_r+0x5a>
 8008a6c:	6874      	ldr	r4, [r6, #4]
 8008a6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a70:	07db      	lsls	r3, r3, #31
 8008a72:	d405      	bmi.n	8008a80 <_vfiprintf_r+0x34>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	059b      	lsls	r3, r3, #22
 8008a78:	d402      	bmi.n	8008a80 <_vfiprintf_r+0x34>
 8008a7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a7c:	f000 fbd3 	bl	8009226 <__retarget_lock_acquire_recursive>
 8008a80:	89a3      	ldrh	r3, [r4, #12]
 8008a82:	071b      	lsls	r3, r3, #28
 8008a84:	d502      	bpl.n	8008a8c <_vfiprintf_r+0x40>
 8008a86:	6923      	ldr	r3, [r4, #16]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d11d      	bne.n	8008ac8 <_vfiprintf_r+0x7c>
 8008a8c:	0021      	movs	r1, r4
 8008a8e:	0030      	movs	r0, r6
 8008a90:	f000 f97a 	bl	8008d88 <__swsetup_r>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d017      	beq.n	8008ac8 <_vfiprintf_r+0x7c>
 8008a98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a9a:	07db      	lsls	r3, r3, #31
 8008a9c:	d50d      	bpl.n	8008aba <_vfiprintf_r+0x6e>
 8008a9e:	2001      	movs	r0, #1
 8008aa0:	4240      	negs	r0, r0
 8008aa2:	b021      	add	sp, #132	; 0x84
 8008aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008aa6:	4b7f      	ldr	r3, [pc, #508]	; (8008ca4 <_vfiprintf_r+0x258>)
 8008aa8:	429c      	cmp	r4, r3
 8008aaa:	d101      	bne.n	8008ab0 <_vfiprintf_r+0x64>
 8008aac:	68b4      	ldr	r4, [r6, #8]
 8008aae:	e7de      	b.n	8008a6e <_vfiprintf_r+0x22>
 8008ab0:	4b7d      	ldr	r3, [pc, #500]	; (8008ca8 <_vfiprintf_r+0x25c>)
 8008ab2:	429c      	cmp	r4, r3
 8008ab4:	d1db      	bne.n	8008a6e <_vfiprintf_r+0x22>
 8008ab6:	68f4      	ldr	r4, [r6, #12]
 8008ab8:	e7d9      	b.n	8008a6e <_vfiprintf_r+0x22>
 8008aba:	89a3      	ldrh	r3, [r4, #12]
 8008abc:	059b      	lsls	r3, r3, #22
 8008abe:	d4ee      	bmi.n	8008a9e <_vfiprintf_r+0x52>
 8008ac0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ac2:	f000 fbb1 	bl	8009228 <__retarget_lock_release_recursive>
 8008ac6:	e7ea      	b.n	8008a9e <_vfiprintf_r+0x52>
 8008ac8:	2300      	movs	r3, #0
 8008aca:	ad08      	add	r5, sp, #32
 8008acc:	616b      	str	r3, [r5, #20]
 8008ace:	3320      	adds	r3, #32
 8008ad0:	766b      	strb	r3, [r5, #25]
 8008ad2:	3310      	adds	r3, #16
 8008ad4:	76ab      	strb	r3, [r5, #26]
 8008ad6:	9707      	str	r7, [sp, #28]
 8008ad8:	9f03      	ldr	r7, [sp, #12]
 8008ada:	783b      	ldrb	r3, [r7, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d001      	beq.n	8008ae4 <_vfiprintf_r+0x98>
 8008ae0:	2b25      	cmp	r3, #37	; 0x25
 8008ae2:	d14e      	bne.n	8008b82 <_vfiprintf_r+0x136>
 8008ae4:	9b03      	ldr	r3, [sp, #12]
 8008ae6:	1afb      	subs	r3, r7, r3
 8008ae8:	9305      	str	r3, [sp, #20]
 8008aea:	9b03      	ldr	r3, [sp, #12]
 8008aec:	429f      	cmp	r7, r3
 8008aee:	d00d      	beq.n	8008b0c <_vfiprintf_r+0xc0>
 8008af0:	9b05      	ldr	r3, [sp, #20]
 8008af2:	0021      	movs	r1, r4
 8008af4:	0030      	movs	r0, r6
 8008af6:	9a03      	ldr	r2, [sp, #12]
 8008af8:	f7ff ff96 	bl	8008a28 <__sfputs_r>
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d100      	bne.n	8008b02 <_vfiprintf_r+0xb6>
 8008b00:	e0b5      	b.n	8008c6e <_vfiprintf_r+0x222>
 8008b02:	696a      	ldr	r2, [r5, #20]
 8008b04:	9b05      	ldr	r3, [sp, #20]
 8008b06:	4694      	mov	ip, r2
 8008b08:	4463      	add	r3, ip
 8008b0a:	616b      	str	r3, [r5, #20]
 8008b0c:	783b      	ldrb	r3, [r7, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d100      	bne.n	8008b14 <_vfiprintf_r+0xc8>
 8008b12:	e0ac      	b.n	8008c6e <_vfiprintf_r+0x222>
 8008b14:	2201      	movs	r2, #1
 8008b16:	1c7b      	adds	r3, r7, #1
 8008b18:	9303      	str	r3, [sp, #12]
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	4252      	negs	r2, r2
 8008b1e:	606a      	str	r2, [r5, #4]
 8008b20:	a904      	add	r1, sp, #16
 8008b22:	3254      	adds	r2, #84	; 0x54
 8008b24:	1852      	adds	r2, r2, r1
 8008b26:	602b      	str	r3, [r5, #0]
 8008b28:	60eb      	str	r3, [r5, #12]
 8008b2a:	60ab      	str	r3, [r5, #8]
 8008b2c:	7013      	strb	r3, [r2, #0]
 8008b2e:	65ab      	str	r3, [r5, #88]	; 0x58
 8008b30:	9b03      	ldr	r3, [sp, #12]
 8008b32:	2205      	movs	r2, #5
 8008b34:	7819      	ldrb	r1, [r3, #0]
 8008b36:	485d      	ldr	r0, [pc, #372]	; (8008cac <_vfiprintf_r+0x260>)
 8008b38:	f7ff f89c 	bl	8007c74 <memchr>
 8008b3c:	9b03      	ldr	r3, [sp, #12]
 8008b3e:	1c5f      	adds	r7, r3, #1
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d120      	bne.n	8008b86 <_vfiprintf_r+0x13a>
 8008b44:	682a      	ldr	r2, [r5, #0]
 8008b46:	06d3      	lsls	r3, r2, #27
 8008b48:	d504      	bpl.n	8008b54 <_vfiprintf_r+0x108>
 8008b4a:	2353      	movs	r3, #83	; 0x53
 8008b4c:	a904      	add	r1, sp, #16
 8008b4e:	185b      	adds	r3, r3, r1
 8008b50:	2120      	movs	r1, #32
 8008b52:	7019      	strb	r1, [r3, #0]
 8008b54:	0713      	lsls	r3, r2, #28
 8008b56:	d504      	bpl.n	8008b62 <_vfiprintf_r+0x116>
 8008b58:	2353      	movs	r3, #83	; 0x53
 8008b5a:	a904      	add	r1, sp, #16
 8008b5c:	185b      	adds	r3, r3, r1
 8008b5e:	212b      	movs	r1, #43	; 0x2b
 8008b60:	7019      	strb	r1, [r3, #0]
 8008b62:	9b03      	ldr	r3, [sp, #12]
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	2b2a      	cmp	r3, #42	; 0x2a
 8008b68:	d016      	beq.n	8008b98 <_vfiprintf_r+0x14c>
 8008b6a:	2100      	movs	r1, #0
 8008b6c:	68eb      	ldr	r3, [r5, #12]
 8008b6e:	9f03      	ldr	r7, [sp, #12]
 8008b70:	783a      	ldrb	r2, [r7, #0]
 8008b72:	1c78      	adds	r0, r7, #1
 8008b74:	3a30      	subs	r2, #48	; 0x30
 8008b76:	4684      	mov	ip, r0
 8008b78:	2a09      	cmp	r2, #9
 8008b7a:	d94f      	bls.n	8008c1c <_vfiprintf_r+0x1d0>
 8008b7c:	2900      	cmp	r1, #0
 8008b7e:	d111      	bne.n	8008ba4 <_vfiprintf_r+0x158>
 8008b80:	e017      	b.n	8008bb2 <_vfiprintf_r+0x166>
 8008b82:	3701      	adds	r7, #1
 8008b84:	e7a9      	b.n	8008ada <_vfiprintf_r+0x8e>
 8008b86:	4b49      	ldr	r3, [pc, #292]	; (8008cac <_vfiprintf_r+0x260>)
 8008b88:	682a      	ldr	r2, [r5, #0]
 8008b8a:	1ac0      	subs	r0, r0, r3
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	4083      	lsls	r3, r0
 8008b90:	4313      	orrs	r3, r2
 8008b92:	602b      	str	r3, [r5, #0]
 8008b94:	9703      	str	r7, [sp, #12]
 8008b96:	e7cb      	b.n	8008b30 <_vfiprintf_r+0xe4>
 8008b98:	9b07      	ldr	r3, [sp, #28]
 8008b9a:	1d19      	adds	r1, r3, #4
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	9107      	str	r1, [sp, #28]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	db01      	blt.n	8008ba8 <_vfiprintf_r+0x15c>
 8008ba4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ba6:	e004      	b.n	8008bb2 <_vfiprintf_r+0x166>
 8008ba8:	425b      	negs	r3, r3
 8008baa:	60eb      	str	r3, [r5, #12]
 8008bac:	2302      	movs	r3, #2
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	602b      	str	r3, [r5, #0]
 8008bb2:	783b      	ldrb	r3, [r7, #0]
 8008bb4:	2b2e      	cmp	r3, #46	; 0x2e
 8008bb6:	d10a      	bne.n	8008bce <_vfiprintf_r+0x182>
 8008bb8:	787b      	ldrb	r3, [r7, #1]
 8008bba:	2b2a      	cmp	r3, #42	; 0x2a
 8008bbc:	d137      	bne.n	8008c2e <_vfiprintf_r+0x1e2>
 8008bbe:	9b07      	ldr	r3, [sp, #28]
 8008bc0:	3702      	adds	r7, #2
 8008bc2:	1d1a      	adds	r2, r3, #4
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	9207      	str	r2, [sp, #28]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	db2d      	blt.n	8008c28 <_vfiprintf_r+0x1dc>
 8008bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8008bce:	2203      	movs	r2, #3
 8008bd0:	7839      	ldrb	r1, [r7, #0]
 8008bd2:	4837      	ldr	r0, [pc, #220]	; (8008cb0 <_vfiprintf_r+0x264>)
 8008bd4:	f7ff f84e 	bl	8007c74 <memchr>
 8008bd8:	2800      	cmp	r0, #0
 8008bda:	d007      	beq.n	8008bec <_vfiprintf_r+0x1a0>
 8008bdc:	4b34      	ldr	r3, [pc, #208]	; (8008cb0 <_vfiprintf_r+0x264>)
 8008bde:	682a      	ldr	r2, [r5, #0]
 8008be0:	1ac0      	subs	r0, r0, r3
 8008be2:	2340      	movs	r3, #64	; 0x40
 8008be4:	4083      	lsls	r3, r0
 8008be6:	4313      	orrs	r3, r2
 8008be8:	3701      	adds	r7, #1
 8008bea:	602b      	str	r3, [r5, #0]
 8008bec:	7839      	ldrb	r1, [r7, #0]
 8008bee:	1c7b      	adds	r3, r7, #1
 8008bf0:	2206      	movs	r2, #6
 8008bf2:	4830      	ldr	r0, [pc, #192]	; (8008cb4 <_vfiprintf_r+0x268>)
 8008bf4:	9303      	str	r3, [sp, #12]
 8008bf6:	7629      	strb	r1, [r5, #24]
 8008bf8:	f7ff f83c 	bl	8007c74 <memchr>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	d045      	beq.n	8008c8c <_vfiprintf_r+0x240>
 8008c00:	4b2d      	ldr	r3, [pc, #180]	; (8008cb8 <_vfiprintf_r+0x26c>)
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d127      	bne.n	8008c56 <_vfiprintf_r+0x20a>
 8008c06:	2207      	movs	r2, #7
 8008c08:	9b07      	ldr	r3, [sp, #28]
 8008c0a:	3307      	adds	r3, #7
 8008c0c:	4393      	bics	r3, r2
 8008c0e:	3308      	adds	r3, #8
 8008c10:	9307      	str	r3, [sp, #28]
 8008c12:	696b      	ldr	r3, [r5, #20]
 8008c14:	9a04      	ldr	r2, [sp, #16]
 8008c16:	189b      	adds	r3, r3, r2
 8008c18:	616b      	str	r3, [r5, #20]
 8008c1a:	e75d      	b.n	8008ad8 <_vfiprintf_r+0x8c>
 8008c1c:	210a      	movs	r1, #10
 8008c1e:	434b      	muls	r3, r1
 8008c20:	4667      	mov	r7, ip
 8008c22:	189b      	adds	r3, r3, r2
 8008c24:	3909      	subs	r1, #9
 8008c26:	e7a3      	b.n	8008b70 <_vfiprintf_r+0x124>
 8008c28:	2301      	movs	r3, #1
 8008c2a:	425b      	negs	r3, r3
 8008c2c:	e7ce      	b.n	8008bcc <_vfiprintf_r+0x180>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	001a      	movs	r2, r3
 8008c32:	3701      	adds	r7, #1
 8008c34:	606b      	str	r3, [r5, #4]
 8008c36:	7839      	ldrb	r1, [r7, #0]
 8008c38:	1c78      	adds	r0, r7, #1
 8008c3a:	3930      	subs	r1, #48	; 0x30
 8008c3c:	4684      	mov	ip, r0
 8008c3e:	2909      	cmp	r1, #9
 8008c40:	d903      	bls.n	8008c4a <_vfiprintf_r+0x1fe>
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d0c3      	beq.n	8008bce <_vfiprintf_r+0x182>
 8008c46:	9209      	str	r2, [sp, #36]	; 0x24
 8008c48:	e7c1      	b.n	8008bce <_vfiprintf_r+0x182>
 8008c4a:	230a      	movs	r3, #10
 8008c4c:	435a      	muls	r2, r3
 8008c4e:	4667      	mov	r7, ip
 8008c50:	1852      	adds	r2, r2, r1
 8008c52:	3b09      	subs	r3, #9
 8008c54:	e7ef      	b.n	8008c36 <_vfiprintf_r+0x1ea>
 8008c56:	ab07      	add	r3, sp, #28
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	0022      	movs	r2, r4
 8008c5c:	0029      	movs	r1, r5
 8008c5e:	0030      	movs	r0, r6
 8008c60:	4b16      	ldr	r3, [pc, #88]	; (8008cbc <_vfiprintf_r+0x270>)
 8008c62:	f7fd fd6f 	bl	8006744 <_printf_float>
 8008c66:	9004      	str	r0, [sp, #16]
 8008c68:	9b04      	ldr	r3, [sp, #16]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	d1d1      	bne.n	8008c12 <_vfiprintf_r+0x1c6>
 8008c6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c70:	07db      	lsls	r3, r3, #31
 8008c72:	d405      	bmi.n	8008c80 <_vfiprintf_r+0x234>
 8008c74:	89a3      	ldrh	r3, [r4, #12]
 8008c76:	059b      	lsls	r3, r3, #22
 8008c78:	d402      	bmi.n	8008c80 <_vfiprintf_r+0x234>
 8008c7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c7c:	f000 fad4 	bl	8009228 <__retarget_lock_release_recursive>
 8008c80:	89a3      	ldrh	r3, [r4, #12]
 8008c82:	065b      	lsls	r3, r3, #25
 8008c84:	d500      	bpl.n	8008c88 <_vfiprintf_r+0x23c>
 8008c86:	e70a      	b.n	8008a9e <_vfiprintf_r+0x52>
 8008c88:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008c8a:	e70a      	b.n	8008aa2 <_vfiprintf_r+0x56>
 8008c8c:	ab07      	add	r3, sp, #28
 8008c8e:	9300      	str	r3, [sp, #0]
 8008c90:	0022      	movs	r2, r4
 8008c92:	0029      	movs	r1, r5
 8008c94:	0030      	movs	r0, r6
 8008c96:	4b09      	ldr	r3, [pc, #36]	; (8008cbc <_vfiprintf_r+0x270>)
 8008c98:	f7fe f806 	bl	8006ca8 <_printf_i>
 8008c9c:	e7e3      	b.n	8008c66 <_vfiprintf_r+0x21a>
 8008c9e:	46c0      	nop			; (mov r8, r8)
 8008ca0:	080099a4 	.word	0x080099a4
 8008ca4:	080099c4 	.word	0x080099c4
 8008ca8:	08009984 	.word	0x08009984
 8008cac:	0800982c 	.word	0x0800982c
 8008cb0:	08009832 	.word	0x08009832
 8008cb4:	08009836 	.word	0x08009836
 8008cb8:	08006745 	.word	0x08006745
 8008cbc:	08008a29 	.word	0x08008a29

08008cc0 <__swbuf_r>:
 8008cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc2:	0005      	movs	r5, r0
 8008cc4:	000e      	movs	r6, r1
 8008cc6:	0014      	movs	r4, r2
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	d004      	beq.n	8008cd6 <__swbuf_r+0x16>
 8008ccc:	6983      	ldr	r3, [r0, #24]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d101      	bne.n	8008cd6 <__swbuf_r+0x16>
 8008cd2:	f000 fa07 	bl	80090e4 <__sinit>
 8008cd6:	4b22      	ldr	r3, [pc, #136]	; (8008d60 <__swbuf_r+0xa0>)
 8008cd8:	429c      	cmp	r4, r3
 8008cda:	d12e      	bne.n	8008d3a <__swbuf_r+0x7a>
 8008cdc:	686c      	ldr	r4, [r5, #4]
 8008cde:	69a3      	ldr	r3, [r4, #24]
 8008ce0:	60a3      	str	r3, [r4, #8]
 8008ce2:	89a3      	ldrh	r3, [r4, #12]
 8008ce4:	071b      	lsls	r3, r3, #28
 8008ce6:	d532      	bpl.n	8008d4e <__swbuf_r+0x8e>
 8008ce8:	6923      	ldr	r3, [r4, #16]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d02f      	beq.n	8008d4e <__swbuf_r+0x8e>
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	6922      	ldr	r2, [r4, #16]
 8008cf2:	b2f7      	uxtb	r7, r6
 8008cf4:	1a98      	subs	r0, r3, r2
 8008cf6:	6963      	ldr	r3, [r4, #20]
 8008cf8:	b2f6      	uxtb	r6, r6
 8008cfa:	4283      	cmp	r3, r0
 8008cfc:	dc05      	bgt.n	8008d0a <__swbuf_r+0x4a>
 8008cfe:	0021      	movs	r1, r4
 8008d00:	0028      	movs	r0, r5
 8008d02:	f000 f94d 	bl	8008fa0 <_fflush_r>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d127      	bne.n	8008d5a <__swbuf_r+0x9a>
 8008d0a:	68a3      	ldr	r3, [r4, #8]
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	60a3      	str	r3, [r4, #8]
 8008d12:	6823      	ldr	r3, [r4, #0]
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	6022      	str	r2, [r4, #0]
 8008d18:	701f      	strb	r7, [r3, #0]
 8008d1a:	6963      	ldr	r3, [r4, #20]
 8008d1c:	4283      	cmp	r3, r0
 8008d1e:	d004      	beq.n	8008d2a <__swbuf_r+0x6a>
 8008d20:	89a3      	ldrh	r3, [r4, #12]
 8008d22:	07db      	lsls	r3, r3, #31
 8008d24:	d507      	bpl.n	8008d36 <__swbuf_r+0x76>
 8008d26:	2e0a      	cmp	r6, #10
 8008d28:	d105      	bne.n	8008d36 <__swbuf_r+0x76>
 8008d2a:	0021      	movs	r1, r4
 8008d2c:	0028      	movs	r0, r5
 8008d2e:	f000 f937 	bl	8008fa0 <_fflush_r>
 8008d32:	2800      	cmp	r0, #0
 8008d34:	d111      	bne.n	8008d5a <__swbuf_r+0x9a>
 8008d36:	0030      	movs	r0, r6
 8008d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d3a:	4b0a      	ldr	r3, [pc, #40]	; (8008d64 <__swbuf_r+0xa4>)
 8008d3c:	429c      	cmp	r4, r3
 8008d3e:	d101      	bne.n	8008d44 <__swbuf_r+0x84>
 8008d40:	68ac      	ldr	r4, [r5, #8]
 8008d42:	e7cc      	b.n	8008cde <__swbuf_r+0x1e>
 8008d44:	4b08      	ldr	r3, [pc, #32]	; (8008d68 <__swbuf_r+0xa8>)
 8008d46:	429c      	cmp	r4, r3
 8008d48:	d1c9      	bne.n	8008cde <__swbuf_r+0x1e>
 8008d4a:	68ec      	ldr	r4, [r5, #12]
 8008d4c:	e7c7      	b.n	8008cde <__swbuf_r+0x1e>
 8008d4e:	0021      	movs	r1, r4
 8008d50:	0028      	movs	r0, r5
 8008d52:	f000 f819 	bl	8008d88 <__swsetup_r>
 8008d56:	2800      	cmp	r0, #0
 8008d58:	d0c9      	beq.n	8008cee <__swbuf_r+0x2e>
 8008d5a:	2601      	movs	r6, #1
 8008d5c:	4276      	negs	r6, r6
 8008d5e:	e7ea      	b.n	8008d36 <__swbuf_r+0x76>
 8008d60:	080099a4 	.word	0x080099a4
 8008d64:	080099c4 	.word	0x080099c4
 8008d68:	08009984 	.word	0x08009984

08008d6c <__ascii_wctomb>:
 8008d6c:	0003      	movs	r3, r0
 8008d6e:	1e08      	subs	r0, r1, #0
 8008d70:	d005      	beq.n	8008d7e <__ascii_wctomb+0x12>
 8008d72:	2aff      	cmp	r2, #255	; 0xff
 8008d74:	d904      	bls.n	8008d80 <__ascii_wctomb+0x14>
 8008d76:	228a      	movs	r2, #138	; 0x8a
 8008d78:	2001      	movs	r0, #1
 8008d7a:	601a      	str	r2, [r3, #0]
 8008d7c:	4240      	negs	r0, r0
 8008d7e:	4770      	bx	lr
 8008d80:	2001      	movs	r0, #1
 8008d82:	700a      	strb	r2, [r1, #0]
 8008d84:	e7fb      	b.n	8008d7e <__ascii_wctomb+0x12>
	...

08008d88 <__swsetup_r>:
 8008d88:	4b37      	ldr	r3, [pc, #220]	; (8008e68 <__swsetup_r+0xe0>)
 8008d8a:	b570      	push	{r4, r5, r6, lr}
 8008d8c:	681d      	ldr	r5, [r3, #0]
 8008d8e:	0006      	movs	r6, r0
 8008d90:	000c      	movs	r4, r1
 8008d92:	2d00      	cmp	r5, #0
 8008d94:	d005      	beq.n	8008da2 <__swsetup_r+0x1a>
 8008d96:	69ab      	ldr	r3, [r5, #24]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d102      	bne.n	8008da2 <__swsetup_r+0x1a>
 8008d9c:	0028      	movs	r0, r5
 8008d9e:	f000 f9a1 	bl	80090e4 <__sinit>
 8008da2:	4b32      	ldr	r3, [pc, #200]	; (8008e6c <__swsetup_r+0xe4>)
 8008da4:	429c      	cmp	r4, r3
 8008da6:	d10f      	bne.n	8008dc8 <__swsetup_r+0x40>
 8008da8:	686c      	ldr	r4, [r5, #4]
 8008daa:	230c      	movs	r3, #12
 8008dac:	5ee2      	ldrsh	r2, [r4, r3]
 8008dae:	b293      	uxth	r3, r2
 8008db0:	0711      	lsls	r1, r2, #28
 8008db2:	d42d      	bmi.n	8008e10 <__swsetup_r+0x88>
 8008db4:	06d9      	lsls	r1, r3, #27
 8008db6:	d411      	bmi.n	8008ddc <__swsetup_r+0x54>
 8008db8:	2309      	movs	r3, #9
 8008dba:	2001      	movs	r0, #1
 8008dbc:	6033      	str	r3, [r6, #0]
 8008dbe:	3337      	adds	r3, #55	; 0x37
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	81a3      	strh	r3, [r4, #12]
 8008dc4:	4240      	negs	r0, r0
 8008dc6:	bd70      	pop	{r4, r5, r6, pc}
 8008dc8:	4b29      	ldr	r3, [pc, #164]	; (8008e70 <__swsetup_r+0xe8>)
 8008dca:	429c      	cmp	r4, r3
 8008dcc:	d101      	bne.n	8008dd2 <__swsetup_r+0x4a>
 8008dce:	68ac      	ldr	r4, [r5, #8]
 8008dd0:	e7eb      	b.n	8008daa <__swsetup_r+0x22>
 8008dd2:	4b28      	ldr	r3, [pc, #160]	; (8008e74 <__swsetup_r+0xec>)
 8008dd4:	429c      	cmp	r4, r3
 8008dd6:	d1e8      	bne.n	8008daa <__swsetup_r+0x22>
 8008dd8:	68ec      	ldr	r4, [r5, #12]
 8008dda:	e7e6      	b.n	8008daa <__swsetup_r+0x22>
 8008ddc:	075b      	lsls	r3, r3, #29
 8008dde:	d513      	bpl.n	8008e08 <__swsetup_r+0x80>
 8008de0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008de2:	2900      	cmp	r1, #0
 8008de4:	d008      	beq.n	8008df8 <__swsetup_r+0x70>
 8008de6:	0023      	movs	r3, r4
 8008de8:	3344      	adds	r3, #68	; 0x44
 8008dea:	4299      	cmp	r1, r3
 8008dec:	d002      	beq.n	8008df4 <__swsetup_r+0x6c>
 8008dee:	0030      	movs	r0, r6
 8008df0:	f7ff fb1c 	bl	800842c <_free_r>
 8008df4:	2300      	movs	r3, #0
 8008df6:	6363      	str	r3, [r4, #52]	; 0x34
 8008df8:	2224      	movs	r2, #36	; 0x24
 8008dfa:	89a3      	ldrh	r3, [r4, #12]
 8008dfc:	4393      	bics	r3, r2
 8008dfe:	81a3      	strh	r3, [r4, #12]
 8008e00:	2300      	movs	r3, #0
 8008e02:	6063      	str	r3, [r4, #4]
 8008e04:	6923      	ldr	r3, [r4, #16]
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	2308      	movs	r3, #8
 8008e0a:	89a2      	ldrh	r2, [r4, #12]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	81a3      	strh	r3, [r4, #12]
 8008e10:	6923      	ldr	r3, [r4, #16]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d10b      	bne.n	8008e2e <__swsetup_r+0xa6>
 8008e16:	21a0      	movs	r1, #160	; 0xa0
 8008e18:	2280      	movs	r2, #128	; 0x80
 8008e1a:	89a3      	ldrh	r3, [r4, #12]
 8008e1c:	0089      	lsls	r1, r1, #2
 8008e1e:	0092      	lsls	r2, r2, #2
 8008e20:	400b      	ands	r3, r1
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d003      	beq.n	8008e2e <__swsetup_r+0xa6>
 8008e26:	0021      	movs	r1, r4
 8008e28:	0030      	movs	r0, r6
 8008e2a:	f000 fa27 	bl	800927c <__smakebuf_r>
 8008e2e:	220c      	movs	r2, #12
 8008e30:	5ea3      	ldrsh	r3, [r4, r2]
 8008e32:	2001      	movs	r0, #1
 8008e34:	001a      	movs	r2, r3
 8008e36:	b299      	uxth	r1, r3
 8008e38:	4002      	ands	r2, r0
 8008e3a:	4203      	tst	r3, r0
 8008e3c:	d00f      	beq.n	8008e5e <__swsetup_r+0xd6>
 8008e3e:	2200      	movs	r2, #0
 8008e40:	60a2      	str	r2, [r4, #8]
 8008e42:	6962      	ldr	r2, [r4, #20]
 8008e44:	4252      	negs	r2, r2
 8008e46:	61a2      	str	r2, [r4, #24]
 8008e48:	2000      	movs	r0, #0
 8008e4a:	6922      	ldr	r2, [r4, #16]
 8008e4c:	4282      	cmp	r2, r0
 8008e4e:	d1ba      	bne.n	8008dc6 <__swsetup_r+0x3e>
 8008e50:	060a      	lsls	r2, r1, #24
 8008e52:	d5b8      	bpl.n	8008dc6 <__swsetup_r+0x3e>
 8008e54:	2240      	movs	r2, #64	; 0x40
 8008e56:	4313      	orrs	r3, r2
 8008e58:	81a3      	strh	r3, [r4, #12]
 8008e5a:	3801      	subs	r0, #1
 8008e5c:	e7b3      	b.n	8008dc6 <__swsetup_r+0x3e>
 8008e5e:	0788      	lsls	r0, r1, #30
 8008e60:	d400      	bmi.n	8008e64 <__swsetup_r+0xdc>
 8008e62:	6962      	ldr	r2, [r4, #20]
 8008e64:	60a2      	str	r2, [r4, #8]
 8008e66:	e7ef      	b.n	8008e48 <__swsetup_r+0xc0>
 8008e68:	2000000c 	.word	0x2000000c
 8008e6c:	080099a4 	.word	0x080099a4
 8008e70:	080099c4 	.word	0x080099c4
 8008e74:	08009984 	.word	0x08009984

08008e78 <abort>:
 8008e78:	2006      	movs	r0, #6
 8008e7a:	b510      	push	{r4, lr}
 8008e7c:	f000 fa74 	bl	8009368 <raise>
 8008e80:	2001      	movs	r0, #1
 8008e82:	f7f9 fdd9 	bl	8002a38 <_exit>
	...

08008e88 <__sflush_r>:
 8008e88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e8a:	898b      	ldrh	r3, [r1, #12]
 8008e8c:	0005      	movs	r5, r0
 8008e8e:	000c      	movs	r4, r1
 8008e90:	071a      	lsls	r2, r3, #28
 8008e92:	d45f      	bmi.n	8008f54 <__sflush_r+0xcc>
 8008e94:	684a      	ldr	r2, [r1, #4]
 8008e96:	2a00      	cmp	r2, #0
 8008e98:	dc04      	bgt.n	8008ea4 <__sflush_r+0x1c>
 8008e9a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8008e9c:	2a00      	cmp	r2, #0
 8008e9e:	dc01      	bgt.n	8008ea4 <__sflush_r+0x1c>
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ea4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008ea6:	2f00      	cmp	r7, #0
 8008ea8:	d0fa      	beq.n	8008ea0 <__sflush_r+0x18>
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2180      	movs	r1, #128	; 0x80
 8008eae:	682e      	ldr	r6, [r5, #0]
 8008eb0:	602a      	str	r2, [r5, #0]
 8008eb2:	001a      	movs	r2, r3
 8008eb4:	0149      	lsls	r1, r1, #5
 8008eb6:	400a      	ands	r2, r1
 8008eb8:	420b      	tst	r3, r1
 8008eba:	d034      	beq.n	8008f26 <__sflush_r+0x9e>
 8008ebc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ebe:	89a3      	ldrh	r3, [r4, #12]
 8008ec0:	075b      	lsls	r3, r3, #29
 8008ec2:	d506      	bpl.n	8008ed2 <__sflush_r+0x4a>
 8008ec4:	6863      	ldr	r3, [r4, #4]
 8008ec6:	1ac0      	subs	r0, r0, r3
 8008ec8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d001      	beq.n	8008ed2 <__sflush_r+0x4a>
 8008ece:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ed0:	1ac0      	subs	r0, r0, r3
 8008ed2:	0002      	movs	r2, r0
 8008ed4:	6a21      	ldr	r1, [r4, #32]
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	0028      	movs	r0, r5
 8008eda:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008edc:	47b8      	blx	r7
 8008ede:	89a1      	ldrh	r1, [r4, #12]
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	d106      	bne.n	8008ef2 <__sflush_r+0x6a>
 8008ee4:	682b      	ldr	r3, [r5, #0]
 8008ee6:	2b1d      	cmp	r3, #29
 8008ee8:	d831      	bhi.n	8008f4e <__sflush_r+0xc6>
 8008eea:	4a2c      	ldr	r2, [pc, #176]	; (8008f9c <__sflush_r+0x114>)
 8008eec:	40da      	lsrs	r2, r3
 8008eee:	07d3      	lsls	r3, r2, #31
 8008ef0:	d52d      	bpl.n	8008f4e <__sflush_r+0xc6>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	6063      	str	r3, [r4, #4]
 8008ef6:	6923      	ldr	r3, [r4, #16]
 8008ef8:	6023      	str	r3, [r4, #0]
 8008efa:	04cb      	lsls	r3, r1, #19
 8008efc:	d505      	bpl.n	8008f0a <__sflush_r+0x82>
 8008efe:	1c43      	adds	r3, r0, #1
 8008f00:	d102      	bne.n	8008f08 <__sflush_r+0x80>
 8008f02:	682b      	ldr	r3, [r5, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d100      	bne.n	8008f0a <__sflush_r+0x82>
 8008f08:	6560      	str	r0, [r4, #84]	; 0x54
 8008f0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f0c:	602e      	str	r6, [r5, #0]
 8008f0e:	2900      	cmp	r1, #0
 8008f10:	d0c6      	beq.n	8008ea0 <__sflush_r+0x18>
 8008f12:	0023      	movs	r3, r4
 8008f14:	3344      	adds	r3, #68	; 0x44
 8008f16:	4299      	cmp	r1, r3
 8008f18:	d002      	beq.n	8008f20 <__sflush_r+0x98>
 8008f1a:	0028      	movs	r0, r5
 8008f1c:	f7ff fa86 	bl	800842c <_free_r>
 8008f20:	2000      	movs	r0, #0
 8008f22:	6360      	str	r0, [r4, #52]	; 0x34
 8008f24:	e7bd      	b.n	8008ea2 <__sflush_r+0x1a>
 8008f26:	2301      	movs	r3, #1
 8008f28:	0028      	movs	r0, r5
 8008f2a:	6a21      	ldr	r1, [r4, #32]
 8008f2c:	47b8      	blx	r7
 8008f2e:	1c43      	adds	r3, r0, #1
 8008f30:	d1c5      	bne.n	8008ebe <__sflush_r+0x36>
 8008f32:	682b      	ldr	r3, [r5, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d0c2      	beq.n	8008ebe <__sflush_r+0x36>
 8008f38:	2b1d      	cmp	r3, #29
 8008f3a:	d001      	beq.n	8008f40 <__sflush_r+0xb8>
 8008f3c:	2b16      	cmp	r3, #22
 8008f3e:	d101      	bne.n	8008f44 <__sflush_r+0xbc>
 8008f40:	602e      	str	r6, [r5, #0]
 8008f42:	e7ad      	b.n	8008ea0 <__sflush_r+0x18>
 8008f44:	2340      	movs	r3, #64	; 0x40
 8008f46:	89a2      	ldrh	r2, [r4, #12]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	81a3      	strh	r3, [r4, #12]
 8008f4c:	e7a9      	b.n	8008ea2 <__sflush_r+0x1a>
 8008f4e:	2340      	movs	r3, #64	; 0x40
 8008f50:	430b      	orrs	r3, r1
 8008f52:	e7fa      	b.n	8008f4a <__sflush_r+0xc2>
 8008f54:	690f      	ldr	r7, [r1, #16]
 8008f56:	2f00      	cmp	r7, #0
 8008f58:	d0a2      	beq.n	8008ea0 <__sflush_r+0x18>
 8008f5a:	680a      	ldr	r2, [r1, #0]
 8008f5c:	600f      	str	r7, [r1, #0]
 8008f5e:	1bd2      	subs	r2, r2, r7
 8008f60:	9201      	str	r2, [sp, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	079b      	lsls	r3, r3, #30
 8008f66:	d100      	bne.n	8008f6a <__sflush_r+0xe2>
 8008f68:	694a      	ldr	r2, [r1, #20]
 8008f6a:	60a2      	str	r2, [r4, #8]
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	dc00      	bgt.n	8008f74 <__sflush_r+0xec>
 8008f72:	e795      	b.n	8008ea0 <__sflush_r+0x18>
 8008f74:	003a      	movs	r2, r7
 8008f76:	0028      	movs	r0, r5
 8008f78:	9b01      	ldr	r3, [sp, #4]
 8008f7a:	6a21      	ldr	r1, [r4, #32]
 8008f7c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f7e:	47b0      	blx	r6
 8008f80:	2800      	cmp	r0, #0
 8008f82:	dc06      	bgt.n	8008f92 <__sflush_r+0x10a>
 8008f84:	2340      	movs	r3, #64	; 0x40
 8008f86:	2001      	movs	r0, #1
 8008f88:	89a2      	ldrh	r2, [r4, #12]
 8008f8a:	4240      	negs	r0, r0
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	81a3      	strh	r3, [r4, #12]
 8008f90:	e787      	b.n	8008ea2 <__sflush_r+0x1a>
 8008f92:	9b01      	ldr	r3, [sp, #4]
 8008f94:	183f      	adds	r7, r7, r0
 8008f96:	1a1b      	subs	r3, r3, r0
 8008f98:	9301      	str	r3, [sp, #4]
 8008f9a:	e7e7      	b.n	8008f6c <__sflush_r+0xe4>
 8008f9c:	20400001 	.word	0x20400001

08008fa0 <_fflush_r>:
 8008fa0:	690b      	ldr	r3, [r1, #16]
 8008fa2:	b570      	push	{r4, r5, r6, lr}
 8008fa4:	0005      	movs	r5, r0
 8008fa6:	000c      	movs	r4, r1
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d102      	bne.n	8008fb2 <_fflush_r+0x12>
 8008fac:	2500      	movs	r5, #0
 8008fae:	0028      	movs	r0, r5
 8008fb0:	bd70      	pop	{r4, r5, r6, pc}
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	d004      	beq.n	8008fc0 <_fflush_r+0x20>
 8008fb6:	6983      	ldr	r3, [r0, #24]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d101      	bne.n	8008fc0 <_fflush_r+0x20>
 8008fbc:	f000 f892 	bl	80090e4 <__sinit>
 8008fc0:	4b14      	ldr	r3, [pc, #80]	; (8009014 <_fflush_r+0x74>)
 8008fc2:	429c      	cmp	r4, r3
 8008fc4:	d11b      	bne.n	8008ffe <_fflush_r+0x5e>
 8008fc6:	686c      	ldr	r4, [r5, #4]
 8008fc8:	220c      	movs	r2, #12
 8008fca:	5ea3      	ldrsh	r3, [r4, r2]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d0ed      	beq.n	8008fac <_fflush_r+0xc>
 8008fd0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fd2:	07d2      	lsls	r2, r2, #31
 8008fd4:	d404      	bmi.n	8008fe0 <_fflush_r+0x40>
 8008fd6:	059b      	lsls	r3, r3, #22
 8008fd8:	d402      	bmi.n	8008fe0 <_fflush_r+0x40>
 8008fda:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fdc:	f000 f923 	bl	8009226 <__retarget_lock_acquire_recursive>
 8008fe0:	0028      	movs	r0, r5
 8008fe2:	0021      	movs	r1, r4
 8008fe4:	f7ff ff50 	bl	8008e88 <__sflush_r>
 8008fe8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fea:	0005      	movs	r5, r0
 8008fec:	07db      	lsls	r3, r3, #31
 8008fee:	d4de      	bmi.n	8008fae <_fflush_r+0xe>
 8008ff0:	89a3      	ldrh	r3, [r4, #12]
 8008ff2:	059b      	lsls	r3, r3, #22
 8008ff4:	d4db      	bmi.n	8008fae <_fflush_r+0xe>
 8008ff6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ff8:	f000 f916 	bl	8009228 <__retarget_lock_release_recursive>
 8008ffc:	e7d7      	b.n	8008fae <_fflush_r+0xe>
 8008ffe:	4b06      	ldr	r3, [pc, #24]	; (8009018 <_fflush_r+0x78>)
 8009000:	429c      	cmp	r4, r3
 8009002:	d101      	bne.n	8009008 <_fflush_r+0x68>
 8009004:	68ac      	ldr	r4, [r5, #8]
 8009006:	e7df      	b.n	8008fc8 <_fflush_r+0x28>
 8009008:	4b04      	ldr	r3, [pc, #16]	; (800901c <_fflush_r+0x7c>)
 800900a:	429c      	cmp	r4, r3
 800900c:	d1dc      	bne.n	8008fc8 <_fflush_r+0x28>
 800900e:	68ec      	ldr	r4, [r5, #12]
 8009010:	e7da      	b.n	8008fc8 <_fflush_r+0x28>
 8009012:	46c0      	nop			; (mov r8, r8)
 8009014:	080099a4 	.word	0x080099a4
 8009018:	080099c4 	.word	0x080099c4
 800901c:	08009984 	.word	0x08009984

08009020 <std>:
 8009020:	2300      	movs	r3, #0
 8009022:	b510      	push	{r4, lr}
 8009024:	0004      	movs	r4, r0
 8009026:	6003      	str	r3, [r0, #0]
 8009028:	6043      	str	r3, [r0, #4]
 800902a:	6083      	str	r3, [r0, #8]
 800902c:	8181      	strh	r1, [r0, #12]
 800902e:	6643      	str	r3, [r0, #100]	; 0x64
 8009030:	0019      	movs	r1, r3
 8009032:	81c2      	strh	r2, [r0, #14]
 8009034:	6103      	str	r3, [r0, #16]
 8009036:	6143      	str	r3, [r0, #20]
 8009038:	6183      	str	r3, [r0, #24]
 800903a:	2208      	movs	r2, #8
 800903c:	305c      	adds	r0, #92	; 0x5c
 800903e:	f7fd facf 	bl	80065e0 <memset>
 8009042:	4b05      	ldr	r3, [pc, #20]	; (8009058 <std+0x38>)
 8009044:	6224      	str	r4, [r4, #32]
 8009046:	6263      	str	r3, [r4, #36]	; 0x24
 8009048:	4b04      	ldr	r3, [pc, #16]	; (800905c <std+0x3c>)
 800904a:	62a3      	str	r3, [r4, #40]	; 0x28
 800904c:	4b04      	ldr	r3, [pc, #16]	; (8009060 <std+0x40>)
 800904e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009050:	4b04      	ldr	r3, [pc, #16]	; (8009064 <std+0x44>)
 8009052:	6323      	str	r3, [r4, #48]	; 0x30
 8009054:	bd10      	pop	{r4, pc}
 8009056:	46c0      	nop			; (mov r8, r8)
 8009058:	080093a9 	.word	0x080093a9
 800905c:	080093d1 	.word	0x080093d1
 8009060:	08009409 	.word	0x08009409
 8009064:	08009435 	.word	0x08009435

08009068 <_cleanup_r>:
 8009068:	b510      	push	{r4, lr}
 800906a:	4902      	ldr	r1, [pc, #8]	; (8009074 <_cleanup_r+0xc>)
 800906c:	f000 f8ba 	bl	80091e4 <_fwalk_reent>
 8009070:	bd10      	pop	{r4, pc}
 8009072:	46c0      	nop			; (mov r8, r8)
 8009074:	08008fa1 	.word	0x08008fa1

08009078 <__sfmoreglue>:
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	2568      	movs	r5, #104	; 0x68
 800907c:	1e4a      	subs	r2, r1, #1
 800907e:	4355      	muls	r5, r2
 8009080:	000e      	movs	r6, r1
 8009082:	0029      	movs	r1, r5
 8009084:	3174      	adds	r1, #116	; 0x74
 8009086:	f7ff fa3d 	bl	8008504 <_malloc_r>
 800908a:	1e04      	subs	r4, r0, #0
 800908c:	d008      	beq.n	80090a0 <__sfmoreglue+0x28>
 800908e:	2100      	movs	r1, #0
 8009090:	002a      	movs	r2, r5
 8009092:	6001      	str	r1, [r0, #0]
 8009094:	6046      	str	r6, [r0, #4]
 8009096:	300c      	adds	r0, #12
 8009098:	60a0      	str	r0, [r4, #8]
 800909a:	3268      	adds	r2, #104	; 0x68
 800909c:	f7fd faa0 	bl	80065e0 <memset>
 80090a0:	0020      	movs	r0, r4
 80090a2:	bd70      	pop	{r4, r5, r6, pc}

080090a4 <__sfp_lock_acquire>:
 80090a4:	b510      	push	{r4, lr}
 80090a6:	4802      	ldr	r0, [pc, #8]	; (80090b0 <__sfp_lock_acquire+0xc>)
 80090a8:	f000 f8bd 	bl	8009226 <__retarget_lock_acquire_recursive>
 80090ac:	bd10      	pop	{r4, pc}
 80090ae:	46c0      	nop			; (mov r8, r8)
 80090b0:	200003c1 	.word	0x200003c1

080090b4 <__sfp_lock_release>:
 80090b4:	b510      	push	{r4, lr}
 80090b6:	4802      	ldr	r0, [pc, #8]	; (80090c0 <__sfp_lock_release+0xc>)
 80090b8:	f000 f8b6 	bl	8009228 <__retarget_lock_release_recursive>
 80090bc:	bd10      	pop	{r4, pc}
 80090be:	46c0      	nop			; (mov r8, r8)
 80090c0:	200003c1 	.word	0x200003c1

080090c4 <__sinit_lock_acquire>:
 80090c4:	b510      	push	{r4, lr}
 80090c6:	4802      	ldr	r0, [pc, #8]	; (80090d0 <__sinit_lock_acquire+0xc>)
 80090c8:	f000 f8ad 	bl	8009226 <__retarget_lock_acquire_recursive>
 80090cc:	bd10      	pop	{r4, pc}
 80090ce:	46c0      	nop			; (mov r8, r8)
 80090d0:	200003c2 	.word	0x200003c2

080090d4 <__sinit_lock_release>:
 80090d4:	b510      	push	{r4, lr}
 80090d6:	4802      	ldr	r0, [pc, #8]	; (80090e0 <__sinit_lock_release+0xc>)
 80090d8:	f000 f8a6 	bl	8009228 <__retarget_lock_release_recursive>
 80090dc:	bd10      	pop	{r4, pc}
 80090de:	46c0      	nop			; (mov r8, r8)
 80090e0:	200003c2 	.word	0x200003c2

080090e4 <__sinit>:
 80090e4:	b513      	push	{r0, r1, r4, lr}
 80090e6:	0004      	movs	r4, r0
 80090e8:	f7ff ffec 	bl	80090c4 <__sinit_lock_acquire>
 80090ec:	69a3      	ldr	r3, [r4, #24]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d002      	beq.n	80090f8 <__sinit+0x14>
 80090f2:	f7ff ffef 	bl	80090d4 <__sinit_lock_release>
 80090f6:	bd13      	pop	{r0, r1, r4, pc}
 80090f8:	64a3      	str	r3, [r4, #72]	; 0x48
 80090fa:	64e3      	str	r3, [r4, #76]	; 0x4c
 80090fc:	6523      	str	r3, [r4, #80]	; 0x50
 80090fe:	4b13      	ldr	r3, [pc, #76]	; (800914c <__sinit+0x68>)
 8009100:	4a13      	ldr	r2, [pc, #76]	; (8009150 <__sinit+0x6c>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	62a2      	str	r2, [r4, #40]	; 0x28
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	42a3      	cmp	r3, r4
 800910a:	d101      	bne.n	8009110 <__sinit+0x2c>
 800910c:	2301      	movs	r3, #1
 800910e:	61a3      	str	r3, [r4, #24]
 8009110:	0020      	movs	r0, r4
 8009112:	f000 f81f 	bl	8009154 <__sfp>
 8009116:	6060      	str	r0, [r4, #4]
 8009118:	0020      	movs	r0, r4
 800911a:	f000 f81b 	bl	8009154 <__sfp>
 800911e:	60a0      	str	r0, [r4, #8]
 8009120:	0020      	movs	r0, r4
 8009122:	f000 f817 	bl	8009154 <__sfp>
 8009126:	2200      	movs	r2, #0
 8009128:	2104      	movs	r1, #4
 800912a:	60e0      	str	r0, [r4, #12]
 800912c:	6860      	ldr	r0, [r4, #4]
 800912e:	f7ff ff77 	bl	8009020 <std>
 8009132:	2201      	movs	r2, #1
 8009134:	2109      	movs	r1, #9
 8009136:	68a0      	ldr	r0, [r4, #8]
 8009138:	f7ff ff72 	bl	8009020 <std>
 800913c:	2202      	movs	r2, #2
 800913e:	2112      	movs	r1, #18
 8009140:	68e0      	ldr	r0, [r4, #12]
 8009142:	f7ff ff6d 	bl	8009020 <std>
 8009146:	2301      	movs	r3, #1
 8009148:	61a3      	str	r3, [r4, #24]
 800914a:	e7d2      	b.n	80090f2 <__sinit+0xe>
 800914c:	08009608 	.word	0x08009608
 8009150:	08009069 	.word	0x08009069

08009154 <__sfp>:
 8009154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009156:	0007      	movs	r7, r0
 8009158:	f7ff ffa4 	bl	80090a4 <__sfp_lock_acquire>
 800915c:	4b1f      	ldr	r3, [pc, #124]	; (80091dc <__sfp+0x88>)
 800915e:	681e      	ldr	r6, [r3, #0]
 8009160:	69b3      	ldr	r3, [r6, #24]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d102      	bne.n	800916c <__sfp+0x18>
 8009166:	0030      	movs	r0, r6
 8009168:	f7ff ffbc 	bl	80090e4 <__sinit>
 800916c:	3648      	adds	r6, #72	; 0x48
 800916e:	68b4      	ldr	r4, [r6, #8]
 8009170:	6873      	ldr	r3, [r6, #4]
 8009172:	3b01      	subs	r3, #1
 8009174:	d504      	bpl.n	8009180 <__sfp+0x2c>
 8009176:	6833      	ldr	r3, [r6, #0]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d022      	beq.n	80091c2 <__sfp+0x6e>
 800917c:	6836      	ldr	r6, [r6, #0]
 800917e:	e7f6      	b.n	800916e <__sfp+0x1a>
 8009180:	220c      	movs	r2, #12
 8009182:	5ea5      	ldrsh	r5, [r4, r2]
 8009184:	2d00      	cmp	r5, #0
 8009186:	d11a      	bne.n	80091be <__sfp+0x6a>
 8009188:	0020      	movs	r0, r4
 800918a:	4b15      	ldr	r3, [pc, #84]	; (80091e0 <__sfp+0x8c>)
 800918c:	3058      	adds	r0, #88	; 0x58
 800918e:	60e3      	str	r3, [r4, #12]
 8009190:	6665      	str	r5, [r4, #100]	; 0x64
 8009192:	f000 f847 	bl	8009224 <__retarget_lock_init_recursive>
 8009196:	f7ff ff8d 	bl	80090b4 <__sfp_lock_release>
 800919a:	0020      	movs	r0, r4
 800919c:	2208      	movs	r2, #8
 800919e:	0029      	movs	r1, r5
 80091a0:	6025      	str	r5, [r4, #0]
 80091a2:	60a5      	str	r5, [r4, #8]
 80091a4:	6065      	str	r5, [r4, #4]
 80091a6:	6125      	str	r5, [r4, #16]
 80091a8:	6165      	str	r5, [r4, #20]
 80091aa:	61a5      	str	r5, [r4, #24]
 80091ac:	305c      	adds	r0, #92	; 0x5c
 80091ae:	f7fd fa17 	bl	80065e0 <memset>
 80091b2:	6365      	str	r5, [r4, #52]	; 0x34
 80091b4:	63a5      	str	r5, [r4, #56]	; 0x38
 80091b6:	64a5      	str	r5, [r4, #72]	; 0x48
 80091b8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80091ba:	0020      	movs	r0, r4
 80091bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091be:	3468      	adds	r4, #104	; 0x68
 80091c0:	e7d7      	b.n	8009172 <__sfp+0x1e>
 80091c2:	2104      	movs	r1, #4
 80091c4:	0038      	movs	r0, r7
 80091c6:	f7ff ff57 	bl	8009078 <__sfmoreglue>
 80091ca:	1e04      	subs	r4, r0, #0
 80091cc:	6030      	str	r0, [r6, #0]
 80091ce:	d1d5      	bne.n	800917c <__sfp+0x28>
 80091d0:	f7ff ff70 	bl	80090b4 <__sfp_lock_release>
 80091d4:	230c      	movs	r3, #12
 80091d6:	603b      	str	r3, [r7, #0]
 80091d8:	e7ef      	b.n	80091ba <__sfp+0x66>
 80091da:	46c0      	nop			; (mov r8, r8)
 80091dc:	08009608 	.word	0x08009608
 80091e0:	ffff0001 	.word	0xffff0001

080091e4 <_fwalk_reent>:
 80091e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091e6:	0004      	movs	r4, r0
 80091e8:	0006      	movs	r6, r0
 80091ea:	2700      	movs	r7, #0
 80091ec:	9101      	str	r1, [sp, #4]
 80091ee:	3448      	adds	r4, #72	; 0x48
 80091f0:	6863      	ldr	r3, [r4, #4]
 80091f2:	68a5      	ldr	r5, [r4, #8]
 80091f4:	9300      	str	r3, [sp, #0]
 80091f6:	9b00      	ldr	r3, [sp, #0]
 80091f8:	3b01      	subs	r3, #1
 80091fa:	9300      	str	r3, [sp, #0]
 80091fc:	d504      	bpl.n	8009208 <_fwalk_reent+0x24>
 80091fe:	6824      	ldr	r4, [r4, #0]
 8009200:	2c00      	cmp	r4, #0
 8009202:	d1f5      	bne.n	80091f0 <_fwalk_reent+0xc>
 8009204:	0038      	movs	r0, r7
 8009206:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009208:	89ab      	ldrh	r3, [r5, #12]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d908      	bls.n	8009220 <_fwalk_reent+0x3c>
 800920e:	220e      	movs	r2, #14
 8009210:	5eab      	ldrsh	r3, [r5, r2]
 8009212:	3301      	adds	r3, #1
 8009214:	d004      	beq.n	8009220 <_fwalk_reent+0x3c>
 8009216:	0029      	movs	r1, r5
 8009218:	0030      	movs	r0, r6
 800921a:	9b01      	ldr	r3, [sp, #4]
 800921c:	4798      	blx	r3
 800921e:	4307      	orrs	r7, r0
 8009220:	3568      	adds	r5, #104	; 0x68
 8009222:	e7e8      	b.n	80091f6 <_fwalk_reent+0x12>

08009224 <__retarget_lock_init_recursive>:
 8009224:	4770      	bx	lr

08009226 <__retarget_lock_acquire_recursive>:
 8009226:	4770      	bx	lr

08009228 <__retarget_lock_release_recursive>:
 8009228:	4770      	bx	lr
	...

0800922c <__swhatbuf_r>:
 800922c:	b570      	push	{r4, r5, r6, lr}
 800922e:	000e      	movs	r6, r1
 8009230:	001d      	movs	r5, r3
 8009232:	230e      	movs	r3, #14
 8009234:	5ec9      	ldrsh	r1, [r1, r3]
 8009236:	0014      	movs	r4, r2
 8009238:	b096      	sub	sp, #88	; 0x58
 800923a:	2900      	cmp	r1, #0
 800923c:	da08      	bge.n	8009250 <__swhatbuf_r+0x24>
 800923e:	220c      	movs	r2, #12
 8009240:	5eb3      	ldrsh	r3, [r6, r2]
 8009242:	2200      	movs	r2, #0
 8009244:	602a      	str	r2, [r5, #0]
 8009246:	061b      	lsls	r3, r3, #24
 8009248:	d411      	bmi.n	800926e <__swhatbuf_r+0x42>
 800924a:	2380      	movs	r3, #128	; 0x80
 800924c:	00db      	lsls	r3, r3, #3
 800924e:	e00f      	b.n	8009270 <__swhatbuf_r+0x44>
 8009250:	466a      	mov	r2, sp
 8009252:	f000 f91b 	bl	800948c <_fstat_r>
 8009256:	2800      	cmp	r0, #0
 8009258:	dbf1      	blt.n	800923e <__swhatbuf_r+0x12>
 800925a:	23f0      	movs	r3, #240	; 0xf0
 800925c:	9901      	ldr	r1, [sp, #4]
 800925e:	021b      	lsls	r3, r3, #8
 8009260:	4019      	ands	r1, r3
 8009262:	4b05      	ldr	r3, [pc, #20]	; (8009278 <__swhatbuf_r+0x4c>)
 8009264:	18c9      	adds	r1, r1, r3
 8009266:	424b      	negs	r3, r1
 8009268:	4159      	adcs	r1, r3
 800926a:	6029      	str	r1, [r5, #0]
 800926c:	e7ed      	b.n	800924a <__swhatbuf_r+0x1e>
 800926e:	2340      	movs	r3, #64	; 0x40
 8009270:	2000      	movs	r0, #0
 8009272:	6023      	str	r3, [r4, #0]
 8009274:	b016      	add	sp, #88	; 0x58
 8009276:	bd70      	pop	{r4, r5, r6, pc}
 8009278:	ffffe000 	.word	0xffffe000

0800927c <__smakebuf_r>:
 800927c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800927e:	2602      	movs	r6, #2
 8009280:	898b      	ldrh	r3, [r1, #12]
 8009282:	0005      	movs	r5, r0
 8009284:	000c      	movs	r4, r1
 8009286:	4233      	tst	r3, r6
 8009288:	d006      	beq.n	8009298 <__smakebuf_r+0x1c>
 800928a:	0023      	movs	r3, r4
 800928c:	3347      	adds	r3, #71	; 0x47
 800928e:	6023      	str	r3, [r4, #0]
 8009290:	6123      	str	r3, [r4, #16]
 8009292:	2301      	movs	r3, #1
 8009294:	6163      	str	r3, [r4, #20]
 8009296:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009298:	466a      	mov	r2, sp
 800929a:	ab01      	add	r3, sp, #4
 800929c:	f7ff ffc6 	bl	800922c <__swhatbuf_r>
 80092a0:	9900      	ldr	r1, [sp, #0]
 80092a2:	0007      	movs	r7, r0
 80092a4:	0028      	movs	r0, r5
 80092a6:	f7ff f92d 	bl	8008504 <_malloc_r>
 80092aa:	2800      	cmp	r0, #0
 80092ac:	d108      	bne.n	80092c0 <__smakebuf_r+0x44>
 80092ae:	220c      	movs	r2, #12
 80092b0:	5ea3      	ldrsh	r3, [r4, r2]
 80092b2:	059a      	lsls	r2, r3, #22
 80092b4:	d4ef      	bmi.n	8009296 <__smakebuf_r+0x1a>
 80092b6:	2203      	movs	r2, #3
 80092b8:	4393      	bics	r3, r2
 80092ba:	431e      	orrs	r6, r3
 80092bc:	81a6      	strh	r6, [r4, #12]
 80092be:	e7e4      	b.n	800928a <__smakebuf_r+0xe>
 80092c0:	4b0f      	ldr	r3, [pc, #60]	; (8009300 <__smakebuf_r+0x84>)
 80092c2:	62ab      	str	r3, [r5, #40]	; 0x28
 80092c4:	2380      	movs	r3, #128	; 0x80
 80092c6:	89a2      	ldrh	r2, [r4, #12]
 80092c8:	6020      	str	r0, [r4, #0]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	81a3      	strh	r3, [r4, #12]
 80092ce:	9b00      	ldr	r3, [sp, #0]
 80092d0:	6120      	str	r0, [r4, #16]
 80092d2:	6163      	str	r3, [r4, #20]
 80092d4:	9b01      	ldr	r3, [sp, #4]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00d      	beq.n	80092f6 <__smakebuf_r+0x7a>
 80092da:	0028      	movs	r0, r5
 80092dc:	230e      	movs	r3, #14
 80092de:	5ee1      	ldrsh	r1, [r4, r3]
 80092e0:	f000 f8e6 	bl	80094b0 <_isatty_r>
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d006      	beq.n	80092f6 <__smakebuf_r+0x7a>
 80092e8:	2203      	movs	r2, #3
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	4393      	bics	r3, r2
 80092ee:	001a      	movs	r2, r3
 80092f0:	2301      	movs	r3, #1
 80092f2:	4313      	orrs	r3, r2
 80092f4:	81a3      	strh	r3, [r4, #12]
 80092f6:	89a0      	ldrh	r0, [r4, #12]
 80092f8:	4307      	orrs	r7, r0
 80092fa:	81a7      	strh	r7, [r4, #12]
 80092fc:	e7cb      	b.n	8009296 <__smakebuf_r+0x1a>
 80092fe:	46c0      	nop			; (mov r8, r8)
 8009300:	08009069 	.word	0x08009069

08009304 <_malloc_usable_size_r>:
 8009304:	1f0b      	subs	r3, r1, #4
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	1f18      	subs	r0, r3, #4
 800930a:	2b00      	cmp	r3, #0
 800930c:	da01      	bge.n	8009312 <_malloc_usable_size_r+0xe>
 800930e:	580b      	ldr	r3, [r1, r0]
 8009310:	18c0      	adds	r0, r0, r3
 8009312:	4770      	bx	lr

08009314 <_raise_r>:
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	0004      	movs	r4, r0
 8009318:	000d      	movs	r5, r1
 800931a:	291f      	cmp	r1, #31
 800931c:	d904      	bls.n	8009328 <_raise_r+0x14>
 800931e:	2316      	movs	r3, #22
 8009320:	6003      	str	r3, [r0, #0]
 8009322:	2001      	movs	r0, #1
 8009324:	4240      	negs	r0, r0
 8009326:	bd70      	pop	{r4, r5, r6, pc}
 8009328:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800932a:	2b00      	cmp	r3, #0
 800932c:	d004      	beq.n	8009338 <_raise_r+0x24>
 800932e:	008a      	lsls	r2, r1, #2
 8009330:	189b      	adds	r3, r3, r2
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	2a00      	cmp	r2, #0
 8009336:	d108      	bne.n	800934a <_raise_r+0x36>
 8009338:	0020      	movs	r0, r4
 800933a:	f000 f831 	bl	80093a0 <_getpid_r>
 800933e:	002a      	movs	r2, r5
 8009340:	0001      	movs	r1, r0
 8009342:	0020      	movs	r0, r4
 8009344:	f000 f81a 	bl	800937c <_kill_r>
 8009348:	e7ed      	b.n	8009326 <_raise_r+0x12>
 800934a:	2000      	movs	r0, #0
 800934c:	2a01      	cmp	r2, #1
 800934e:	d0ea      	beq.n	8009326 <_raise_r+0x12>
 8009350:	1c51      	adds	r1, r2, #1
 8009352:	d103      	bne.n	800935c <_raise_r+0x48>
 8009354:	2316      	movs	r3, #22
 8009356:	3001      	adds	r0, #1
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	e7e4      	b.n	8009326 <_raise_r+0x12>
 800935c:	2400      	movs	r4, #0
 800935e:	0028      	movs	r0, r5
 8009360:	601c      	str	r4, [r3, #0]
 8009362:	4790      	blx	r2
 8009364:	0020      	movs	r0, r4
 8009366:	e7de      	b.n	8009326 <_raise_r+0x12>

08009368 <raise>:
 8009368:	b510      	push	{r4, lr}
 800936a:	4b03      	ldr	r3, [pc, #12]	; (8009378 <raise+0x10>)
 800936c:	0001      	movs	r1, r0
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	f7ff ffd0 	bl	8009314 <_raise_r>
 8009374:	bd10      	pop	{r4, pc}
 8009376:	46c0      	nop			; (mov r8, r8)
 8009378:	2000000c 	.word	0x2000000c

0800937c <_kill_r>:
 800937c:	2300      	movs	r3, #0
 800937e:	b570      	push	{r4, r5, r6, lr}
 8009380:	4d06      	ldr	r5, [pc, #24]	; (800939c <_kill_r+0x20>)
 8009382:	0004      	movs	r4, r0
 8009384:	0008      	movs	r0, r1
 8009386:	0011      	movs	r1, r2
 8009388:	602b      	str	r3, [r5, #0]
 800938a:	f7f9 fb45 	bl	8002a18 <_kill>
 800938e:	1c43      	adds	r3, r0, #1
 8009390:	d103      	bne.n	800939a <_kill_r+0x1e>
 8009392:	682b      	ldr	r3, [r5, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d000      	beq.n	800939a <_kill_r+0x1e>
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	bd70      	pop	{r4, r5, r6, pc}
 800939c:	200003bc 	.word	0x200003bc

080093a0 <_getpid_r>:
 80093a0:	b510      	push	{r4, lr}
 80093a2:	f7f9 fb33 	bl	8002a0c <_getpid>
 80093a6:	bd10      	pop	{r4, pc}

080093a8 <__sread>:
 80093a8:	b570      	push	{r4, r5, r6, lr}
 80093aa:	000c      	movs	r4, r1
 80093ac:	250e      	movs	r5, #14
 80093ae:	5f49      	ldrsh	r1, [r1, r5]
 80093b0:	f000 f8a4 	bl	80094fc <_read_r>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	db03      	blt.n	80093c0 <__sread+0x18>
 80093b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80093ba:	181b      	adds	r3, r3, r0
 80093bc:	6563      	str	r3, [r4, #84]	; 0x54
 80093be:	bd70      	pop	{r4, r5, r6, pc}
 80093c0:	89a3      	ldrh	r3, [r4, #12]
 80093c2:	4a02      	ldr	r2, [pc, #8]	; (80093cc <__sread+0x24>)
 80093c4:	4013      	ands	r3, r2
 80093c6:	81a3      	strh	r3, [r4, #12]
 80093c8:	e7f9      	b.n	80093be <__sread+0x16>
 80093ca:	46c0      	nop			; (mov r8, r8)
 80093cc:	ffffefff 	.word	0xffffefff

080093d0 <__swrite>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	001f      	movs	r7, r3
 80093d4:	898b      	ldrh	r3, [r1, #12]
 80093d6:	0005      	movs	r5, r0
 80093d8:	000c      	movs	r4, r1
 80093da:	0016      	movs	r6, r2
 80093dc:	05db      	lsls	r3, r3, #23
 80093de:	d505      	bpl.n	80093ec <__swrite+0x1c>
 80093e0:	230e      	movs	r3, #14
 80093e2:	5ec9      	ldrsh	r1, [r1, r3]
 80093e4:	2200      	movs	r2, #0
 80093e6:	2302      	movs	r3, #2
 80093e8:	f000 f874 	bl	80094d4 <_lseek_r>
 80093ec:	89a3      	ldrh	r3, [r4, #12]
 80093ee:	4a05      	ldr	r2, [pc, #20]	; (8009404 <__swrite+0x34>)
 80093f0:	0028      	movs	r0, r5
 80093f2:	4013      	ands	r3, r2
 80093f4:	81a3      	strh	r3, [r4, #12]
 80093f6:	0032      	movs	r2, r6
 80093f8:	230e      	movs	r3, #14
 80093fa:	5ee1      	ldrsh	r1, [r4, r3]
 80093fc:	003b      	movs	r3, r7
 80093fe:	f000 f81f 	bl	8009440 <_write_r>
 8009402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009404:	ffffefff 	.word	0xffffefff

08009408 <__sseek>:
 8009408:	b570      	push	{r4, r5, r6, lr}
 800940a:	000c      	movs	r4, r1
 800940c:	250e      	movs	r5, #14
 800940e:	5f49      	ldrsh	r1, [r1, r5]
 8009410:	f000 f860 	bl	80094d4 <_lseek_r>
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	1c42      	adds	r2, r0, #1
 8009418:	d103      	bne.n	8009422 <__sseek+0x1a>
 800941a:	4a05      	ldr	r2, [pc, #20]	; (8009430 <__sseek+0x28>)
 800941c:	4013      	ands	r3, r2
 800941e:	81a3      	strh	r3, [r4, #12]
 8009420:	bd70      	pop	{r4, r5, r6, pc}
 8009422:	2280      	movs	r2, #128	; 0x80
 8009424:	0152      	lsls	r2, r2, #5
 8009426:	4313      	orrs	r3, r2
 8009428:	81a3      	strh	r3, [r4, #12]
 800942a:	6560      	str	r0, [r4, #84]	; 0x54
 800942c:	e7f8      	b.n	8009420 <__sseek+0x18>
 800942e:	46c0      	nop			; (mov r8, r8)
 8009430:	ffffefff 	.word	0xffffefff

08009434 <__sclose>:
 8009434:	b510      	push	{r4, lr}
 8009436:	230e      	movs	r3, #14
 8009438:	5ec9      	ldrsh	r1, [r1, r3]
 800943a:	f000 f815 	bl	8009468 <_close_r>
 800943e:	bd10      	pop	{r4, pc}

08009440 <_write_r>:
 8009440:	b570      	push	{r4, r5, r6, lr}
 8009442:	0004      	movs	r4, r0
 8009444:	0008      	movs	r0, r1
 8009446:	0011      	movs	r1, r2
 8009448:	001a      	movs	r2, r3
 800944a:	2300      	movs	r3, #0
 800944c:	4d05      	ldr	r5, [pc, #20]	; (8009464 <_write_r+0x24>)
 800944e:	602b      	str	r3, [r5, #0]
 8009450:	f7f9 fb1b 	bl	8002a8a <_write>
 8009454:	1c43      	adds	r3, r0, #1
 8009456:	d103      	bne.n	8009460 <_write_r+0x20>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d000      	beq.n	8009460 <_write_r+0x20>
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	bd70      	pop	{r4, r5, r6, pc}
 8009462:	46c0      	nop			; (mov r8, r8)
 8009464:	200003bc 	.word	0x200003bc

08009468 <_close_r>:
 8009468:	2300      	movs	r3, #0
 800946a:	b570      	push	{r4, r5, r6, lr}
 800946c:	4d06      	ldr	r5, [pc, #24]	; (8009488 <_close_r+0x20>)
 800946e:	0004      	movs	r4, r0
 8009470:	0008      	movs	r0, r1
 8009472:	602b      	str	r3, [r5, #0]
 8009474:	f7f9 fb25 	bl	8002ac2 <_close>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d103      	bne.n	8009484 <_close_r+0x1c>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d000      	beq.n	8009484 <_close_r+0x1c>
 8009482:	6023      	str	r3, [r4, #0]
 8009484:	bd70      	pop	{r4, r5, r6, pc}
 8009486:	46c0      	nop			; (mov r8, r8)
 8009488:	200003bc 	.word	0x200003bc

0800948c <_fstat_r>:
 800948c:	2300      	movs	r3, #0
 800948e:	b570      	push	{r4, r5, r6, lr}
 8009490:	4d06      	ldr	r5, [pc, #24]	; (80094ac <_fstat_r+0x20>)
 8009492:	0004      	movs	r4, r0
 8009494:	0008      	movs	r0, r1
 8009496:	0011      	movs	r1, r2
 8009498:	602b      	str	r3, [r5, #0]
 800949a:	f7f9 fb1c 	bl	8002ad6 <_fstat>
 800949e:	1c43      	adds	r3, r0, #1
 80094a0:	d103      	bne.n	80094aa <_fstat_r+0x1e>
 80094a2:	682b      	ldr	r3, [r5, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d000      	beq.n	80094aa <_fstat_r+0x1e>
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	bd70      	pop	{r4, r5, r6, pc}
 80094ac:	200003bc 	.word	0x200003bc

080094b0 <_isatty_r>:
 80094b0:	2300      	movs	r3, #0
 80094b2:	b570      	push	{r4, r5, r6, lr}
 80094b4:	4d06      	ldr	r5, [pc, #24]	; (80094d0 <_isatty_r+0x20>)
 80094b6:	0004      	movs	r4, r0
 80094b8:	0008      	movs	r0, r1
 80094ba:	602b      	str	r3, [r5, #0]
 80094bc:	f7f9 fb19 	bl	8002af2 <_isatty>
 80094c0:	1c43      	adds	r3, r0, #1
 80094c2:	d103      	bne.n	80094cc <_isatty_r+0x1c>
 80094c4:	682b      	ldr	r3, [r5, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d000      	beq.n	80094cc <_isatty_r+0x1c>
 80094ca:	6023      	str	r3, [r4, #0]
 80094cc:	bd70      	pop	{r4, r5, r6, pc}
 80094ce:	46c0      	nop			; (mov r8, r8)
 80094d0:	200003bc 	.word	0x200003bc

080094d4 <_lseek_r>:
 80094d4:	b570      	push	{r4, r5, r6, lr}
 80094d6:	0004      	movs	r4, r0
 80094d8:	0008      	movs	r0, r1
 80094da:	0011      	movs	r1, r2
 80094dc:	001a      	movs	r2, r3
 80094de:	2300      	movs	r3, #0
 80094e0:	4d05      	ldr	r5, [pc, #20]	; (80094f8 <_lseek_r+0x24>)
 80094e2:	602b      	str	r3, [r5, #0]
 80094e4:	f7f9 fb0e 	bl	8002b04 <_lseek>
 80094e8:	1c43      	adds	r3, r0, #1
 80094ea:	d103      	bne.n	80094f4 <_lseek_r+0x20>
 80094ec:	682b      	ldr	r3, [r5, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d000      	beq.n	80094f4 <_lseek_r+0x20>
 80094f2:	6023      	str	r3, [r4, #0]
 80094f4:	bd70      	pop	{r4, r5, r6, pc}
 80094f6:	46c0      	nop			; (mov r8, r8)
 80094f8:	200003bc 	.word	0x200003bc

080094fc <_read_r>:
 80094fc:	b570      	push	{r4, r5, r6, lr}
 80094fe:	0004      	movs	r4, r0
 8009500:	0008      	movs	r0, r1
 8009502:	0011      	movs	r1, r2
 8009504:	001a      	movs	r2, r3
 8009506:	2300      	movs	r3, #0
 8009508:	4d05      	ldr	r5, [pc, #20]	; (8009520 <_read_r+0x24>)
 800950a:	602b      	str	r3, [r5, #0]
 800950c:	f7f9 faa0 	bl	8002a50 <_read>
 8009510:	1c43      	adds	r3, r0, #1
 8009512:	d103      	bne.n	800951c <_read_r+0x20>
 8009514:	682b      	ldr	r3, [r5, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d000      	beq.n	800951c <_read_r+0x20>
 800951a:	6023      	str	r3, [r4, #0]
 800951c:	bd70      	pop	{r4, r5, r6, pc}
 800951e:	46c0      	nop			; (mov r8, r8)
 8009520:	200003bc 	.word	0x200003bc

08009524 <_init>:
 8009524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009526:	46c0      	nop			; (mov r8, r8)
 8009528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952a:	bc08      	pop	{r3}
 800952c:	469e      	mov	lr, r3
 800952e:	4770      	bx	lr

08009530 <_fini>:
 8009530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009532:	46c0      	nop			; (mov r8, r8)
 8009534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009536:	bc08      	pop	{r3}
 8009538:	469e      	mov	lr, r3
 800953a:	4770      	bx	lr
