Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Study/THU/2016Autumn/CPU/UART/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <RamEN> in unit <Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamOE> in unit <Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamWE> in unit <Main> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <Main> analyzed. Unit <Main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Main>.
    Related source file is "D:/Study/THU/2016Autumn/CPU/UART/Main.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 54                                             |
    | Inputs             | 5                                              |
    | Outputs            | 16                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | state$cmp_eq0000          (positive)           |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <L>.
    Found 8-bit tristate buffer for signal <RamData>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <wrn>.
    Found 24-bit up counter for signal <count>.
    Found 24-bit comparator greatequal for signal <count$cmp_ge0000> created at line 152.
    Found 8-bit 4-to-1 multiplexer for signal <L$mux0000> created at line 71.
    Found 8-bit register for signal <Mtridata_RamData> created at line 61.
    Found 8-bit adder for signal <Mtridata_RamData$addsub0000> created at line 138.
    Found 1-bit register for signal <Mtrien_RamData> created at line 61.
    Found 1-bit 4-to-1 multiplexer for signal <rdn$mux0000> created at line 71.
    Found 8-bit register for signal <temp>.
    Found 1-bit 4-to-1 multiplexer for signal <wrn$mux0000> created at line 71.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 3
 8-bit register                                        : 3
# Comparators                                          : 1
 24-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:16]> with one-hot encoding.
----------------------------
 State  | Encoding
----------------------------
 000000 | 0000000000000001
 000001 | 0000000000000010
 000010 | 0000000000000100
 000011 | 0000000000001000
 001010 | 0000000000100000
 001011 | 0000000000010000
 001100 | 0000000001000000
 001101 | 0000000010000000
 001110 | 0000000100000000
 010100 | 0000010000000000
 010101 | 0000001000000000
 010110 | 0000100000000000
 010111 | 0001000000000000
 011000 | 0010000000000000
 011001 | 0100000000000000
 011010 | 1000000000000000
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 1
 24-bit comparator greatequal                          : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 171
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 26
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 15
#      LUT3_D                      : 1
#      LUT4                        : 47
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXCY                       : 37
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 67
#      FDCE                        : 55
#      FDE                         : 8
#      FDPE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 14
#      IOBUF                       : 8
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       55  out of   8672     0%  
 Number of Slice Flip Flops:             67  out of  17344     0%  
 Number of 4 input LUTs:                107  out of  17344     0%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    250    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 67    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(L_0)              | 59    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.376ns (Maximum Frequency: 156.839MHz)
   Minimum input arrival time before clock: 7.349ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.376ns (frequency: 156.839MHz)
  Total number of paths / destination ports: 1945 / 126
-------------------------------------------------------------------------
Delay:               6.376ns (Levels of Logic = 8)
  Source:            count_13 (FF)
  Destination:       Mtridata_RamData_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_13 to Mtridata_RamData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.706  count_13 (count_13)
     LUT4:I0->O            1   0.704   0.000  temp_not00011_wg_lut<0> (temp_not00011_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  temp_not00011_wg_cy<0> (temp_not00011_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  temp_not00011_wg_cy<1> (temp_not00011_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  temp_not00011_wg_cy<2> (temp_not00011_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  temp_not00011_wg_cy<3> (temp_not00011_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  temp_not00011_wg_cy<4> (temp_not00011_wg_cy<4>)
     MUXCY:CI->O          28   0.331   1.265  temp_not00011_wg_cy<5> (state_cmp_eq0000)
     LUT4:I3->O            9   0.704   0.820  Mtridata_RamData_not0001 (Mtridata_RamData_not0001)
     FDE:CE                    0.555          Mtridata_RamData_0
    ----------------------------------------
    Total                      6.376ns (3.585ns logic, 2.791ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 203 / 60
-------------------------------------------------------------------------
Offset:              7.349ns (Levels of Logic = 4)
  Source:            mode<0> (PAD)
  Destination:       Mtridata_RamData_0 (FF)
  Destination Clock: CLK rising

  Data Path: mode<0> to Mtridata_RamData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.427  mode_0_IBUF (mode_0_IBUF)
     LUT2:I0->O            4   0.704   0.762  Mtridata_RamData_not000111 (N01)
     LUT4:I0->O            1   0.704   0.455  Mtridata_RamData_not0001_SW0 (N45)
     LUT4:I2->O            9   0.704   0.820  Mtridata_RamData_not0001 (Mtridata_RamData_not0001)
     FDE:CE                    0.555          Mtridata_RamData_0
    ----------------------------------------
    Total                      7.349ns (3.885ns logic, 3.464ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 26 / 18
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            Mtrien_RamData (FF)
  Destination:       RamData<7> (PAD)
  Source Clock:      CLK rising

  Data Path: Mtrien_RamData to RamData<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             8   0.591   0.757  Mtrien_RamData (Mtrien_RamData)
     IOBUF:T->IO               3.272          RamData_7_IOBUF (RamData<7>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.62 secs
 
--> 

Total memory usage is 307792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

