[INF:CM0023] Creating log file ../../build/tests/ClockingBlock/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<90> s<89> l<1>
n<> u<1> t<Module_keyword> p<10> s<2> l<1>
n<top> u<2> t<StringConst> p<10> s<9> l<1>
n<> u<3> t<PortDir_Inp> p<6> s<5> l<2>
n<> u<4> t<Data_type_or_implicit> p<5> l<2>
n<> u<5> t<Net_port_type> p<6> c<4> l<2>
n<> u<6> t<Net_port_header> p<8> c<3> s<7> l<2>
n<clk> u<7> t<StringConst> p<8> l<2>
n<> u<8> t<Ansi_port_declaration> p<9> c<6> l<2>
n<> u<9> t<List_of_port_declarations> p<10> c<8> l<1>
n<> u<10> t<Module_ansi_header> p<87> c<1> s<32> l<1>
n<> u<11> t<Edge_Posedge> p<16> s<15> l<5>
n<clk> u<12> t<StringConst> p<13> l<5>
n<> u<13> t<Primary_literal> p<14> c<12> l<5>
n<> u<14> t<Primary> p<15> c<13> l<5>
n<> u<15> t<Expression> p<16> c<14> l<5>
n<> u<16> t<Event_expression> p<17> c<11> l<5>
n<> u<17> t<Clocking_event> p<28> c<16> s<25> l<5>
n<> u<18> t<Time_unit> p<19> l<6>
n<#1> u<19> t<IntConst> p<20> c<18> l<6>
n<> u<20> t<Delay_control> p<21> c<19> l<6>
n<> u<21> t<Clocking_skew> p<24> c<20> s<23> l<6>
n<> u<22> t<Edge_Negedge> p<23> l<6>
n<> u<23> t<Clocking_skew> p<24> c<22> l<6>
n<> u<24> t<DefaultSkew_IntputOutput> p<25> c<21> l<6>
n<> u<25> t<Clocking_item> p<28> c<24> s<27> l<6>
n<> u<26> t<Default> p<28> s<17> l<5>
n<> u<27> t<Endclocking> p<28> l<7>
n<> u<28> t<Clocking_declaration> p<29> c<26> l<5>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<5>
n<> u<30> t<Module_common_item> p<31> c<29> l<5>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<5>
n<> u<32> t<Non_port_module_item> p<87> c<31> s<47> l<5>
n<cb> u<33> t<StringConst> p<43> s<40> l<9>
n<> u<34> t<Edge_Posedge> p<39> s<38> l<9>
n<clk> u<35> t<StringConst> p<36> l<9>
n<> u<36> t<Primary_literal> p<37> c<35> l<9>
n<> u<37> t<Primary> p<38> c<36> l<9>
n<> u<38> t<Expression> p<39> c<37> l<9>
n<> u<39> t<Event_expression> p<40> c<34> l<9>
n<> u<40> t<Clocking_event> p<43> c<39> s<42> l<9>
n<> u<41> t<Global> p<43> s<33> l<9>
n<> u<42> t<Endclocking> p<43> l<9>
n<> u<43> t<Clocking_declaration> p<44> c<41> l<9>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<9>
n<> u<45> t<Module_common_item> p<46> c<44> l<9>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<9>
n<> u<47> t<Non_port_module_item> p<87> c<46> s<86> l<9>
n<cb1> u<48> t<StringConst> p<82> s<55> l<11>
n<> u<49> t<Edge_Posedge> p<54> s<53> l<11>
n<clk> u<50> t<StringConst> p<51> l<11>
n<> u<51> t<Primary_literal> p<52> c<50> l<11>
n<> u<52> t<Primary> p<53> c<51> l<11>
n<> u<53> t<Expression> p<54> c<52> l<11>
n<> u<54> t<Event_expression> p<55> c<49> l<11>
n<> u<55> t<Clocking_event> p<82> c<54> s<63> l<11>
n<#1> u<56> t<IntConst> p<57> l<12>
n<> u<57> t<Delay_control> p<58> c<56> l<12>
n<> u<58> t<Clocking_skew> p<62> c<57> s<61> l<12>
n<#2> u<59> t<IntConst> p<60> l<12>
n<> u<60> t<Delay_control> p<61> c<59> l<12>
n<> u<61> t<Clocking_skew> p<62> c<60> l<12>
n<> u<62> t<DefaultSkew_IntputOutput> p<63> c<58> l<12>
n<> u<63> t<Clocking_item> p<82> c<62> s<71> l<12>
n<#1> u<64> t<IntConst> p<65> l<13>
n<> u<65> t<Delay_control> p<66> c<64> l<13>
n<> u<66> t<Clocking_skew> p<67> c<65> l<13>
n<> u<67> t<ClockingDir_Input> p<71> c<66> s<70> l<13>
n<from_Dut> u<68> t<StringConst> p<69> l<13>
n<> u<69> t<Clocking_decl_assign> p<70> c<68> l<13>
n<> u<70> t<List_of_clocking_decl_assign> p<71> c<69> l<13>
n<> u<71> t<Clocking_item> p<82> c<67> s<80> l<13>
n<> u<72> t<Edge_Posedge> p<73> l<14>
n<> u<73> t<Clocking_skew> p<74> c<72> l<14>
n<> u<74> t<ClockingDir_Output> p<80> c<73> s<79> l<14>
n<to_Dut> u<75> t<StringConst> p<78> s<76> l<14>
n<top> u<76> t<StringConst> p<78> s<77> l<14>
n<to> u<77> t<StringConst> p<78> l<14>
n<> u<78> t<Clocking_decl_assign> p<79> c<75> l<14>
n<> u<79> t<List_of_clocking_decl_assign> p<80> c<78> l<14>
n<> u<80> t<Clocking_item> p<82> c<74> s<81> l<14>
n<> u<81> t<Endclocking> p<82> l<15>
n<> u<82> t<Clocking_declaration> p<83> c<48> l<11>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<11>
n<> u<84> t<Module_common_item> p<85> c<83> l<11>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<11>
n<> u<87> t<Module_declaration> p<88> c<10> l<1>
n<> u<88> t<Description> p<89> c<87> l<1>
n<> u<89> t<Source_text> p<90> c<88> l<1>
n<> u<90> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/ClockingBlock/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin), parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@top
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox.new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox.new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@top
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (bound), line:6, parent:bound
        |vpiFullName:bound
  |vpiMethod:
  \_function: (work@mailbox.num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox.num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox.put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox.put
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox.try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox.try_put
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox.get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox.get
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox.try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox.try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox.peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox.peek
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox.try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox.try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@top
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process.self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process.self
    |vpiReturn:
    \_chandle_var: (process), line:37
      |vpiName:process
  |vpiMethod:
  \_function: (work@process.status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process.status
    |vpiReturn:
    \_chandle_var: (state), line:40
      |vpiName:state
  |vpiMethod:
  \_task: (work@process.kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process.kill
    |vpiStmt:
    \_begin: (work@process.kill), parent:work@process.kill
      |vpiFullName:work@process.kill
  |vpiMethod:
  \_task: (work@process.await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process.await
    |vpiStmt:
    \_begin: (work@process.await), parent:work@process.await
      |vpiFullName:work@process.await
  |vpiMethod:
  \_task: (work@process.suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process.suspend
    |vpiStmt:
    \_begin: (work@process.suspend), parent:work@process.suspend
      |vpiFullName:work@process.suspend
  |vpiMethod:
  \_task: (work@process.resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process.resume
    |vpiStmt:
    \_begin: (work@process.resume), parent:work@process.resume
      |vpiFullName:work@process.resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@top
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore.new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore.new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@top
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:60, parent:keyCount
        |vpiFullName:keyCount
  |vpiMethod:
  \_task: (work@semaphore.put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore.put
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:63, parent:keyCount
        |vpiFullName:keyCount
  |vpiMethod:
  \_task: (work@semaphore.get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore.get
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:66, parent:keyCount
        |vpiFullName:keyCount
  |vpiMethod:
  \_function: (work@semaphore.try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore.try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:69, parent:keyCount
        |vpiFullName:keyCount
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiGlobalClocking:
  \_clocking_block: (cb), line:9
    |vpiName:cb
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:9
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:9
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2, parent:work@top
            |vpiName:clk
            |vpiFullName:work@top.clk
  |vpiDefaultClocking:
  \_clocking_block: (unnamed_clocking_block), line:5
    |vpiOutputEdge:50
    |vpiName:unnamed_clocking_block
    |vpiInputSkew:
    \_delay_control: 
      |#1
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:5
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:5
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2, parent:work@top
  |vpiPort:
  \_port: (clk), line:2, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:2, parent:work@top
        |vpiName:clk
        |vpiFullName:work@top.clk
  |vpiClockingBlock:
  \_clocking_block: (cb1), line:11
    |vpiName:cb1
    |vpiInputSkew:
    \_delay_control: 
      |#1
    |vpiOutputSkew:
    \_delay_control: 
      |#2
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:11
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), line:11
          |vpiName:clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2, parent:work@top
    |vpiClockingIODecl:
    \_clocking_io_decl: (from_Dut)
      |vpiName:from_Dut
      |vpiDirection:1
      |vpiInputSkew:
      \_delay_control: 
        |#1
    |vpiClockingIODecl:
    \_clocking_io_decl: (to_Dut)
      |vpiName:to_Dut
      |vpiDirection:2
      |vpiOutputEdge:13
      |vpiExpr:
      \_ref_obj: (top.to), line:14
        |vpiName:top.to
  |vpiNet:
  \_logic_net: (work@top.clk), line:2, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiGlobalClocking:
  \_clocking_block: (work@top.cb), line:9, parent:work@top
    |vpiName:cb
    |vpiFullName:work@top.cb
    |vpiClockingEvent:
    \_event_control: , parent:work@top.cb
      |vpiCondition:
      \_operation: , line:9
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb.clk), line:9
          |vpiName:clk
          |vpiFullName:work@top.cb.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2, parent:work@top
            |vpiName:clk
            |vpiFullName:work@top.clk
  |vpiDefaultClocking:
  \_clocking_block: (work@top.unnamed_clocking_block), line:5, parent:work@top
    |vpiOutputEdge:50
    |vpiName:unnamed_clocking_block
    |vpiFullName:work@top.unnamed_clocking_block
    |vpiInputSkew:
    \_delay_control: , parent:work@top.unnamed_clocking_block
      |#1
    |vpiClockingEvent:
    \_event_control: , parent:work@top.unnamed_clocking_block
      |vpiCondition:
      \_operation: , line:5
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.unnamed_clocking_block.clk), line:5
          |vpiName:clk
          |vpiFullName:work@top.unnamed_clocking_block.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2, parent:work@top
  |vpiPort:
  \_port: (clk), line:2, parent:work@top
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk), line:2, parent:work@top
  |vpiClockingBlock:
  \_clocking_block: (work@top.cb1), line:11, parent:work@top
    |vpiName:cb1
    |vpiFullName:work@top.cb1
    |vpiInputSkew:
    \_delay_control: , parent:work@top.cb1
      |#1
    |vpiOutputSkew:
    \_delay_control: , parent:work@top.cb1
      |#2
    |vpiClockingEvent:
    \_event_control: , parent:work@top.cb1
      |vpiCondition:
      \_operation: , line:11
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cb1.clk), line:11
          |vpiName:clk
          |vpiFullName:work@top.cb1.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2, parent:work@top
    |vpiClockingIODecl:
    \_clocking_io_decl: (from_Dut), parent:work@top.cb1
      |vpiName:from_Dut
      |vpiDirection:1
      |vpiInputSkew:
      \_delay_control: , parent:from_Dut
        |#1
    |vpiClockingIODecl:
    \_clocking_io_decl: (to_Dut), parent:work@top.cb1
      |vpiName:to_Dut
      |vpiDirection:2
      |vpiOutputEdge:13
      |vpiExpr:
      \_ref_obj: (work@top.cb1.to_Dut.top.to), line:14, parent:to_Dut
        |vpiName:top.to
        |vpiFullName:work@top.cb1.to_Dut.top.to
  |vpiNet:
  \_logic_net: (work@top.clk), line:2, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

