
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 342.078 ; gain = 100.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:23]
	Parameter NO_KEY_PRESSED bound to: 6'b000001 
	Parameter SCAN_COL0 bound to: 6'b000010 
	Parameter SCAN_COL1 bound to: 6'b000100 
	Parameter SCAN_COL2 bound to: 6'b001000 
	Parameter SCAN_COL3 bound to: 6'b010000 
	Parameter KEY_PRESSED bound to: 6'b100000 
INFO: [Synth 8-638] synthesizing module 'FracFrequency' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/FracFrequency.v:2]
	Parameter fq bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FracFrequency' (1#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/FracFrequency.v:2]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (2#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (3#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/IFetch.v:23]
INFO: [Synth 8-638] synthesizing module 'Idecode32' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/idcoder32.v:23]
WARNING: [Synth 8-567] referenced signal 'Jal' should be on the sensitivity list [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/idcoder32.v:45]
WARNING: [Synth 8-567] referenced signal 'RegDst' should be on the sensitivity list [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/idcoder32.v:45]
INFO: [Synth 8-256] done synthesizing module 'Idecode32' (4#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/idcoder32.v:23]
INFO: [Synth 8-638] synthesizing module 'controller' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'controller' (5#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-638] synthesizing module 'Executs32' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/Executs32.v:22]
INFO: [Synth 8-226] default block is never used [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/Executs32.v:56]
INFO: [Synth 8-256] done synthesizing module 'Executs32' (6#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/Executs32.v:22]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (7#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (8#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (9#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/MemOrIO.v:23]
INFO: [Synth 8-638] synthesizing module 'LedIO' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/LedIO.v:4]
INFO: [Synth 8-256] done synthesizing module 'LedIO' (10#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/LedIO.v:4]
INFO: [Synth 8-638] synthesizing module 'SwitchIO' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/SwitchIO.v:4]
INFO: [Synth 8-256] done synthesizing module 'SwitchIO' (11#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/SwitchIO.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'switchrdata' does not match port width (24) of module 'SwitchIO' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:309]
WARNING: [Synth 8-5788] Register row_val_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:313]
WARNING: [Synth 8-5788] Register col_val_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:338]
WARNING: [Synth 8-3848] Net Read_data_1 in module/entity cpu does not have driver. [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:43]
INFO: [Synth 8-256] done synthesizing module 'cpu' (12#1) [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design Executs32 has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 394.477 ; gain = 153.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[31] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[30] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[29] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[28] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[27] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[26] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[25] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[24] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[23] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[22] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[21] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[20] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[19] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[18] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[17] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[16] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[15] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[14] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[13] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[12] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[11] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[10] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[9] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[8] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[7] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[6] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[5] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[4] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[3] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[2] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[1] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
WARNING: [Synth 8-3295] tying undriven pin ifetch:Read_data_1[0] to constant 0 [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 394.477 ; gain = 153.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/dcp2/RAM_in_context.xdc] for cell 'memory/ram'
Finished Parsing XDC File [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/dcp2/RAM_in_context.xdc] for cell 'memory/ram'
Parsing XDC File [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/dcp3/prgrom_in_context.xdc] for cell 'ifetch/instmem'
Finished Parsing XDC File [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/.Xil/Vivado-26432-DESKTOP-413QC96/dcp3/prgrom_in_context.xdc] for cell 'ifetch/instmem'
Parsing XDC File [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/constrs_1/new/CPU_con.xdc]
Finished Parsing XDC File [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/constrs_1/new/CPU_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/constrs_1/new/CPU_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 747.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 747.430 ; gain = 506.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 747.430 ; gain = 506.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ifetch/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memory/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 747.430 ; gain = 506.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/Executs32.v:56]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'cpu'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_pressed_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "col_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keybd_i_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "modeCtrl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:232]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:259]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 747.430 ; gain = 506.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  18 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 44    
	   7 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
Module FracFrequency 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
Module Idecode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module Executs32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module LedIO 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module SwitchIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ff/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ff/clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "keybd_i_low" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.srcs/sources_1/new/cpu.v:232]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design Executs32 has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[26]
INFO: [Synth 8-3886] merging instance 'ifetch/link_addr_reg[31]' (FDE_1) to 'ifetch/link_addr_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifetch/link_addr_reg[30] )
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[4]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[5]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[6]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[7]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[8]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[9]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[10]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[11]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[12]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[13]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3886] merging instance 'keybd_i_low_reg[14]' (FDCE) to 'keybd_i_low_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\keybd_i_low_reg[15] )
INFO: [Synth 8-3886] merging instance 'modeCtrl_reg[1]' (FDCE) to 'modeCtrl_reg[4]'
INFO: [Synth 8-3886] merging instance 'modeCtrl_reg[4]' (FDCE) to 'modeCtrl_reg[0]'
INFO: [Synth 8-3886] merging instance 'modeCtrl_reg[0]' (FDCE) to 'modeCtrl_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modeCtrl_reg[2] )
WARNING: [Synth 8-3332] Sequential element (ifetch/PC_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ifetch/link_addr_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[17]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (switchinput/switchrdata_reg[16]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (modeCtrl_reg[2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (keybd_i_low_reg[15]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 747.430 ; gain = 506.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 783.098 ; gain = 541.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:29 . Memory (MB): peak = 786.160 ; gain = 544.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |prgrom        |         1|
|2     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |prgrom |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |    53|
|5     |LUT1   |     7|
|6     |LUT2   |   134|
|7     |LUT3   |   208|
|8     |LUT4   |   143|
|9     |LUT5   |   281|
|10    |LUT6   |  1135|
|11    |MUXF7  |   257|
|12    |MUXF8  |    50|
|13    |FDCE   |  1135|
|14    |FDPE   |     1|
|15    |FDRE   |    65|
|16    |FDSE   |     4|
|17    |LD     |     6|
|18    |IBUF   |    30|
|19    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  3603|
|2     |  ff          |FracFrequency |    83|
|3     |  idecode     |Idecode32     |  2261|
|4     |  ifetch      |Ifetc32       |  1027|
|5     |  ledoutput   |LedIO         |    25|
|6     |  memory      |dmemory32     |    32|
|7     |  switchinput |SwitchIO      |    20|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 855.387 ; gain = 261.090
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 855.387 ; gain = 614.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:45 . Memory (MB): peak = 855.387 ; gain = 625.516
INFO: [Common 17-1381] The checkpoint 'E:/Gitrepo/CPU-project-of-Computer-Organization/project_2/project_2.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 855.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 22 00:20:52 2021...
