Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Thu Feb 13 21:09:32 2025
| Host         : DESKTOP-825NHPV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     4 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           44 |
| No           | No                    | Yes                    |             279 |           78 |
| No           | Yes                   | No                     |             329 |          111 |
| Yes          | No                    | No                     |             132 |           66 |
| Yes          | No                    | Yes                    |              61 |           23 |
| Yes          | Yes                   | No                     |             295 |          100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                  Enable Signal                                                  |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                      | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | mmio/kernelInstance1/character                                                                                  |                                                                                                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_writer/uart_r/uart_machine/s_counter_next                                                                  | reset_IBUF                                                                                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/rst_0/U0/bus_struct_reset[0]                                                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/rst_0/U0/peripheral_reset[0]                                                                                   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | uart_writer/uart_r/uart_machine/n_counter_next                                                                  | reset_IBUF                                                                                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | cpu/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                | cpu/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | uart_writer/uart_r/uart_machine/shift_reg_next                                                                  | reset_IBUF                                                                                                              |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S66_out                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | vga_ctrl/uut_counter25MHz/pixel_tick                                                                            | vga_ctrl/uut_hsync/x_pos[9]_i_1_n_0                                                                                     |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | vga_ctrl/uut_hsync/count0                                                                                       | vga_ctrl/uut_vsync/y_pos[8]_i_1_n_0                                                                                     |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | uart_writer/uart_r/IF_circ/active                                                                               | reset_IBUF                                                                                                              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                                                                                                 | vga_ctrl/uut_vsync/vvideo_on_reg_1                                                                                      |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | vga_ctrl/uut_hsync/count0                                                                                       | reset_IBUF                                                                                                              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | vga_ctrl/uut_counter25MHz/pixel_tick                                                                            | reset_IBUF                                                                                                              |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG |                                                                                                                 | dc/image/update_addr[0]_i_1_n_0                                                                                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                 | vga_ctrl/uut_hsync/SR[0]                                                                                                |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                 | vga_ctrl/uut_hsync/x_pos_reg[9]_0[0]                                                                                    |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write             | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]             | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                                                                                                 | cpu/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | mmio/kernelInstance1/register_0                                                                                 |                                                                                                                         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dc/image/min_value_0                                                                                            | reset_IBUF                                                                                                              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | dc/image/kernel_conv/E[0]                                                                                       | dc/image/next_min_value[31]_i_1_n_0                                                                                     |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | mmio/kernelInstance1/secondInt                                                                                  |                                                                                                                         |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 |                                                                                                                         |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | mmio/kernelInstance1/firstInt                                                                                   |                                                                                                                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | uart_writer/uart_r/IF_circ/E[0]                                                                                 | reset_IBUF                                                                                                              |               13 |             36 |         2.77 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady              |                                                                                                                         |               15 |             47 |         3.13 |
|  clk_IBUF_BUFG | cpu/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                      | cpu/inst/rst_0/U0/peripheral_reset[0]                                                                                   |               20 |             52 |         2.60 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |               32 |             90 |         2.81 |
|  clk_IBUF_BUFG | cpu/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                         |                                                                                                                         |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                 |                                                                                                                         |               45 |            152 |         3.38 |
|  clk_IBUF_BUFG |                                                                                                                 | reset_IBUF                                                                                                              |              138 |            487 |         3.53 |
+----------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


