0.6
2017.2
Jun 15 2017
18:52:51
D:/XLINIX Projects/GP/CSE320-Project-Files/source files/scaledclock.sv,1511977256,systemVerilog,,,,scaledclock,,xil_defaultlib,,,,,,
D:/XLINIX Projects/GP/CSE320-Project-Files/source files/timer_tb.sv,1511977484,systemVerilog,,,,timer_tb,,xil_defaultlib,,,,,,
D:/XLINIX Projects/GP/CSE320-Project-Files/teamproject/teamproject.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
