// Seed: 465361645
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2 = 1;
  type_4 id_3 (
      .id_0(id_2),
      .id_1(1),
      .id_2(id_2),
      .id_3(1'b0),
      .id_4()
  );
endmodule
