$date
	Wed Mar 13 14:28:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Mux_TestBench $end
$var wire 1 ! y $end
$var reg 4 " data [3:0] $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module mux $end
$var wire 4 % data [3:0] $end
$var wire 1 & not_s0 $end
$var wire 1 ' not_s1 $end
$var wire 1 # s0 $end
$var wire 1 $ s1 $end
$var wire 1 ! y $end
$var wire 4 ( data_out [3:0] $end
$scope module gate1 $end
$var wire 3 ) a [2:0] $end
$var wire 1 * w1 $end
$var wire 1 + y $end
$upscope $end
$scope module gate2 $end
$var wire 3 , a [2:0] $end
$var wire 1 - w1 $end
$var wire 1 . y $end
$upscope $end
$scope module gate3 $end
$var wire 3 / a [2:0] $end
$var wire 1 0 w1 $end
$var wire 1 1 y $end
$upscope $end
$scope module gate4 $end
$var wire 3 2 a [2:0] $end
$var wire 1 3 w1 $end
$var wire 1 4 y $end
$upscope $end
$scope module gate5 $end
$var wire 4 5 a [3:0] $end
$var wire 1 6 w1 $end
$var wire 1 7 w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
17
06
b1000 5
04
03
b0 2
01
00
b10 /
0.
0-
b100 ,
1+
1*
b111 )
b1 (
1'
1&
b1 %
0$
0#
b1 "
1!
$end
#10
b100 5
0+
b10 (
1.
0*
1-
b0 /
0&
b100 )
b111 ,
b10 2
1#
b10 "
b10 %
#20
16
07
b10 5
11
b100 (
0.
10
0-
1&
b10 )
0'
b0 ,
0#
b111 /
b100 2
1$
b100 "
b100 %
#30
b1 5
01
b1000 (
14
00
13
b0 )
0&
b100 /
b10 ,
b111 2
1#
b1000 "
b1000 %
#40
