

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Mon Jan 10 21:11:48 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.186 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+----------------+-----------------+-----------+-----------+--------------+----------+
        |                                                         |     Latency (cycles)     |    Iteration    |  Initiation Interval  |     Trip     |          |
        |                        Loop Name                        |   min   |       max      |     Latency     |  achieved |   target  |     Count    | Pipelined|
        +---------------------------------------------------------+---------+----------------+-----------------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_78_1                                        |        0|             255|                2|          1|          1|    0 ~ 255   |    yes   |
        |- VITIS_LOOP_82_2                                        |        ?|               ?|                2|          1|          1|             ?|    yes   |
        |- VITIS_LOOP_87_3                                        |        0|        16386867|    2 ~ 260109   |          -|          -|    0 ~ 63    |    no    |
        | + VITIS_LOOP_90_5                                       |        1|           65025|                2|          1|          1|   1 ~ 65025  |    yes   |
        | + VITIS_LOOP_90_5                                       |        1|           65025|                2|          1|          1|   1 ~ 65025  |    yes   |
        | + VITIS_LOOP_90_5                                       |        1|           65025|                2|          1|          1|   1 ~ 65025  |    yes   |
        | + VITIS_LOOP_90_5                                       |        1|           65025|                2|          1|          1|   1 ~ 65025  |    yes   |
        |- VITIS_LOOP_98_6_VITIS_LOOP_99_7                        |        0|  33637923752895| 22 ~ 8475163455 |          -|          -|   0 ~ 3969   |    no    |
        | + VITIS_LOOP_105_10                                     |       16|          260124|    4 ~ 65031    |          -|          -|             4|    no    |
        |  ++ VITIS_LOOP_106_11_VITIS_LOOP_107_12                 |        0|           65027|                4|          1|          1|   0 ~ 65025  |    yes   |
        | + VITIS_LOOP_117_13_VITIS_LOOP_119_14                   |        0|      8474903325|   25 ~ 130333   |          -|          -|   0 ~ 65025  |    no    |
        |  ++ VITIS_LOOP_143_17_VITIS_LOOP_144_18                 |        0|           65028|                5|          1|          1|   0 ~ 65025  |    yes   |
        |  ++ VITIS_LOOP_164_20                                   |       12|           65292|                8|          1|          1|   6 ~ 65286  |    yes   |
        |- VITIS_LOOP_308_26_VITIS_LOOP_309_27_VITIS_LOOP_310_28  |        2|        16386303|                5|          1|          1| 0 ~ 16386300 |    yes   |
        +---------------------------------------------------------+---------+----------------+-----------------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 4
  * Pipeline-7: initiation interval (II) = 1, depth = 5
  * Pipeline-8: initiation interval (II) = 1, depth = 8
  * Pipeline-9: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 10
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
  Pipeline-2 : II = 1, D = 2, States = { 16 17 }
  Pipeline-3 : II = 1, D = 2, States = { 19 20 }
  Pipeline-4 : II = 1, D = 2, States = { 22 23 }
  Pipeline-5 : II = 1, D = 2, States = { 25 26 }
  Pipeline-6 : II = 1, D = 4, States = { 31 32 33 34 }
  Pipeline-7 : II = 1, D = 5, States = { 48 49 50 51 52 }
  Pipeline-8 : II = 1, D = 8, States = { 54 55 56 57 58 59 60 61 }
  Pipeline-9 : II = 1, D = 5, States = { 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 27 16 28 
16 --> 18 17 
17 --> 16 
18 --> 19 
19 --> 21 20 
20 --> 19 
21 --> 22 
22 --> 24 23 
23 --> 22 
24 --> 25 
25 --> 27 26 
26 --> 25 
27 --> 15 
28 --> 63 29 
29 --> 30 36 
30 --> 31 
31 --> 35 32 
32 --> 33 
33 --> 34 
34 --> 31 
35 --> 29 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 28 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 53 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 48 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 62 59 
59 --> 60 
60 --> 61 
61 --> 54 
62 --> 39 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 71 69 
69 --> 70 
70 --> 66 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bias_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 72 'alloca' 'bias_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 73 'alloca' 'bias_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bias_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 74 'alloca' 'bias_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bias_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 75 'alloca' 'bias_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 76 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 77 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 78 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 79 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21]   --->   Operation 80 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21]   --->   Operation 81 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21]   --->   Operation 82 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21]   --->   Operation 83 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_l1_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 84 'alloca' 'data_l1_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_l1_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 85 'alloca' 'data_l1_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_l1_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 86 'alloca' 'data_l1_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_l1_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 87 'alloca' 'data_l1_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27]   --->   Operation 88 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27]   --->   Operation 89 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27]   --->   Operation 90 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27]   --->   Operation 91 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 92 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 93 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 94 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 95 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 96 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 97 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 98 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 99 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 100 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 101 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 102 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 103 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 104 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 105 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 106 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:41]   --->   Operation 107 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 108 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%K = trunc i64 %bias_in_V_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 109 'trunc' 'K' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 110 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read"   --->   Operation 110 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%C = trunc i64 %bias_in_V_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 111 'trunc' 'C' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 112 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1"   --->   Operation 112 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%WH = trunc i64 %bias_in_V_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 113 'trunc' 'WH' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 114 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2"   --->   Operation 114 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%WH_in = trunc i64 %bias_in_V_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 115 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 116 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %K" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:56]   --->   Operation 125 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 126 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 127 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 128 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 129 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3"   --->   Operation 130 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%RS = trunc i64 %bias_in_V_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 131 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 132 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.60ns)   --->   "%br_ln78 = br void %bb970" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 133 'br' 'br_ln78' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%k = phi i8 %add_ln78, void %bb970.split63, i8, void %bb971" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 134 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.58ns)   --->   "%icmp_ln78 = icmp_eq  i8 %k, i8 %K" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 136 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln78 = add i8 %k, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 138 'add' 'add_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %bb970.split, void %._crit_edge337.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 139 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i8 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 140 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 141 'partselect' 'lshr_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.65ns)   --->   "%switch_ln80 = switch i2 %trunc_ln80, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 142 'switch' 'switch_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.65>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb970"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 144 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4"   --->   Operation 145 'read' 'bias_in_V_read_5' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read_5"   --->   Operation 146 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i6 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 147 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 148 'getelementptr' 'bias_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 149 'getelementptr' 'bias_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 150 'getelementptr' 'bias_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 151 'getelementptr' 'bias_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 152 'store' 'store_ln80' <Predicate = (trunc_ln80 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb970.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 153 'br' 'br_ln80' <Predicate = (trunc_ln80 == 2)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 154 'store' 'store_ln80' <Predicate = (trunc_ln80 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb970.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 155 'br' 'br_ln80' <Predicate = (trunc_ln80 == 1)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 156 'store' 'store_ln80' <Predicate = (trunc_ln80 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb970.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 157 'br' 'br_ln80' <Predicate = (trunc_ln80 == 0)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708, i9 %bias_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 158 'store' 'store_ln80' <Predicate = (trunc_ln80 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb970.split63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 159 'br' 'br_ln80' <Predicate = (trunc_ln80 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.08>
ST_8 : Operation 160 [1/1] (1.55ns)   --->   "%tmp = mul i16 %zext_ln59_1, i16 %zext_ln56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 160 'mul' 'tmp' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 161 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (1.55ns)   --->   "%tmp1 = mul i16 %zext_ln74, i16 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 162 'mul' 'tmp1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 163 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 164 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 0.53>
ST_9 : Operation 165 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 165 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 0.53>
ST_10 : Operation 166 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 166 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 0.60>
ST_11 : Operation 167 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 167 'mul' 'mul42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 168 [1/1] (0.60ns)   --->   "%br_ln82 = br void %bb969" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 168 'br' 'br_ln82' <Predicate = true> <Delay = 0.60>

State 12 <SV = 10> <Delay = 0.98>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln82, void %bb969.split78, i32, void %._crit_edge337.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 169 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.85ns)   --->   "%icmp_ln82 = icmp_eq  i32 %k_1, i32 %mul42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 171 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln82 = add i32 %k_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 172 'add' 'add_ln82' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %bb969.split, void %._crit_edge330.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 173 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 174 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 175 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.65ns)   --->   "%switch_ln84 = switch i2 %trunc_ln84, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 176 'switch' 'switch_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.65>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb969"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 178 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 179 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 180 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i9 %lshr_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 181 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 182 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 183 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 184 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 185 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (1.15ns)   --->   "%store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 186 'store' 'store_ln84' <Predicate = (trunc_ln84 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln84 = br void %bb969.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 187 'br' 'br_ln84' <Predicate = (trunc_ln84 == 2)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.15ns)   --->   "%store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 188 'store' 'store_ln84' <Predicate = (trunc_ln84 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln84 = br void %bb969.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 189 'br' 'br_ln84' <Predicate = (trunc_ln84 == 1)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (1.15ns)   --->   "%store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 190 'store' 'store_ln84' <Predicate = (trunc_ln84 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln84 = br void %bb969.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 191 'br' 'br_ln84' <Predicate = (trunc_ln84 == 0)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (1.15ns)   --->   "%store_ln84 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 192 'store' 'store_ln84' <Predicate = (trunc_ln84 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln84 = br void %bb969.split78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 193 'br' 'br_ln84' <Predicate = (trunc_ln84 == 3)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.22>
ST_14 : Operation 194 [1/1] (1.55ns)   --->   "%mul56 = mul i16 %zext_ln69, i16 %zext_ln69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 194 'mul' 'mul56' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.67ns)   --->   "%cmp57307 = icmp_eq  i16 %mul56, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 195 'icmp' 'cmp57307' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 196 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln3_cast40 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 197 'zext' 'trunc_ln3_cast40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%empty_38 = trunc i16 %mul56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69]   --->   Operation 198 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.60ns)   --->   "%br_ln87 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 199 'br' 'br_ln87' <Predicate = true> <Delay = 0.60>

State 15 <SV = 12> <Delay = 2.33>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%co = phi i6, void %._crit_edge330.loopexit, i6 %add_ln87, void %._crit_edge311.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 200 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.61ns)   --->   "%icmp_ln87 = icmp_eq  i6 %co, i6 %trunc_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 201 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 202 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.70ns)   --->   "%add_ln87 = add i6 %co, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 203 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split37, void %._crit_edge323.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 204 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 205 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%co_cast = zext i6 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 206 'zext' 'co_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %cmp57307, void %.lr.ph310, void %._crit_edge311.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 207 'br' 'br_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (1.70ns)   --->   "%mul_ln90 = mul i10 %co_cast, i10 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 208 'mul' 'mul_ln90' <Predicate = (!icmp_ln87 & !cmp57307)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.60ns)   --->   "%br_ln90 = br void %bb968" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 209 'br' 'br_ln90' <Predicate = (!icmp_ln87 & !cmp57307)> <Delay = 0.60>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%output_reg_3_2_1 = alloca i32"   --->   Operation 210 'alloca' 'output_reg_3_2_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%output_reg_3_1_1 = alloca i32"   --->   Operation 211 'alloca' 'output_reg_3_1_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%output_reg_3_0_1 = alloca i32"   --->   Operation 212 'alloca' 'output_reg_3_0_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%output_reg_2_2_1 = alloca i32"   --->   Operation 213 'alloca' 'output_reg_2_2_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%output_reg_2_1_1 = alloca i32"   --->   Operation 214 'alloca' 'output_reg_2_1_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%output_reg_2_0_1 = alloca i32"   --->   Operation 215 'alloca' 'output_reg_2_0_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%output_reg_1_2_1 = alloca i32"   --->   Operation 216 'alloca' 'output_reg_1_2_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%output_reg_1_1_1 = alloca i32"   --->   Operation 217 'alloca' 'output_reg_1_1_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%output_reg_1_0_1 = alloca i32"   --->   Operation 218 'alloca' 'output_reg_1_0_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%output_reg_0_2_1 = alloca i32"   --->   Operation 219 'alloca' 'output_reg_0_2_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%output_reg_0_1_1 = alloca i32"   --->   Operation 220 'alloca' 'output_reg_0_1_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%output_reg_0_0_1 = alloca i32"   --->   Operation 221 'alloca' 'output_reg_0_0_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%arrayidx2234_promoted711 = alloca i32"   --->   Operation 222 'alloca' 'arrayidx2234_promoted711' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%arrayidx2234_1364_promoted718 = alloca i32"   --->   Operation 223 'alloca' 'arrayidx2234_1364_promoted718' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%arrayidx2234_2376_promoted725 = alloca i32"   --->   Operation 224 'alloca' 'arrayidx2234_2376_promoted725' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%arrayidx2234_3388_promoted732 = alloca i32"   --->   Operation 225 'alloca' 'arrayidx2234_3388_promoted732' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%arrayidx2234_1_promoted739 = alloca i32"   --->   Operation 226 'alloca' 'arrayidx2234_1_promoted739' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%arrayidx2234_1_1_promoted746 = alloca i32"   --->   Operation 227 'alloca' 'arrayidx2234_1_1_promoted746' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%arrayidx2234_1_2_promoted753 = alloca i32"   --->   Operation 228 'alloca' 'arrayidx2234_1_2_promoted753' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%arrayidx2234_1_3_promoted760 = alloca i32"   --->   Operation 229 'alloca' 'arrayidx2234_1_3_promoted760' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%arrayidx2234_2_promoted767 = alloca i32"   --->   Operation 230 'alloca' 'arrayidx2234_2_promoted767' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%arrayidx2234_2_1_promoted774 = alloca i32"   --->   Operation 231 'alloca' 'arrayidx2234_2_1_promoted774' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%arrayidx2234_2_2_promoted781 = alloca i32"   --->   Operation 232 'alloca' 'arrayidx2234_2_2_promoted781' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%arrayidx2234_2_3_promoted788 = alloca i32"   --->   Operation 233 'alloca' 'arrayidx2234_2_3_promoted788' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (1.55ns)   --->   "%mul163 = mul i16 %zext_ln62, i16 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 234 'mul' 'mul163' <Predicate = (icmp_ln87)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%mul163_cast53 = zext i16 %mul163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 235 'zext' 'mul163_cast53' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.70ns)   --->   "%tmp2 = add i9, i9 %zext_ln59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 236 'add' 'tmp2' <Predicate = (icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 237 'zext' 'tmp2_cast' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.78ns)   --->   "%input_rows = add i16 %tmp2_cast, i16 %mul163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 238 'add' 'input_rows' <Predicate = (icmp_ln87)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln4_cast18 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 239 'zext' 'trunc_ln4_cast18' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%div73_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read, i32, i32"   --->   Operation 240 'partselect' 'div73_cast' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%C_cast = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59]   --->   Operation 241 'zext' 'C_cast' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%WH_cast = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 242 'zext' 'WH_cast' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%empty_42 = trunc i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 243 'trunc' 'empty_42' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%cast76 = zext i6 %div73_cast"   --->   Operation 244 'zext' 'cast76' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%cast77 = zext i6 %trunc_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 245 'zext' 'cast77' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (1.23ns)   --->   "%bound78 = mul i12 %cast77, i12 %cast76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:87]   --->   Operation 246 'mul' 'bound78' <Predicate = (icmp_ln87)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%empty_43 = trunc i16 %mul163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 247 'trunc' 'empty_43' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.60ns)   --->   "%br_ln98 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 248 'br' 'br_ln98' <Predicate = (icmp_ln87)> <Delay = 0.60>

State 16 <SV = 13> <Delay = 0.78>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%wh = phi i16 %add_ln90, void %bb968.split, i16, void %.lr.ph310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 249 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 250 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.67ns)   --->   "%icmp_ln90 = icmp_eq  i16 %wh, i16 %mul56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 251 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 252 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.78ns)   --->   "%add_ln90 = add i16 %wh, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 253 'add' 'add_ln90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %bb968.split, void %bb967.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 254 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%empty_41 = trunc i16 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 255 'trunc' 'empty_41' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 2.75>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 256 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 257 'read' 'data_in_V_read' <Predicate = (!icmp_ln90)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 258 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.72ns)   --->   "%add_ln93 = add i10 %empty_41, i10 %mul_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 259 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %add_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 260 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 261 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (1.15ns)   --->   "%store_ln93 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 262 'store' 'store_ln93' <Predicate = (!icmp_ln90)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb968"   --->   Operation 263 'br' 'br_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 0.60>
ST_18 : Operation 264 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb967"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 19 <SV = 15> <Delay = 0.78>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%wh_1 = phi i16 %add_ln90_1, void %bb967.split, i16, void %bb967.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 265 'phi' 'wh_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 266 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.67ns)   --->   "%icmp_ln90_1 = icmp_eq  i16 %wh_1, i16 %mul56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 267 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 268 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.78ns)   --->   "%add_ln90_1 = add i16 %wh_1, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 269 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_1, void %bb967.split, void %bb966.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 270 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%empty_60 = trunc i16 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 271 'trunc' 'empty_60' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 2.75>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 272 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (1.59ns)   --->   "%data_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 273 'read' 'data_in_V_read_1' <Predicate = (!icmp_ln90_1)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = trunc i64 %data_in_V_read_1"   --->   Operation 274 'trunc' 'trunc_ln708_3' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.72ns)   --->   "%add_ln93_1 = add i10 %empty_60, i10 %mul_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 275 'add' 'add_ln93_1' <Predicate = (!icmp_ln90_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i10 %add_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 276 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln93_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 277 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (1.15ns)   --->   "%store_ln93 = store i8 %trunc_ln708_3, i10 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 278 'store' 'store_ln93' <Predicate = (!icmp_ln90_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb967"   --->   Operation 279 'br' 'br_ln0' <Predicate = (!icmp_ln90_1)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 0.60>
ST_21 : Operation 280 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb966"   --->   Operation 280 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 22 <SV = 17> <Delay = 0.78>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%wh_2 = phi i16 %add_ln90_2, void %bb966.split, i16, void %bb966.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 281 'phi' 'wh_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 282 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.67ns)   --->   "%icmp_ln90_2 = icmp_eq  i16 %wh_2, i16 %mul56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 283 'icmp' 'icmp_ln90_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 284 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.78ns)   --->   "%add_ln90_2 = add i16 %wh_2, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 285 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_2, void %bb966.split, void %bb965.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 286 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%empty_62 = trunc i16 %wh_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 287 'trunc' 'empty_62' <Predicate = (!icmp_ln90_2)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 2.75>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 288 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90_2)> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (1.59ns)   --->   "%data_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 289 'read' 'data_in_V_read_2' <Predicate = (!icmp_ln90_2)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = trunc i64 %data_in_V_read_2"   --->   Operation 290 'trunc' 'trunc_ln708_4' <Predicate = (!icmp_ln90_2)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.72ns)   --->   "%add_ln93_2 = add i10 %empty_62, i10 %mul_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 291 'add' 'add_ln93_2' <Predicate = (!icmp_ln90_2)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i10 %add_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 292 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln90_2)> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln93_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 293 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln90_2)> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (1.15ns)   --->   "%store_ln93 = store i8 %trunc_ln708_4, i10 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 294 'store' 'store_ln93' <Predicate = (!icmp_ln90_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb966"   --->   Operation 295 'br' 'br_ln0' <Predicate = (!icmp_ln90_2)> <Delay = 0.00>

State 24 <SV = 18> <Delay = 0.60>
ST_24 : Operation 296 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb965"   --->   Operation 296 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 25 <SV = 19> <Delay = 0.79>
ST_25 : Operation 297 [1/1] (0.00ns)   --->   "%wh_4 = phi i16 %add_ln90_3, void %bb965.split, i16, void %bb965.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 297 'phi' 'wh_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.67ns)   --->   "%icmp_ln90_3 = icmp_eq  i16 %wh_4, i16 %mul56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 299 'icmp' 'icmp_ln90_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 300 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (0.78ns)   --->   "%add_ln90_3 = add i16 %wh_4, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 301 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90_3, void %bb965.split, void %._crit_edge311.3.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 302 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%empty_64 = trunc i16 %wh_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 303 'trunc' 'empty_64' <Predicate = (!icmp_ln90_3)> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.72ns)   --->   "%add_ln93_3 = add i10 %empty_64, i10 %mul_ln90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 304 'add' 'add_ln93_3' <Predicate = (!icmp_ln90_3)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 2.75>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 305 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90_3)> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (1.59ns)   --->   "%data_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 306 'read' 'data_in_V_read_3' <Predicate = (!icmp_ln90_3)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = trunc i64 %data_in_V_read_3"   --->   Operation 307 'trunc' 'trunc_ln708_5' <Predicate = (!icmp_ln90_3)> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i10 %add_ln93_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 308 'zext' 'zext_ln93_3' <Predicate = (!icmp_ln90_3)> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln93_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 309 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln90_3)> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (1.15ns)   --->   "%store_ln93 = store i8 %trunc_ln708_5, i10 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 310 'store' 'store_ln93' <Predicate = (!icmp_ln90_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb965"   --->   Operation 311 'br' 'br_ln0' <Predicate = (!icmp_ln90_3)> <Delay = 0.00>

State 27 <SV = 20> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge311.3"   --->   Operation 312 'br' 'br_ln0' <Predicate = (!cmp57307)> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 313 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 13> <Delay = 2.54>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%indvar_flatten104 = phi i12, void %._crit_edge323.loopexit, i12 %add_ln98, void %._crit_edge294.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 314 'phi' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%ko = phi i6, void %._crit_edge323.loopexit, i6 %select_ln98_1, void %._crit_edge294.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 315 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%co_1 = phi i6, void %._crit_edge323.loopexit, i6 %add_ln99, void %._crit_edge294.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:99]   --->   Operation 316 'phi' 'co_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.62ns)   --->   "%icmp_ln98 = icmp_eq  i12 %indvar_flatten104, i12 %bound78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 317 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [1/1] (0.74ns)   --->   "%add_ln98 = add i12 %indvar_flatten104, i12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 318 'add' 'add_ln98' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %._crit_edge301.loopexit, void %._crit_edge306.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 319 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_6_VITIS_LOOP_99_7_str"   --->   Operation 320 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 321 'speclooptripcount' 'empty_55' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.61ns)   --->   "%icmp_ln99 = icmp_eq  i6 %co_1, i6 %trunc_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:99]   --->   Operation 322 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 323 [1/1] (0.29ns)   --->   "%select_ln98 = select i1 %icmp_ln99, i6, i6 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 323 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 324 [1/1] (0.70ns)   --->   "%add_ln98_1 = add i6 %ko, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 324 'add' 'add_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 325 [1/1] (0.29ns)   --->   "%select_ln98_1 = select i1 %icmp_ln99, i6 %add_ln98_1, i6 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 325 'select' 'select_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln98_1, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 326 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %select_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 327 'zext' 'zext_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (1.46ns)   --->   "%mul_ln98 = mul i9 %empty_43, i9 %zext_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 328 'mul' 'mul_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i8 %p_mid" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 329 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (1.55ns)   --->   "%mul_ln98_1 = mul i11 %C_cast, i11 %zext_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 330 'mul' 'mul_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%or_ln98 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 331 'or' 'or_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i8 %or_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 332 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 333 [1/1] (1.55ns)   --->   "%mul_ln98_2 = mul i11 %C_cast, i11 %zext_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 333 'mul' 'mul_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln98_1 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 334 'or' 'or_ln98_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i8 %or_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 335 'zext' 'zext_ln98_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 336 [1/1] (1.55ns)   --->   "%mul_ln98_3 = mul i11 %C_cast, i11 %zext_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 336 'mul' 'mul_ln98_3' <Predicate = (!icmp_ln98)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln98_2 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 337 'or' 'or_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln98_4 = zext i8 %or_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 338 'zext' 'zext_ln98_4' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (1.55ns)   --->   "%mul_ln98_4 = mul i11 %C_cast, i11 %zext_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 339 'mul' 'mul_ln98_4' <Predicate = (!icmp_ln98)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:99]   --->   Operation 340 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln98, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 341 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %tmp_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 342 'zext' 'p_cast12' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 343 [1/1] (0.00ns)   --->   "%empty_56 = or i8 %tmp_18, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 343 'or' 'empty_56' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %empty_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 344 'zext' 'zext_ln105' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 345 [1/1] (0.60ns)   --->   "%br_ln105 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 345 'br' 'br_ln105' <Predicate = (!icmp_ln98)> <Delay = 0.60>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %mul163, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 346 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%div73_cast_cast = zext i6 %div73_cast"   --->   Operation 347 'zext' 'div73_cast_cast' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 348 'zext' 'tmp_21_cast' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_28 : Operation 349 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 349 'mul' 'bound116' <Predicate = (icmp_ln98)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 14> <Delay = 1.86>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%ki_1 = phi i3 %add_ln105, void %._crit_edge258.loopexit, i3, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 350 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.49ns)   --->   "%icmp_ln105 = icmp_eq  i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 351 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 352 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.57ns)   --->   "%add_ln105 = add i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 353 'add' 'add_ln105' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split18, void %.lr.ph293" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 354 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 355 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 356 [1/1] (0.00ns)   --->   "%empty_45 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 356 'trunc' 'empty_45' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 357 [1/1] (0.70ns)   --->   "%empty_46 = add i8 %p_mid, i8 %zext_ln105_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 357 'add' 'empty_46' <Predicate = (!icmp_ln105)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [1/1] (0.00ns)   --->   "%newIndex = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_46, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 358 'partselect' 'newIndex' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%newIndex66_cast = zext i6 %newIndex" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 359 'zext' 'newIndex66_cast' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 360 'getelementptr' 'bias_l2_0_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 361 [2/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 361 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_29 : Operation 362 [1/1] (0.00ns)   --->   "%bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 362 'getelementptr' 'bias_l2_1_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 363 [2/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 363 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 364 'getelementptr' 'bias_l2_2_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 365 [2/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 365 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "%bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 366 'getelementptr' 'bias_l2_3_addr_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 367 [2/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 367 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln105)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_29 : Operation 368 [1/1] (0.00ns)   --->   "%empty_48 = or i8 %tmp_18, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 368 'or' 'empty_48' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 369 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 369 'zext' 'p_cast15' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (0.00ns)   --->   "%empty_49 = or i8 %tmp_18, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 370 'or' 'empty_49' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 371 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 371 'zext' 'p_cast13' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_29 : Operation 372 [1/1] (0.73ns)   --->   "%mul113_2260 = add i11 %p_cast12, i11 %mul_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 372 'add' 'mul113_2260' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 373 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_cast = mul i11 %mul113_2260, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 373 'mul' 'add117_2_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 374 [1/1] (0.73ns)   --->   "%mul113_1262 = add i11 %p_cast12, i11 %mul_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 374 'add' 'mul113_1262' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 375 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_cast = mul i11 %mul113_1262, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 375 'mul' 'add117_1_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 376 [1/1] (0.73ns)   --->   "%mul113_3264 = add i11 %p_cast12, i11 %mul_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 376 'add' 'mul113_3264' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_cast = mul i11 %mul113_3264, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 377 'mul' 'add117_3_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 378 [1/1] (0.73ns)   --->   "%mul113_1266 = add i11 %p_cast13, i11 %mul_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 378 'add' 'mul113_1266' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 379 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 379 'mul' 'add117_1_2_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 380 [1/1] (0.73ns)   --->   "%mul113_2268 = add i11 %p_cast13, i11 %mul_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 380 'add' 'mul113_2268' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 381 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 381 'mul' 'add117_2_2_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 382 [1/1] (0.73ns)   --->   "%mul113_3270 = add i11 %p_cast13, i11 %mul_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 382 'add' 'mul113_3270' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 383 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 383 'mul' 'add117_3_2_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 384 [1/1] (0.73ns)   --->   "%mul113272 = add i11 %p_cast12, i11 %mul_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 384 'add' 'mul113272' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 385 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_cast = mul i11 %mul113272, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 385 'mul' 'add117_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 386 [1/1] (0.73ns)   --->   "%mul113274 = add i11 %p_cast15, i11 %mul_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 386 'add' 'mul113274' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 387 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_1342_cast = mul i11 %mul113274, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 387 'mul' 'add117_1342_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 388 [1/1] (0.73ns)   --->   "%mul113276 = add i11 %p_cast13, i11 %mul_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 388 'add' 'mul113276' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 389 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_2350_cast = mul i11 %mul113276, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 389 'mul' 'add117_2350_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 390 [1/1] (0.73ns)   --->   "%mul113278 = add i11 %zext_ln105, i11 %mul_ln98_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 390 'add' 'mul113278' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_3358_cast = mul i11 %mul113278, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 391 'mul' 'add117_3358_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 392 [1/1] (0.73ns)   --->   "%mul113_1280 = add i11 %p_cast15, i11 %mul_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 392 'add' 'mul113_1280' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 393 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 393 'mul' 'add117_1_1_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 394 [1/1] (0.73ns)   --->   "%mul113_1282 = add i11 %zext_ln105, i11 %mul_ln98_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 394 'add' 'mul113_1282' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 395 'mul' 'add117_1_3_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 396 [1/1] (0.73ns)   --->   "%mul113_2284 = add i11 %p_cast15, i11 %mul_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 396 'add' 'mul113_2284' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 397 'mul' 'add117_2_1_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 398 [1/1] (0.73ns)   --->   "%mul113_2286 = add i11 %zext_ln105, i11 %mul_ln98_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 398 'add' 'mul113_2286' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 399 'mul' 'add117_2_3_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 400 [1/1] (0.73ns)   --->   "%mul113_3288 = add i11 %p_cast15, i11 %mul_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 400 'add' 'mul113_3288' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 401 'mul' 'add117_3_1_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 402 [1/1] (0.73ns)   --->   "%mul113_3290 = add i11 %zext_ln105, i11 %mul_ln98_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 402 'add' 'mul113_3290' <Predicate = (icmp_ln105)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [4/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 403 'mul' 'add117_3_3_cast' <Predicate = (icmp_ln105)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 15> <Delay = 1.55>
ST_30 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 404 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 405 [1/1] (0.00ns)   --->   "%arrayNo65 = zext i2 %empty_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 405 'zext' 'arrayNo65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 406 [1/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 406 'load' 'bias_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_30 : Operation 407 [1/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 407 'load' 'bias_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_30 : Operation 408 [1/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 408 'load' 'bias_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_30 : Operation 409 [1/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 409 'load' 'bias_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_30 : Operation 410 [1/1] (0.39ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 410 'mux' 'tmp_1' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "%conv88 = sext i8 %tmp_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 411 'sext' 'conv88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 412 [1/1] (0.60ns)   --->   "%br_ln106 = br void %bb964" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 412 'br' 'br_ln106' <Predicate = true> <Delay = 0.60>

State 31 <SV = 16> <Delay = 2.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16, void %.split18, i16 %add_ln106, void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 413 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (0.00ns)   --->   "%hi = phi i8, void %.split18, i8 %select_ln106_1, void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 414 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%wi = phi i8, void %.split18, i8 %add_ln107, void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:107]   --->   Operation 415 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 416 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 417 [1/1] (0.67ns)   --->   "%icmp_ln106 = icmp_eq  i16 %indvar_flatten, i16 %mul163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 417 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 418 [1/1] (0.78ns)   --->   "%add_ln106 = add i16 %indvar_flatten, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 418 'add' 'add_ln106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %._crit_edge253, void %._crit_edge258.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 419 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (0.58ns)   --->   "%icmp_ln107 = icmp_eq  i8 %wi, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:107]   --->   Operation 420 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [1/1] (0.30ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i8, i8 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 421 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 422 [1/1] (0.70ns)   --->   "%add_ln106_1 = add i8 %hi, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 422 'add' 'add_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 423 [1/1] (0.30ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i8 %add_ln106_1, i8 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 423 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i8 %select_ln106_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 424 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_31 : Operation 425 [3/3] (0.99ns) (grouped into DSP with root node add_ln111)   --->   "%mul_ln106 = mul i9 %zext_ln106, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 425 'mul' 'mul_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 426 [1/1] (0.65ns)   --->   "%switch_ln111 = switch i2 %empty_45, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 426 'switch' 'switch_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.65>
ST_31 : Operation 427 [1/1] (0.70ns)   --->   "%add_ln107 = add i8 %select_ln106, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:107]   --->   Operation 427 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb964"   --->   Operation 428 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 32 <SV = 17> <Delay = 0.99>
ST_32 : Operation 429 [2/3] (0.99ns) (grouped into DSP with root node add_ln111)   --->   "%mul_ln106 = mul i9 %zext_ln106, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 429 'mul' 'mul_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 18> <Delay = 1.36>
ST_33 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node add_ln111)   --->   "%mul_ln106 = mul i9 %zext_ln106, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 430 'mul' 'mul_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%wi_cast = zext i8 %select_ln106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106]   --->   Operation 431 'zext' 'wi_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_33 : Operation 432 [1/1] (0.71ns)   --->   "%add_ln111_1 = add i9 %wi_cast, i9 %mul_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 432 'add' 'add_ln111_1' <Predicate = (!icmp_ln106)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln111 = add i9 %add_ln111_1, i9 %mul_ln106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 433 'add' 'add_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 19> <Delay = 1.80>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_11_VITIS_LOOP_107_12_str"   --->   Operation 434 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 435 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 436 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:107]   --->   Operation 437 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 438 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln111 = add i9 %add_ln111_1, i9 %mul_ln106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 438 'add' 'add_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i9 %add_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 439 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 440 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 440 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 441 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 442 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 443 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 443 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_34 : Operation 444 [1/1] (1.15ns)   --->   "%store_ln111 = store i32 %conv88, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 444 'store' 'store_ln111' <Predicate = (empty_45 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln111 = br void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 445 'br' 'br_ln111' <Predicate = (empty_45 == 2)> <Delay = 0.00>
ST_34 : Operation 446 [1/1] (1.15ns)   --->   "%store_ln111 = store i32 %conv88, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 446 'store' 'store_ln111' <Predicate = (empty_45 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln111 = br void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 447 'br' 'br_ln111' <Predicate = (empty_45 == 1)> <Delay = 0.00>
ST_34 : Operation 448 [1/1] (1.15ns)   --->   "%store_ln111 = store i32 %conv88, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 448 'store' 'store_ln111' <Predicate = (empty_45 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln111 = br void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 449 'br' 'br_ln111' <Predicate = (empty_45 == 0)> <Delay = 0.00>
ST_34 : Operation 450 [1/1] (1.15ns)   --->   "%store_ln111 = store i32 %conv88, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 450 'store' 'store_ln111' <Predicate = (empty_45 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln111 = br void %bb964.split319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111]   --->   Operation 451 'br' 'br_ln111' <Predicate = (empty_45 == 3)> <Delay = 0.00>

State 35 <SV = 17> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 452 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 36 <SV = 15> <Delay = 0.53>
ST_36 : Operation 453 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_cast = mul i11 %mul113_2260, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 453 'mul' 'add117_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 454 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_cast = mul i11 %mul113_1262, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 454 'mul' 'add117_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 455 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_cast = mul i11 %mul113_3264, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 455 'mul' 'add117_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 456 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 456 'mul' 'add117_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 457 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 457 'mul' 'add117_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 458 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 458 'mul' 'add117_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 459 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_cast = mul i11 %mul113272, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 459 'mul' 'add117_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 460 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_1342_cast = mul i11 %mul113274, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 460 'mul' 'add117_1342_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 461 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_2350_cast = mul i11 %mul113276, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 461 'mul' 'add117_2350_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 462 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_3358_cast = mul i11 %mul113278, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 462 'mul' 'add117_3358_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 463 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 463 'mul' 'add117_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 464 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 464 'mul' 'add117_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 465 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 465 'mul' 'add117_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 466 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 466 'mul' 'add117_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 467 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 467 'mul' 'add117_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 468 [3/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 468 'mul' 'add117_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 16> <Delay = 0.53>
ST_37 : Operation 469 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_cast = mul i11 %mul113_2260, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 469 'mul' 'add117_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 470 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_cast = mul i11 %mul113_1262, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 470 'mul' 'add117_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 471 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_cast = mul i11 %mul113_3264, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 471 'mul' 'add117_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 472 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 472 'mul' 'add117_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 473 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 473 'mul' 'add117_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 474 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 474 'mul' 'add117_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 475 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_cast = mul i11 %mul113272, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 475 'mul' 'add117_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 476 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_1342_cast = mul i11 %mul113274, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 476 'mul' 'add117_1342_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 477 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_2350_cast = mul i11 %mul113276, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 477 'mul' 'add117_2350_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 478 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_3358_cast = mul i11 %mul113278, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 478 'mul' 'add117_3358_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 479 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 479 'mul' 'add117_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 480 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 480 'mul' 'add117_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 481 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 481 'mul' 'add117_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 482 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 482 'mul' 'add117_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 483 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 483 'mul' 'add117_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 484 [2/4] (0.53ns) (root node of the DSP)   --->   "%add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 484 'mul' 'add117_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 17> <Delay = 1.70>
ST_38 : Operation 485 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_2_cast = mul i11 %mul113_2260, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 485 'mul' 'add117_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 486 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_1_cast = mul i11 %mul113_1262, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 486 'mul' 'add117_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 487 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_3_cast = mul i11 %mul113_3264, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 487 'mul' 'add117_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 488 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_1_2_cast = mul i11 %mul113_1266, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 488 'mul' 'add117_1_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 489 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_2_2_cast = mul i11 %mul113_2268, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 489 'mul' 'add117_2_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 490 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_3_2_cast = mul i11 %mul113_3270, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 490 'mul' 'add117_3_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 491 [1/1] (0.00ns)   --->   "%select_ln98_cast = zext i6 %select_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 491 'zext' 'select_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 492 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_cast = mul i11 %mul113272, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 492 'mul' 'add117_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 493 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_1342_cast = mul i11 %mul113274, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 493 'mul' 'add117_1342_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 494 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_2350_cast = mul i11 %mul113276, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 494 'mul' 'add117_2350_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 495 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_3358_cast = mul i11 %mul113278, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 495 'mul' 'add117_3358_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 496 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_1_1_cast = mul i11 %mul113_1280, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 496 'mul' 'add117_1_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 497 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_1_3_cast = mul i11 %mul113_1282, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 497 'mul' 'add117_1_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 498 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_2_1_cast = mul i11 %mul113_2284, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 498 'mul' 'add117_2_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 499 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_2_3_cast = mul i11 %mul113_2286, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 499 'mul' 'add117_2_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 500 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_3_1_cast = mul i11 %mul113_3288, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98]   --->   Operation 500 'mul' 'add117_3_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 501 [1/4] (0.00ns) (root node of the DSP)   --->   "%add117_3_3_cast = mul i11 %mul113_3290, i11 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105]   --->   Operation 501 'mul' 'add117_3_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 502 [1/1] (1.70ns)   --->   "%mul_ln117 = mul i10 %select_ln98_cast, i10 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 502 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 503 [1/1] (0.60ns)   --->   "%br_ln117 = br void %bb963" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 503 'br' 'br_ln117' <Predicate = true> <Delay = 0.60>

State 39 <SV = 18> <Delay = 5.18>
ST_39 : Operation 504 [1/1] (0.00ns)   --->   "%indvar_flatten73 = phi i16, void %.lr.ph293, i16 %add_ln117, void %._crit_edge282.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 504 'phi' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 505 [1/1] (0.00ns)   --->   "%r = phi i8, void %.lr.ph293, i8 %select_ln117_1, void %._crit_edge282.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 505 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 506 [1/1] (0.00ns)   --->   "%s = phi i8, void %.lr.ph293, i8 %add_ln119, void %._crit_edge282.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119]   --->   Operation 506 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 507 [1/1] (0.67ns)   --->   "%icmp_ln117 = icmp_eq  i16 %indvar_flatten73, i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 507 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 508 [1/1] (0.78ns)   --->   "%add_ln117 = add i16 %indvar_flatten73, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 508 'add' 'add_ln117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %._crit_edge287.loopexit, void %._crit_edge294.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 509 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 510 [1/1] (0.58ns)   --->   "%icmp_ln119 = icmp_eq  i8 %s, i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119]   --->   Operation 510 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 511 [1/1] (0.30ns)   --->   "%select_ln117 = select i1 %icmp_ln119, i8, i8 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 511 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 512 [1/1] (0.70ns)   --->   "%add_ln117_17 = add i8, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 512 'add' 'add_ln117_17' <Predicate = (!icmp_ln117)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 513 [1/1] (0.30ns)   --->   "%select_ln117_1 = select i1 %icmp_ln119, i8 %add_ln117_17, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 513 'select' 'select_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i8 %select_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 514 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 515 [1/1] (1.55ns)   --->   "%mul_ln117_1 = mul i11 %zext_ln117_1, i11 %trunc_ln4_cast18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 515 'mul' 'mul_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 516 [1/1] (0.73ns)   --->   "%add_ln117_1 = add i11 %mul_ln117_1, i11 %add117_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 516 'add' 'add_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i11 %add_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 517 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 518 [1/1] (0.73ns)   --->   "%add_ln117_2 = add i11 %mul_ln117_1, i11 %add117_1342_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 518 'add' 'add_ln117_2' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = trunc i11 %add_ln117_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 519 'trunc' 'trunc_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 520 [1/1] (0.73ns)   --->   "%add_ln117_3 = add i11 %mul_ln117_1, i11 %add117_2350_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 520 'add' 'add_ln117_3' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i11 %add_ln117_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 521 'trunc' 'trunc_ln117_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 522 [1/1] (0.73ns)   --->   "%add_ln117_4 = add i11 %mul_ln117_1, i11 %add117_3358_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 522 'add' 'add_ln117_4' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln117_3 = trunc i11 %add_ln117_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 523 'trunc' 'trunc_ln117_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 524 [1/1] (0.73ns)   --->   "%add_ln117_5 = add i11 %mul_ln117_1, i11 %add117_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 524 'add' 'add_ln117_5' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln117_4 = trunc i11 %add_ln117_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 525 'trunc' 'trunc_ln117_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 526 [1/1] (0.73ns)   --->   "%add_ln117_6 = add i11 %mul_ln117_1, i11 %add117_1_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 526 'add' 'add_ln117_6' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i11 %add_ln117_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 527 'trunc' 'trunc_ln117_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 528 [1/1] (0.73ns)   --->   "%add_ln117_7 = add i11 %mul_ln117_1, i11 %add117_1_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 528 'add' 'add_ln117_7' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = trunc i11 %add_ln117_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 529 'trunc' 'trunc_ln117_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 530 [1/1] (0.73ns)   --->   "%add_ln117_8 = add i11 %mul_ln117_1, i11 %add117_1_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 530 'add' 'add_ln117_8' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln117_7 = trunc i11 %add_ln117_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 531 'trunc' 'trunc_ln117_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 532 [1/1] (0.73ns)   --->   "%add_ln117_9 = add i11 %mul_ln117_1, i11 %add117_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 532 'add' 'add_ln117_9' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln117_8 = trunc i11 %add_ln117_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 533 'trunc' 'trunc_ln117_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 534 [1/1] (0.73ns)   --->   "%add_ln117_10 = add i11 %mul_ln117_1, i11 %add117_2_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 534 'add' 'add_ln117_10' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln117_9 = trunc i11 %add_ln117_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 535 'trunc' 'trunc_ln117_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 536 [1/1] (0.73ns)   --->   "%add_ln117_11 = add i11 %mul_ln117_1, i11 %add117_2_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 536 'add' 'add_ln117_11' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln117_10 = trunc i11 %add_ln117_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 537 'trunc' 'trunc_ln117_10' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 538 [1/1] (0.73ns)   --->   "%add_ln117_12 = add i11 %mul_ln117_1, i11 %add117_2_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 538 'add' 'add_ln117_12' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln117_11 = trunc i11 %add_ln117_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 539 'trunc' 'trunc_ln117_11' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 540 [1/1] (0.73ns)   --->   "%add_ln117_13 = add i11 %mul_ln117_1, i11 %add117_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 540 'add' 'add_ln117_13' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln117_12 = trunc i11 %add_ln117_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 541 'trunc' 'trunc_ln117_12' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 542 [1/1] (0.73ns)   --->   "%add_ln117_14 = add i11 %mul_ln117_1, i11 %add117_3_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 542 'add' 'add_ln117_14' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln117_13 = trunc i11 %add_ln117_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 543 'trunc' 'trunc_ln117_13' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 544 [1/1] (0.73ns)   --->   "%add_ln117_15 = add i11 %mul_ln117_1, i11 %add117_3_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 544 'add' 'add_ln117_15' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln117_14 = trunc i11 %add_ln117_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 545 'trunc' 'trunc_ln117_14' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 546 [1/1] (0.73ns)   --->   "%add_ln117_16 = add i11 %mul_ln117_1, i11 %add117_3_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 546 'add' 'add_ln117_16' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln117_15 = trunc i11 %add_ln117_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 547 'trunc' 'trunc_ln117_15' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i8 %select_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119]   --->   Operation 548 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 549 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 550 [1/1] (0.73ns)   --->   "%add_ln134 = add i11 %zext_ln119_1, i11 %add_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 550 'add' 'add_ln134' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 551 [1/1] (0.43ns)   --->   "%add_ln133 = add i2 %trunc_ln117, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 551 'add' 'add_ln133' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 552 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 552 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln133_16 = zext i9 %lshr_ln2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 553 'zext' 'zext_ln133_16' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 554 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 554 'getelementptr' 'weight_l2_0_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 555 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 555 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 556 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 556 'getelementptr' 'weight_l2_1_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 557 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 557 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 558 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 558 'getelementptr' 'weight_l2_2_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 559 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 559 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 560 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 560 'getelementptr' 'weight_l2_3_addr_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 561 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 561 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 562 [1/1] (0.73ns)   --->   "%add_ln134_1 = add i11 %zext_ln119_1, i11 %add_ln117_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 562 'add' 'add_ln134_1' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 563 [1/1] (0.43ns)   --->   "%add_ln133_1 = add i2 %trunc_ln117_1, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 563 'add' 'add_ln133_1' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 564 [1/1] (0.00ns)   --->   "%lshr_ln133_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 564 'partselect' 'lshr_ln133_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln133_17 = zext i9 %lshr_ln133_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 565 'zext' 'zext_ln133_17' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 566 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 566 'getelementptr' 'weight_l2_0_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 567 [2/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 567 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 568 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 568 'getelementptr' 'weight_l2_1_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 569 [2/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 569 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 570 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 570 'getelementptr' 'weight_l2_2_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 571 [2/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 571 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 572 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 572 'getelementptr' 'weight_l2_3_addr_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 573 [2/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 573 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln117)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 574 [1/1] (0.73ns)   --->   "%add_ln134_2 = add i11 %zext_ln119_1, i11 %add_ln117_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 574 'add' 'add_ln134_2' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 575 [1/1] (0.43ns)   --->   "%add_ln133_2 = add i2 %trunc_ln117_2, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 575 'add' 'add_ln133_2' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 576 [1/1] (0.00ns)   --->   "%lshr_ln133_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 576 'partselect' 'lshr_ln133_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 577 [1/1] (0.73ns)   --->   "%add_ln134_3 = add i11 %zext_ln119_1, i11 %add_ln117_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 577 'add' 'add_ln134_3' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 578 [1/1] (0.43ns)   --->   "%add_ln133_3 = add i2 %trunc_ln117_3, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 578 'add' 'add_ln133_3' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 579 [1/1] (0.00ns)   --->   "%lshr_ln133_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 579 'partselect' 'lshr_ln133_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 580 [1/1] (0.73ns)   --->   "%add_ln134_4 = add i11 %zext_ln119_1, i11 %add_ln117_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 580 'add' 'add_ln134_4' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 581 [1/1] (0.43ns)   --->   "%add_ln133_4 = add i2 %trunc_ln117_4, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 581 'add' 'add_ln133_4' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 582 [1/1] (0.00ns)   --->   "%lshr_ln133_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 582 'partselect' 'lshr_ln133_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 583 [1/1] (0.73ns)   --->   "%add_ln134_5 = add i11 %zext_ln119_1, i11 %add_ln117_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 583 'add' 'add_ln134_5' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 584 [1/1] (0.43ns)   --->   "%add_ln133_5 = add i2 %trunc_ln117_5, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 584 'add' 'add_ln133_5' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 585 [1/1] (0.00ns)   --->   "%lshr_ln133_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 585 'partselect' 'lshr_ln133_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 586 [1/1] (0.73ns)   --->   "%add_ln134_6 = add i11 %zext_ln119_1, i11 %add_ln117_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 586 'add' 'add_ln134_6' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 587 [1/1] (0.43ns)   --->   "%add_ln133_6 = add i2 %trunc_ln117_6, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 587 'add' 'add_ln133_6' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 588 [1/1] (0.00ns)   --->   "%lshr_ln133_6 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 588 'partselect' 'lshr_ln133_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 589 [1/1] (0.73ns)   --->   "%add_ln134_7 = add i11 %zext_ln119_1, i11 %add_ln117_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 589 'add' 'add_ln134_7' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 590 [1/1] (0.43ns)   --->   "%add_ln133_7 = add i2 %trunc_ln117_7, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 590 'add' 'add_ln133_7' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 591 [1/1] (0.00ns)   --->   "%lshr_ln133_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 591 'partselect' 'lshr_ln133_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 592 [1/1] (0.73ns)   --->   "%add_ln134_8 = add i11 %zext_ln119_1, i11 %add_ln117_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 592 'add' 'add_ln134_8' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 593 [1/1] (0.43ns)   --->   "%add_ln133_8 = add i2 %trunc_ln117_8, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 593 'add' 'add_ln133_8' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 594 [1/1] (0.00ns)   --->   "%lshr_ln133_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 594 'partselect' 'lshr_ln133_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 595 [1/1] (0.73ns)   --->   "%add_ln134_9 = add i11 %zext_ln119_1, i11 %add_ln117_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 595 'add' 'add_ln134_9' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 596 [1/1] (0.43ns)   --->   "%add_ln133_9 = add i2 %trunc_ln117_9, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 596 'add' 'add_ln133_9' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 597 [1/1] (0.00ns)   --->   "%lshr_ln133_9 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 597 'partselect' 'lshr_ln133_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 598 [1/1] (0.73ns)   --->   "%add_ln134_10 = add i11 %zext_ln119_1, i11 %add_ln117_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 598 'add' 'add_ln134_10' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 599 [1/1] (0.43ns)   --->   "%add_ln133_10 = add i2 %trunc_ln117_10, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 599 'add' 'add_ln133_10' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%lshr_ln133_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 600 'partselect' 'lshr_ln133_s' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (0.73ns)   --->   "%add_ln134_11 = add i11 %zext_ln119_1, i11 %add_ln117_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 601 'add' 'add_ln134_11' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 602 [1/1] (0.43ns)   --->   "%add_ln133_11 = add i2 %trunc_ln117_11, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 602 'add' 'add_ln133_11' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%lshr_ln133_10 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 603 'partselect' 'lshr_ln133_10' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (0.73ns)   --->   "%add_ln134_12 = add i11 %zext_ln119_1, i11 %add_ln117_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 604 'add' 'add_ln134_12' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 605 [1/1] (0.43ns)   --->   "%add_ln133_12 = add i2 %trunc_ln117_12, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 605 'add' 'add_ln133_12' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%lshr_ln133_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 606 'partselect' 'lshr_ln133_11' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 607 [1/1] (0.73ns)   --->   "%add_ln134_13 = add i11 %zext_ln119_1, i11 %add_ln117_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 607 'add' 'add_ln134_13' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 608 [1/1] (0.43ns)   --->   "%add_ln133_13 = add i2 %trunc_ln117_13, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 608 'add' 'add_ln133_13' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 609 [1/1] (0.00ns)   --->   "%lshr_ln133_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 609 'partselect' 'lshr_ln133_12' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 610 [1/1] (0.73ns)   --->   "%add_ln134_14 = add i11 %zext_ln119_1, i11 %add_ln117_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 610 'add' 'add_ln134_14' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 611 [1/1] (0.43ns)   --->   "%add_ln133_14 = add i2 %trunc_ln117_14, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 611 'add' 'add_ln133_14' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 612 [1/1] (0.00ns)   --->   "%lshr_ln133_13 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 612 'partselect' 'lshr_ln133_13' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 613 [1/1] (0.73ns)   --->   "%add_ln134_15 = add i11 %zext_ln119_1, i11 %add_ln117_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 613 'add' 'add_ln134_15' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 614 [1/1] (0.43ns)   --->   "%add_ln133_15 = add i2 %trunc_ln117_15, i2 %trunc_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 614 'add' 'add_ln133_15' <Predicate = (!icmp_ln117)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 615 [1/1] (0.00ns)   --->   "%lshr_ln133_14 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln134_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 615 'partselect' 'lshr_ln133_14' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_39 : Operation 616 [1/1] (0.70ns)   --->   "%add_ln99 = add i6 %select_ln98, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:99]   --->   Operation 616 'add' 'add_ln99' <Predicate = (icmp_ln117)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 617 'br' 'br_ln0' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 40 <SV = 19> <Delay = 1.55>
ST_40 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i2 %add_ln133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 618 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 619 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 619 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 620 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 620 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 621 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 621 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 622 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 622 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 623 [1/1] (0.39ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 623 'mux' 'tmp_3' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i2 %add_ln133_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 624 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 625 [1/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 625 'load' 'weight_l2_0_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 626 [1/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 626 'load' 'weight_l2_1_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 627 [1/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 627 'load' 'weight_l2_2_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 628 [1/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 628 'load' 'weight_l2_3_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 629 [1/1] (0.39ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln133_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 629 'mux' 'tmp_4' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln133_18 = zext i9 %lshr_ln133_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 630 'zext' 'zext_ln133_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 631 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 631 'getelementptr' 'weight_l2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 632 [2/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 632 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 633 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 633 'getelementptr' 'weight_l2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 634 [2/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 634 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 635 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 635 'getelementptr' 'weight_l2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 636 [2/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 636 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 637 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 637 'getelementptr' 'weight_l2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 638 [2/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 638 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln133_19 = zext i9 %lshr_ln133_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 639 'zext' 'zext_ln133_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 640 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 640 'getelementptr' 'weight_l2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 641 [2/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 641 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 642 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 642 'getelementptr' 'weight_l2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 643 [2/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 643 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 644 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 644 'getelementptr' 'weight_l2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 645 [2/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 645 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 646 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 646 'getelementptr' 'weight_l2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 647 [2/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 647 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 41 <SV = 20> <Delay = 1.55>
ST_41 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i2 %add_ln133_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 648 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 649 [1/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 649 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 650 [1/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 650 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 651 [1/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 651 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 652 [1/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 652 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 653 [1/1] (0.39ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln133_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 653 'mux' 'tmp_5' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i2 %add_ln133_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 654 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 655 [1/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 655 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 656 [1/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 656 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 657 [1/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 657 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 658 [1/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 658 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 659 [1/1] (0.39ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln133_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 659 'mux' 'tmp_6' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln133_20 = zext i9 %lshr_ln133_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 660 'zext' 'zext_ln133_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 661 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 661 'getelementptr' 'weight_l2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 662 [2/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 662 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 663 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 663 'getelementptr' 'weight_l2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 664 [2/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 664 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 665 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 665 'getelementptr' 'weight_l2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 666 [2/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 666 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 667 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 667 'getelementptr' 'weight_l2_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 668 [2/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 668 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln133_21 = zext i9 %lshr_ln133_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 669 'zext' 'zext_ln133_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 670 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 670 'getelementptr' 'weight_l2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 671 [2/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 671 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 672 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 672 'getelementptr' 'weight_l2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 673 [2/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 673 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 674 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 674 'getelementptr' 'weight_l2_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 675 [2/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 675 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_41 : Operation 676 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 676 'getelementptr' 'weight_l2_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 677 [2/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 677 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 42 <SV = 21> <Delay = 1.55>
ST_42 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i2 %add_ln133_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 678 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 679 [1/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 679 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 680 [1/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 680 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 681 [1/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 681 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 682 [1/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 682 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 683 [1/1] (0.39ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln133_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 683 'mux' 'tmp_7' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i2 %add_ln133_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 684 'zext' 'zext_ln133_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 685 [1/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 685 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 686 [1/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 686 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 687 [1/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 687 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 688 [1/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 688 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 689 [1/1] (0.39ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln133_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 689 'mux' 'tmp_8' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln133_22 = zext i9 %lshr_ln133_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 690 'zext' 'zext_ln133_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 691 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 691 'getelementptr' 'weight_l2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 692 [2/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 692 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 693 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 693 'getelementptr' 'weight_l2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 694 [2/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 694 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 695 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 695 'getelementptr' 'weight_l2_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 696 [2/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 696 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 697 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 697 'getelementptr' 'weight_l2_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 698 [2/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 698 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln133_23 = zext i9 %lshr_ln133_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 699 'zext' 'zext_ln133_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 700 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 700 'getelementptr' 'weight_l2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 701 [2/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 701 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 702 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 702 'getelementptr' 'weight_l2_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 703 [2/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 703 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 704 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 704 'getelementptr' 'weight_l2_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 705 [2/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 705 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_42 : Operation 706 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 706 'getelementptr' 'weight_l2_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 707 [2/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 707 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 43 <SV = 22> <Delay = 1.55>
ST_43 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i2 %add_ln133_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 708 'zext' 'zext_ln133_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 709 [1/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 709 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 710 [1/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 710 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 711 [1/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 711 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 712 [1/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 712 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 713 [1/1] (0.39ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln133_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 713 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln133_7 = zext i2 %add_ln133_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 714 'zext' 'zext_ln133_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 715 [1/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 715 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 716 [1/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 716 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 717 [1/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 717 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 718 [1/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 718 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 719 [1/1] (0.39ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln133_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 719 'mux' 'tmp_s' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln133_24 = zext i9 %lshr_ln133_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 720 'zext' 'zext_ln133_24' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 721 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 721 'getelementptr' 'weight_l2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 722 [2/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 722 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 723 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 723 'getelementptr' 'weight_l2_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 724 [2/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 724 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 725 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 725 'getelementptr' 'weight_l2_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 726 [2/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 726 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 727 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 727 'getelementptr' 'weight_l2_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 728 [2/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 728 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln133_25 = zext i9 %lshr_ln133_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 729 'zext' 'zext_ln133_25' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 730 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 730 'getelementptr' 'weight_l2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 731 [2/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 731 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 732 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 732 'getelementptr' 'weight_l2_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 733 [2/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 733 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 734 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 734 'getelementptr' 'weight_l2_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 735 [2/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 735 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 736 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 736 'getelementptr' 'weight_l2_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 737 [2/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 737 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 44 <SV = 23> <Delay = 1.55>
ST_44 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i2 %add_ln133_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 738 'zext' 'zext_ln133_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 739 [1/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 739 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 740 [1/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 740 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 741 [1/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 741 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 742 [1/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 742 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 743 [1/1] (0.39ns)   --->   "%tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln133_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 743 'mux' 'tmp_10' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln133_9 = zext i2 %add_ln133_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 744 'zext' 'zext_ln133_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 745 [1/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 745 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 746 [1/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 746 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 747 [1/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 747 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 748 [1/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 748 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 749 [1/1] (0.39ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln133_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 749 'mux' 'tmp_11' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln133_26 = zext i9 %lshr_ln133_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 750 'zext' 'zext_ln133_26' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 751 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 751 'getelementptr' 'weight_l2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 752 [2/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 752 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 753 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 753 'getelementptr' 'weight_l2_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 754 [2/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 754 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 755 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 755 'getelementptr' 'weight_l2_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 756 [2/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 756 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 757 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 757 'getelementptr' 'weight_l2_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 758 [2/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 758 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln133_27 = zext i9 %lshr_ln133_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 759 'zext' 'zext_ln133_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 760 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 760 'getelementptr' 'weight_l2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 761 [2/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 761 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 762 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 762 'getelementptr' 'weight_l2_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 763 [2/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 763 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 764 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 764 'getelementptr' 'weight_l2_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 765 [2/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 765 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 766 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 766 'getelementptr' 'weight_l2_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 767 [2/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 767 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 45 <SV = 24> <Delay = 1.55>
ST_45 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln133_10 = zext i2 %add_ln133_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 768 'zext' 'zext_ln133_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 769 [1/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 769 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 770 [1/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 770 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 771 [1/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 771 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 772 [1/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 772 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 773 [1/1] (0.39ns)   --->   "%tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln133_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 773 'mux' 'tmp_12' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln133_11 = zext i2 %add_ln133_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 774 'zext' 'zext_ln133_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 775 [1/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 775 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 776 [1/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 776 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 777 [1/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 777 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 778 [1/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 778 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 779 [1/1] (0.39ns)   --->   "%tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln133_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 779 'mux' 'tmp_13' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln133_28 = zext i9 %lshr_ln133_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 780 'zext' 'zext_ln133_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 781 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 781 'getelementptr' 'weight_l2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 782 [2/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 782 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 783 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 783 'getelementptr' 'weight_l2_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 784 [2/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 784 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 785 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 785 'getelementptr' 'weight_l2_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 786 [2/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 786 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 787 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 787 'getelementptr' 'weight_l2_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 788 [2/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 788 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln133_29 = zext i9 %lshr_ln133_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 789 'zext' 'zext_ln133_29' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 790 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 790 'getelementptr' 'weight_l2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 791 [2/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 791 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 792 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 792 'getelementptr' 'weight_l2_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 793 [2/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 793 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 794 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 794 'getelementptr' 'weight_l2_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 795 [2/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 795 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 796 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 796 'getelementptr' 'weight_l2_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 797 [2/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 797 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 46 <SV = 25> <Delay = 1.55>
ST_46 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln133_12 = zext i2 %add_ln133_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 798 'zext' 'zext_ln133_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 799 [1/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 799 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 800 [1/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 800 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 801 [1/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 801 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 802 [1/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 802 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 803 [1/1] (0.39ns)   --->   "%tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln133_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 803 'mux' 'tmp_14' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln133_13 = zext i2 %add_ln133_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 804 'zext' 'zext_ln133_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 805 [1/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 805 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 806 [1/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 806 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 807 [1/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 807 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 808 [1/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 808 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 809 [1/1] (0.39ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln133_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 809 'mux' 'tmp_15' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln133_30 = zext i9 %lshr_ln133_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 810 'zext' 'zext_ln133_30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 811 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 811 'getelementptr' 'weight_l2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 812 [2/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 812 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 813 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 813 'getelementptr' 'weight_l2_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 814 [2/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 814 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 815 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 815 'getelementptr' 'weight_l2_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 816 [2/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 816 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 817 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 817 'getelementptr' 'weight_l2_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 818 [2/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 818 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln133_31 = zext i9 %lshr_ln133_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 819 'zext' 'zext_ln133_31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 820 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln133_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 820 'getelementptr' 'weight_l2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 821 [2/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 821 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 822 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln133_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 822 'getelementptr' 'weight_l2_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 823 [2/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 823 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 824 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln133_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 824 'getelementptr' 'weight_l2_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 825 [2/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 825 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 826 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln133_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 826 'getelementptr' 'weight_l2_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 827 [2/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 827 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 47 <SV = 26> <Delay = 1.55>
ST_47 : Operation 828 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_13_VITIS_LOOP_119_14_str"   --->   Operation 828 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 829 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 829 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %select_ln117_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 830 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %select_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119]   --->   Operation 831 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 832 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119]   --->   Operation 832 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln133_14 = zext i2 %add_ln133_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 833 'zext' 'zext_ln133_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 834 [1/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 834 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 835 [1/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 835 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 836 [1/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 836 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 837 [1/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 837 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 838 [1/1] (0.39ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln133_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 838 'mux' 'tmp_16' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln133_15 = zext i2 %add_ln133_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 839 'zext' 'zext_ln133_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 840 [1/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 840 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 841 [1/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 841 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 842 [1/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 842 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 843 [1/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 843 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 844 [1/1] (0.39ns)   --->   "%tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln133_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 844 'mux' 'tmp_17' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 845 [1/1] (0.60ns)   --->   "%br_ln143 = br void %bb962" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 845 'br' 'br_ln143' <Predicate = true> <Delay = 0.60>

State 48 <SV = 27> <Delay = 3.70>
ST_48 : Operation 846 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i16, void %._crit_edge287.loopexit, i16 %add_ln143, void %._crit_edge267" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 846 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 847 [1/1] (0.00ns)   --->   "%hi_1 = phi i8, void %._crit_edge287.loopexit, i8 %select_ln143_1, void %._crit_edge267" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 847 'phi' 'hi_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 848 [1/1] (0.00ns)   --->   "%wi_1 = phi i8, void %._crit_edge287.loopexit, i8 %add_ln144, void %._crit_edge267" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 848 'phi' 'wi_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 849 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 849 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 850 [1/1] (0.67ns)   --->   "%icmp_ln143 = icmp_eq  i16 %indvar_flatten15, i16 %mul163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 850 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 851 [1/1] (0.78ns)   --->   "%add_ln143 = add i16 %indvar_flatten15, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 851 'add' 'add_ln143' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 852 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %._crit_edge267, void %.lr.ph281" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 852 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 853 [1/1] (0.58ns)   --->   "%icmp_ln144 = icmp_eq  i8 %wi_1, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 853 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 854 [1/1] (0.30ns)   --->   "%select_ln143 = select i1 %icmp_ln144, i8, i8 %wi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 854 'select' 'select_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 855 [1/1] (0.70ns)   --->   "%add_ln143_3 = add i8 %hi_1, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 855 'add' 'add_ln143_3' <Predicate = (!icmp_ln143)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 856 [1/1] (0.30ns)   --->   "%select_ln143_1 = select i1 %icmp_ln144, i8 %add_ln143_3, i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 856 'select' 'select_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i8 %select_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 857 'zext' 'zext_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 858 [3/3] (0.99ns) (grouped into DSP with root node empty_52)   --->   "%mul_ln143 = mul i9 %zext_ln143, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 858 'mul' 'mul_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 859 [1/1] (1.69ns) (grouped into DSP with root node add_ln143_2)   --->   "%add_ln143_1 = add i9 %zext_ln143, i9 %zext_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 859 'add' 'add_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 860 [1/1] (0.00ns) (grouped into DSP with root node add_ln143_2)   --->   "%zext_ln143_1 = zext i9 %add_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 860 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_48 : Operation 861 [3/3] (0.99ns) (grouped into DSP with root node add_ln143_2)   --->   "%mul_ln143_1 = mul i10 %zext_ln143_1, i10 %trunc_ln3_cast40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 861 'mul' 'mul_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 862 [1/1] (0.70ns)   --->   "%add_ln144 = add i8 %select_ln143, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 862 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 28> <Delay = 0.99>
ST_49 : Operation 863 [2/3] (0.99ns) (grouped into DSP with root node empty_52)   --->   "%mul_ln143 = mul i9 %zext_ln143, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 863 'mul' 'mul_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 864 [2/3] (0.99ns) (grouped into DSP with root node add_ln143_2)   --->   "%mul_ln143_1 = mul i10 %zext_ln143_1, i10 %trunc_ln3_cast40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 864 'mul' 'mul_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 29> <Delay = 0.64>
ST_50 : Operation 865 [1/3] (0.00ns) (grouped into DSP with root node empty_52)   --->   "%mul_ln143 = mul i9 %zext_ln143, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 865 'mul' 'mul_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 866 [1/3] (0.00ns) (grouped into DSP with root node add_ln143_2)   --->   "%mul_ln143_1 = mul i10 %zext_ln143_1, i10 %trunc_ln3_cast40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 866 'mul' 'mul_ln143_1' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 867 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln143_2 = add i10 %mul_ln143_1, i10 %zext_ln119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 867 'add' 'add_ln143_2' <Predicate = (!icmp_ln143)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 868 [1/1] (0.00ns)   --->   "%wi_1_cast56 = zext i8 %select_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 868 'zext' 'wi_1_cast56' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_50 : Operation 869 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_52 = add i9 %wi_1_cast56, i9 %mul_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 869 'add' 'empty_52' <Predicate = (!icmp_ln143)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 30> <Delay = 2.60>
ST_51 : Operation 870 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln143_2 = add i10 %mul_ln143_1, i10 %zext_ln119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 870 'add' 'add_ln143_2' <Predicate = (!icmp_ln143)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 871 [1/1] (0.00ns)   --->   "%wi_1_cast = zext i8 %select_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 871 'zext' 'wi_1_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_51 : Operation 872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i10 %wi_1_cast, i10 %mul_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 872 'add' 'tmp6' <Predicate = (!icmp_ln143)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 873 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%empty_51 = add i10 %tmp6, i10 %add_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 873 'add' 'empty_51' <Predicate = (!icmp_ln143)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_51 : Operation 874 [1/1] (0.00ns)   --->   "%p_cast84 = zext i10 %empty_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 874 'zext' 'p_cast84' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_51 : Operation 875 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_52 = add i9 %wi_1_cast56, i9 %mul_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 875 'add' 'empty_52' <Predicate = (!icmp_ln143)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 876 [1/1] (0.00ns)   --->   "%data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 876 'getelementptr' 'data_l2_0_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_51 : Operation 877 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i10 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 877 'load' 'data_l2_0_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_51 : Operation 878 [1/1] (0.00ns)   --->   "%data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 878 'getelementptr' 'data_l2_1_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_51 : Operation 879 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i10 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 879 'load' 'data_l2_1_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_51 : Operation 880 [1/1] (0.00ns)   --->   "%data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 880 'getelementptr' 'data_l2_2_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_51 : Operation 881 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i10 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 881 'load' 'data_l2_2_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_51 : Operation 882 [1/1] (0.00ns)   --->   "%data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 882 'getelementptr' 'data_l2_3_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_51 : Operation 883 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i10 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 883 'load' 'data_l2_3_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 52 <SV = 31> <Delay = 2.31>
ST_52 : Operation 884 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_143_17_VITIS_LOOP_144_18_str"   --->   Operation 884 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 885 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 885 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 886 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 886 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 887 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 887 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i9 %empty_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 888 'zext' 'zext_ln153' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 889 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i10 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 889 'load' 'data_l2_0_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_52 : Operation 890 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 890 'getelementptr' 'data_l1_0_0_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 891 [1/1] (1.15ns)   --->   "%store_ln150 = store i8 %data_l2_0_load, i9 %data_l1_0_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 891 'store' 'store_ln150' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 892 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i10 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 892 'load' 'data_l2_1_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_52 : Operation 893 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 893 'getelementptr' 'data_l1_1_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 894 [1/1] (1.15ns)   --->   "%store_ln150 = store i8 %data_l2_1_load, i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 894 'store' 'store_ln150' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 895 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i10 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 895 'load' 'data_l2_2_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_52 : Operation 896 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 896 'getelementptr' 'data_l1_2_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 897 [1/1] (1.15ns)   --->   "%store_ln150 = store i8 %data_l2_2_load, i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 897 'store' 'store_ln150' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 898 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i10 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153]   --->   Operation 898 'load' 'data_l2_3_load' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_52 : Operation 899 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 899 'getelementptr' 'data_l1_3_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_52 : Operation 900 [1/1] (1.15ns)   --->   "%store_ln150 = store i8 %data_l2_3_load, i9 %data_l1_3_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150]   --->   Operation 900 'store' 'store_ln150' <Predicate = (!icmp_ln143)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb962"   --->   Operation 901 'br' 'br_ln0' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 53 <SV = 28> <Delay = 0.60>
ST_53 : Operation 902 [1/1] (0.00ns)   --->   "%p_cast46 = sext i8 %tmp_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 902 'sext' 'p_cast46' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 903 [1/1] (0.00ns)   --->   "%p_cast59 = sext i8 %tmp_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 903 'sext' 'p_cast59' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 904 [1/1] (0.00ns)   --->   "%p_cast61 = sext i8 %tmp_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 904 'sext' 'p_cast61' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 905 [1/1] (0.00ns)   --->   "%p_cast63 = sext i8 %tmp_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 905 'sext' 'p_cast63' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 906 [1/1] (0.00ns)   --->   "%p_cast48 = sext i8 %tmp_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 906 'sext' 'p_cast48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 907 [1/1] (0.00ns)   --->   "%p_cast65 = sext i8 %tmp_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 907 'sext' 'p_cast65' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 908 [1/1] (0.00ns)   --->   "%p_cast67 = sext i8 %tmp_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 908 'sext' 'p_cast67' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 909 [1/1] (0.00ns)   --->   "%p_cast69 = sext i8 %tmp_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 909 'sext' 'p_cast69' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 910 [1/1] (0.00ns)   --->   "%p_cast50 = sext i8 %tmp_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 910 'sext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 911 [1/1] (0.00ns)   --->   "%p_cast71 = sext i8 %tmp_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 911 'sext' 'p_cast71' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 912 [1/1] (0.00ns)   --->   "%p_cast73 = sext i8 %tmp_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 912 'sext' 'p_cast73' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 913 [1/1] (0.00ns)   --->   "%p_cast75 = sext i8 %tmp_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 913 'sext' 'p_cast75' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 914 [1/1] (0.00ns)   --->   "%p_cast52 = sext i8 %tmp_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 914 'sext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 915 [1/1] (0.00ns)   --->   "%p_cast77 = sext i8 %tmp_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 915 'sext' 'p_cast77' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 916 [1/1] (0.00ns)   --->   "%p_cast79 = sext i8 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133]   --->   Operation 916 'sext' 'p_cast79' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i8 %tmp_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 917 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 918 [1/1] (0.60ns)   --->   "%br_ln164 = br void %bb961" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 918 'br' 'br_ln164' <Predicate = true> <Delay = 0.60>

State 54 <SV = 29> <Delay = 1.47>
ST_54 : Operation 919 [1/1] (0.00ns)   --->   "%i = phi i16, void %.lr.ph281, i16 %add_ln164, void %.split24._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171]   --->   Operation 919 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 920 [1/1] (0.67ns)   --->   "%icmp_ln164 = icmp_eq  i16 %i, i16 %input_rows" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 920 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 921 [1/1] (0.78ns)   --->   "%add_ln164 = add i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 921 'add' 'add_ln164' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %bb961.split_ifconv, void %._crit_edge282.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 922 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 923 'zext' 'zext_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 924 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 925 'zext' 'zext_ln174' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 926 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 926 'getelementptr' 'data_l1_0_0_addr' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 927 [2/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 927 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln164)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 928 [1/1] (0.67ns)   --->   "%icmp_ln173 = icmp_ne  i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 928 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln164)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 929 [1/1] (0.78ns)   --->   "%add_ln171_1 = add i17, i17 %zext_ln164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171]   --->   Operation 929 'add' 'add_ln171_1' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln171_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 930 'bitselect' 'tmp_19' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 931 [1/1] (0.78ns)   --->   "%add_ln171_2 = add i17, i17 %zext_ln164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171]   --->   Operation 931 'add' 'add_ln171_2' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln171_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 932 'bitselect' 'tmp_20' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 933 [1/1] (0.78ns)   --->   "%add_ln285 = add i17, i17 %zext_ln164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 933 'add' 'add_ln285' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 934 [1/1] (0.68ns)   --->   "%icmp_ln285 = icmp_ult  i17 %add_ln285, i17 %mul163_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 934 'icmp' 'icmp_ln285' <Predicate = (!icmp_ln164)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 935 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %.split24.1, void %bb954.0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 935 'br' 'br_ln285' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 936 [1/1] (0.78ns)   --->   "%add_ln285_1 = add i17 %zext_ln164, i17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 936 'add' 'add_ln285_1' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 937 [1/1] (0.68ns)   --->   "%icmp_ln285_1 = icmp_ult  i17 %add_ln285_1, i17 %mul163_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 937 'icmp' 'icmp_ln285_1' <Predicate = (!icmp_ln164)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 938 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285_1, void %.split24.2, void %bb954.1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 938 'br' 'br_ln285' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 939 [1/1] (0.78ns)   --->   "%add_ln285_2 = add i17 %zext_ln164, i17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 939 'add' 'add_ln285_2' <Predicate = (!icmp_ln164)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 940 [1/1] (0.68ns)   --->   "%icmp_ln285_2 = icmp_ult  i17 %add_ln285_2, i17 %mul163_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 940 'icmp' 'icmp_ln285_2' <Predicate = (!icmp_ln164)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285_2, void %.split24.3, void %bb954.2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 941 'br' 'br_ln285' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_54 : Operation 942 [1/1] (0.68ns)   --->   "%icmp_ln285_3 = icmp_ult  i17 %add_ln171_2, i17 %mul163_cast53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 942 'icmp' 'icmp_ln285_3' <Predicate = (!icmp_ln164)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 943 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285_3, void %.split24._crit_edge.3, void %bb954.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 943 'br' 'br_ln285' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 55 <SV = 30> <Delay = 2.15>
ST_55 : Operation 944 [1/1] (0.00ns)   --->   "%arrayidx2234_1_3_promoted760_load = load i8 %arrayidx2234_1_3_promoted760" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 944 'load' 'arrayidx2234_1_3_promoted760_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 945 [1/1] (0.00ns)   --->   "%arrayidx2234_2_3_promoted788_load = load i8 %arrayidx2234_2_3_promoted788" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 945 'load' 'arrayidx2234_2_3_promoted788_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 946 [1/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 946 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln164)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 947 [1/1] (0.71ns)   --->   "%add_ln171 = add i9, i9 %trunc_ln174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171]   --->   Operation 947 'add' 'add_ln171' <Predicate = (!icmp_ln164)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i9 %add_ln171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 948 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 0.00>
ST_55 : Operation 949 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln174_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 949 'getelementptr' 'data_l1_1_0_addr_1' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 0.00>
ST_55 : Operation 950 [2/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 950 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 951 [1/1] (0.00ns)   --->   "%arrayidx2234_3388_promoted732_load = load i8 %arrayidx2234_3388_promoted732" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 951 'load' 'arrayidx2234_3388_promoted732_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln242_2 = sext i8 %arrayidx2234_3388_promoted732_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 952 'sext' 'sext_ln242_2' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln242_5 = sext i8 %arrayidx2234_1_3_promoted760_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 953 'sext' 'sext_ln242_5' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln242_8 = sext i8 %arrayidx2234_2_3_promoted788_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 954 'sext' 'sext_ln242_8' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln243_4 = sext i8 %data_l1_0_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 955 'sext' 'sext_ln243_4' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 956 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_2)   --->   "%mul_ln243_6 = mul i16 %sext_ln242_2, i16 %p_cast63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 956 'mul' 'mul_ln243_6' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 957 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_5)   --->   "%mul_ln243_9 = mul i16 %sext_ln242_5, i16 %p_cast69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 957 'mul' 'mul_ln243_9' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 958 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_8)   --->   "%mul_ln243_12 = mul i16 %sext_ln242_8, i16 %p_cast75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 958 'mul' 'mul_ln243_12' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 959 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_11)   --->   "%mul_ln243_15 = mul i16 %sext_ln243_4, i16 %sext_ln164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 959 'mul' 'mul_ln243_15' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 960 [1/1] (0.00ns)   --->   "%store_ln174 = store i8 %data_l1_0_0_load, i8 %arrayidx2234_2_3_promoted788, i8 %arrayidx2234_2_3_promoted788_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 960 'store' 'store_ln174' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 961 [1/1] (0.00ns)   --->   "%store_ln242 = store i8 %arrayidx2234_2_3_promoted788_load, i8 %arrayidx2234_1_3_promoted760, i8 %arrayidx2234_1_3_promoted760_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 961 'store' 'store_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_55 : Operation 962 [1/1] (0.00ns)   --->   "%store_ln242 = store i8 %arrayidx2234_1_3_promoted760_load, i8 %arrayidx2234_3388_promoted732, i8 %arrayidx2234_3388_promoted732_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 962 'store' 'store_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 56 <SV = 31> <Delay = 2.58>
ST_56 : Operation 963 [1/1] (0.00ns)   --->   "%arrayidx2234_1_2_promoted753_load = load i8 %arrayidx2234_1_2_promoted753" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 963 'load' 'arrayidx2234_1_2_promoted753_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 964 [1/1] (0.00ns)   --->   "%arrayidx2234_2_2_promoted781_load = load i8 %arrayidx2234_2_2_promoted781" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 964 'load' 'arrayidx2234_2_2_promoted781_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 965 [1/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 965 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 966 [1/1] (0.30ns)   --->   "%select_ln173 = select i1 %icmp_ln173, i8 %data_l1_1_0_load, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 966 'select' 'select_ln173' <Predicate = (!icmp_ln164)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 967 [1/1] (0.71ns)   --->   "%add_ln171_3 = add i9, i9 %trunc_ln174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171]   --->   Operation 967 'add' 'add_ln171_3' <Predicate = (!icmp_ln164)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i9 %add_ln171_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 968 'zext' 'zext_ln174_2' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 0.00>
ST_56 : Operation 969 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln174_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 969 'getelementptr' 'data_l1_2_0_addr_1' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 0.00>
ST_56 : Operation 970 [2/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 970 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 971 [1/1] (0.71ns)   --->   "%add_ln173 = add i9, i9 %trunc_ln174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 971 'add' 'add_ln173' <Predicate = (!icmp_ln164)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 972 [1/1] (0.71ns)   --->   "%add_ln183 = add i9 %mul_ln98, i9 %add_ln173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 972 'add' 'add_ln183' <Predicate = (!icmp_ln164)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i9 %add_ln183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 973 'zext' 'zext_ln183' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 974 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 974 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 0.00>
ST_56 : Operation 975 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 975 'load' 'output_l1_3_load' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 976 [1/1] (0.71ns)   --->   "%add_ln183_1 = add i9 %mul_ln98, i9 %add_ln171_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 976 'add' 'add_ln183_1' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i9 %add_ln183_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 977 'zext' 'zext_ln183_1' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 0.00>
ST_56 : Operation 978 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln183_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 978 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 0.00>
ST_56 : Operation 979 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 979 'load' 'output_l1_2_load' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 980 [1/1] (0.71ns)   --->   "%add_ln183_2 = add i9 %mul_ln98, i9 %add_ln171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 980 'add' 'add_ln183_2' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln183_2 = zext i9 %add_ln183_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 981 'zext' 'zext_ln183_2' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 0.00>
ST_56 : Operation 982 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln183_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 982 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 0.00>
ST_56 : Operation 983 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 983 'load' 'output_l1_1_load' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 984 [1/1] (0.71ns)   --->   "%add_ln183_3 = add i9 %mul_ln98, i9 %trunc_ln174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 984 'add' 'add_ln183_3' <Predicate = (!icmp_ln164)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln183_3 = zext i9 %add_ln183_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 985 'zext' 'zext_ln183_3' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 986 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln183_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 986 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 987 [2/2] (1.15ns)   --->   "%psum_3 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 987 'load' 'psum_3' <Predicate = (!icmp_ln164)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 988 [1/1] (0.00ns)   --->   "%arrayidx2234_2376_promoted725_load = load i8 %arrayidx2234_2376_promoted725" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 988 'load' 'arrayidx2234_2376_promoted725_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln242_1 = sext i8 %arrayidx2234_2376_promoted725_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 989 'sext' 'sext_ln242_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln242_4 = sext i8 %arrayidx2234_1_2_promoted753_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 990 'sext' 'sext_ln242_4' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln242_7 = sext i8 %arrayidx2234_2_2_promoted781_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 991 'sext' 'sext_ln242_7' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln242_10 = sext i8 %select_ln173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 992 'sext' 'sext_ln242_10' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 993 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_1)   --->   "%mul_ln243_5 = mul i16 %sext_ln242_1, i16 %p_cast61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 993 'mul' 'mul_ln243_5' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 994 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_2)   --->   "%mul_ln243_6 = mul i16 %sext_ln242_2, i16 %p_cast63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 994 'mul' 'mul_ln243_6' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 995 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_4)   --->   "%mul_ln243_8 = mul i16 %sext_ln242_4, i16 %p_cast67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 995 'mul' 'mul_ln243_8' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 996 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_5)   --->   "%mul_ln243_9 = mul i16 %sext_ln242_5, i16 %p_cast69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 996 'mul' 'mul_ln243_9' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 997 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_7)   --->   "%mul_ln243_11 = mul i16 %sext_ln242_7, i16 %p_cast73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 997 'mul' 'mul_ln243_11' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 998 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_8)   --->   "%mul_ln243_12 = mul i16 %sext_ln242_8, i16 %p_cast75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 998 'mul' 'mul_ln243_12' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 999 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_10)   --->   "%mul_ln243_14 = mul i16 %sext_ln242_10, i16 %p_cast79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 999 'mul' 'mul_ln243_14' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1000 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_11)   --->   "%mul_ln243_15 = mul i16 %sext_ln243_4, i16 %sext_ln164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1000 'mul' 'mul_ln243_15' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 1001 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln173, i8 %arrayidx2234_2_2_promoted781, i8 %arrayidx2234_2_2_promoted781_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1001 'store' 'store_ln173' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 1002 [1/1] (0.00ns)   --->   "%store_ln242 = store i8 %arrayidx2234_2_2_promoted781_load, i8 %arrayidx2234_1_2_promoted753, i8 %arrayidx2234_1_2_promoted753_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1002 'store' 'store_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_56 : Operation 1003 [1/1] (0.00ns)   --->   "%store_ln242 = store i8 %arrayidx2234_1_2_promoted753_load, i8 %arrayidx2234_2376_promoted725, i8 %arrayidx2234_2376_promoted725_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1003 'store' 'store_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 57 <SV = 32> <Delay = 2.45>
ST_57 : Operation 1004 [1/1] (0.00ns)   --->   "%arrayidx2234_1_1_promoted746_load = load i8 %arrayidx2234_1_1_promoted746" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1004 'load' 'arrayidx2234_1_1_promoted746_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1005 [1/1] (0.00ns)   --->   "%arrayidx2234_2_1_promoted774_load = load i8 %arrayidx2234_2_1_promoted774" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1005 'load' 'arrayidx2234_2_1_promoted774_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1006 [1/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 1006 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 1007 [1/1] (0.30ns)   --->   "%select_ln173_1 = select i1 %tmp_19, i8, i8 %data_l1_2_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1007 'select' 'select_ln173_1' <Predicate = (!icmp_ln164)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i9 %add_ln173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 1008 'zext' 'zext_ln174_3' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 0.00>
ST_57 : Operation 1009 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln174_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 1009 'getelementptr' 'data_l1_3_0_addr_1' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 0.00>
ST_57 : Operation 1010 [2/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 1010 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 1011 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 1011 'load' 'output_l1_3_load' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1012 [1/1] (0.22ns)   --->   "%psum = select i1 %tmp_20, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1012 'select' 'psum' <Predicate = (!icmp_ln164)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1013 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 1013 'load' 'output_l1_2_load' <Predicate = (!icmp_ln164 & !tmp_19)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1014 [1/1] (0.22ns)   --->   "%psum_1 = select i1 %tmp_19, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1014 'select' 'psum_1' <Predicate = (!icmp_ln164)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1015 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 1015 'load' 'output_l1_1_load' <Predicate = (!icmp_ln164 & icmp_ln173)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1016 [1/1] (0.22ns)   --->   "%psum_2 = select i1 %icmp_ln173, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1016 'select' 'psum_2' <Predicate = (!icmp_ln164)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1017 [1/2] (1.15ns)   --->   "%psum_3 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183]   --->   Operation 1017 'load' 'psum_3' <Predicate = (!icmp_ln164)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1018 [1/1] (0.00ns)   --->   "%arrayidx2234_1364_promoted718_load = load i8 %arrayidx2234_1364_promoted718" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1018 'load' 'arrayidx2234_1364_promoted718_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i8 %arrayidx2234_1364_promoted718_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1019 'sext' 'sext_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln242_3 = sext i8 %arrayidx2234_1_1_promoted746_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1020 'sext' 'sext_ln242_3' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln242_6 = sext i8 %arrayidx2234_2_1_promoted774_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1021 'sext' 'sext_ln242_6' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln242_9 = sext i8 %select_ln173_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1022 'sext' 'sext_ln242_9' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1023 [3/3] (0.99ns) (grouped into DSP with root node add_ln241)   --->   "%mul_ln243_4 = mul i16 %sext_ln242, i16 %p_cast59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1023 'mul' 'mul_ln243_4' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1024 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_1)   --->   "%mul_ln243_5 = mul i16 %sext_ln242_1, i16 %p_cast61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1024 'mul' 'mul_ln243_5' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1025 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_2)   --->   "%mul_ln243_6 = mul i16 %sext_ln242_2, i16 %p_cast63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1025 'mul' 'mul_ln243_6' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1026 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_2)   --->   "%sext_ln243_7 = sext i16 %mul_ln243_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1026 'sext' 'sext_ln243_7' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1027 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_3)   --->   "%mul_ln243_7 = mul i16 %sext_ln242_3, i16 %p_cast65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1027 'mul' 'mul_ln243_7' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1028 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_4)   --->   "%mul_ln243_8 = mul i16 %sext_ln242_4, i16 %p_cast67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1028 'mul' 'mul_ln243_8' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1029 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_5)   --->   "%mul_ln243_9 = mul i16 %sext_ln242_5, i16 %p_cast69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1029 'mul' 'mul_ln243_9' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1030 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_5)   --->   "%sext_ln243_10 = sext i16 %mul_ln243_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1030 'sext' 'sext_ln243_10' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1031 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_6)   --->   "%mul_ln243_10 = mul i16 %sext_ln242_6, i16 %p_cast71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1031 'mul' 'mul_ln243_10' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1032 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_7)   --->   "%mul_ln243_11 = mul i16 %sext_ln242_7, i16 %p_cast73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1032 'mul' 'mul_ln243_11' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1033 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_8)   --->   "%mul_ln243_12 = mul i16 %sext_ln242_8, i16 %p_cast75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1033 'mul' 'mul_ln243_12' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1034 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_8)   --->   "%sext_ln243_13 = sext i16 %mul_ln243_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1034 'sext' 'sext_ln243_13' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1035 [3/3] (0.99ns) (grouped into DSP with root node add_ln241_9)   --->   "%mul_ln243_13 = mul i16 %sext_ln242_9, i16 %p_cast77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1035 'mul' 'mul_ln243_13' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1036 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_10)   --->   "%mul_ln243_14 = mul i16 %sext_ln242_10, i16 %p_cast79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1036 'mul' 'mul_ln243_14' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1037 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_11)   --->   "%mul_ln243_15 = mul i16 %sext_ln243_4, i16 %sext_ln164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1037 'mul' 'mul_ln243_15' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1038 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_11)   --->   "%sext_ln241_4 = sext i16 %mul_ln243_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1038 'sext' 'sext_ln241_4' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1039 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_2 = add i32 %psum, i32 %sext_ln243_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1039 'add' 'add_ln241_2' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1040 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_5 = add i32 %psum_1, i32 %sext_ln243_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1040 'add' 'add_ln241_5' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1041 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_8 = add i32 %psum_2, i32 %sext_ln243_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1041 'add' 'add_ln241_8' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1042 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_11 = add i32 %psum_3, i32 %sext_ln241_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1042 'add' 'add_ln241_11' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1043 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln173_1, i8 %arrayidx2234_2_1_promoted774, i8 %arrayidx2234_2_1_promoted774_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1043 'store' 'store_ln173' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1044 [1/1] (0.00ns)   --->   "%store_ln242 = store i8 %arrayidx2234_2_1_promoted774_load, i8 %arrayidx2234_1_1_promoted746, i8 %arrayidx2234_1_1_promoted746_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1044 'store' 'store_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_57 : Operation 1045 [1/1] (0.00ns)   --->   "%store_ln242 = store i8 %arrayidx2234_1_1_promoted746_load, i8 %arrayidx2234_1364_promoted718, i8 %arrayidx2234_1364_promoted718_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 1045 'store' 'store_ln242' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 58 <SV = 33> <Delay = 2.45>
ST_58 : Operation 1046 [1/1] (0.00ns)   --->   "%arrayidx2234_1_promoted739_load = load i8 %arrayidx2234_1_promoted739" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1046 'load' 'arrayidx2234_1_promoted739_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1047 [1/1] (0.00ns)   --->   "%arrayidx2234_2_promoted767_load = load i8 %arrayidx2234_2_promoted767" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1047 'load' 'arrayidx2234_2_promoted767_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1048 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1048 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1049 [1/1] (0.00ns)   --->   "%arrayidx2234_promoted711_load = load i8 %arrayidx2234_promoted711" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1049 'load' 'arrayidx2234_promoted711_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1050 [1/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174]   --->   Operation 1050 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln164 & !tmp_20)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 1051 [1/1] (0.30ns)   --->   "%select_ln173_2 = select i1 %tmp_20, i8, i8 %data_l1_3_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1051 'select' 'select_ln173_2' <Predicate = (!icmp_ln164)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i8 %arrayidx2234_promoted711_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1052 'sext' 'sext_ln243' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1053 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln243 = mul i16 %p_cast46, i16 %sext_ln243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1053 'mul' 'mul_ln243' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln243_1 = sext i8 %arrayidx2234_1_promoted739_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1054 'sext' 'sext_ln243_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1055 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln243_1 = mul i16 %p_cast48, i16 %sext_ln243_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1055 'mul' 'mul_ln243_1' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln243_2 = sext i8 %arrayidx2234_2_promoted767_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1056 'sext' 'sext_ln243_2' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1057 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln243_2 = mul i16 %p_cast50, i16 %sext_ln243_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1057 'mul' 'mul_ln243_2' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln243_3 = sext i8 %select_ln173_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1058 'sext' 'sext_ln243_3' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1059 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln243_3 = mul i16 %p_cast52, i16 %sext_ln243_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1059 'mul' 'mul_ln243_3' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1060 [1/1] (0.00ns)   --->   "%output_reg_3_0_1_load_1 = load i32 %output_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1060 'load' 'output_reg_3_0_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1061 [1/1] (0.00ns)   --->   "%output_reg_2_0_1_load_1 = load i32 %output_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1061 'load' 'output_reg_2_0_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1062 [1/1] (0.00ns)   --->   "%output_reg_1_0_1_load_1 = load i32 %output_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1062 'load' 'output_reg_1_0_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1063 [1/1] (0.00ns)   --->   "%output_reg_0_0_1_load_1 = load i32 %output_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1063 'load' 'output_reg_0_0_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1064 [2/3] (0.99ns) (grouped into DSP with root node add_ln241)   --->   "%mul_ln243_4 = mul i16 %sext_ln242, i16 %p_cast59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1064 'mul' 'mul_ln243_4' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1065 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_1)   --->   "%mul_ln243_5 = mul i16 %sext_ln242_1, i16 %p_cast61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1065 'mul' 'mul_ln243_5' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1066 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_1)   --->   "%sext_ln243_6 = sext i16 %mul_ln243_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1066 'sext' 'sext_ln243_6' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1067 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_3)   --->   "%mul_ln243_7 = mul i16 %sext_ln242_3, i16 %p_cast65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1067 'mul' 'mul_ln243_7' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1068 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_4)   --->   "%mul_ln243_8 = mul i16 %sext_ln242_4, i16 %p_cast67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1068 'mul' 'mul_ln243_8' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1069 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_4)   --->   "%sext_ln243_9 = sext i16 %mul_ln243_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1069 'sext' 'sext_ln243_9' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1070 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_6)   --->   "%mul_ln243_10 = mul i16 %sext_ln242_6, i16 %p_cast71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1070 'mul' 'mul_ln243_10' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1071 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_7)   --->   "%mul_ln243_11 = mul i16 %sext_ln242_7, i16 %p_cast73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1071 'mul' 'mul_ln243_11' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1072 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_7)   --->   "%sext_ln243_12 = sext i16 %mul_ln243_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1072 'sext' 'sext_ln243_12' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1073 [2/3] (0.99ns) (grouped into DSP with root node add_ln241_9)   --->   "%mul_ln243_13 = mul i16 %sext_ln242_9, i16 %p_cast77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1073 'mul' 'mul_ln243_13' <Predicate = (!icmp_ln164)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1074 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_10)   --->   "%mul_ln243_14 = mul i16 %sext_ln242_10, i16 %p_cast79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1074 'mul' 'mul_ln243_14' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1075 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_10)   --->   "%sext_ln243_15 = sext i16 %mul_ln243_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1075 'sext' 'sext_ln243_15' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1076 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_1 = add i32 %sext_ln243_6, i32 %output_reg_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1076 'add' 'add_ln241_1' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1077 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_2 = add i32 %psum, i32 %sext_ln243_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1077 'add' 'add_ln241_2' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1078 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_4 = add i32 %sext_ln243_9, i32 %output_reg_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1078 'add' 'add_ln241_4' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1079 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_5 = add i32 %psum_1, i32 %sext_ln243_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1079 'add' 'add_ln241_5' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1080 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_7 = add i32 %sext_ln243_12, i32 %output_reg_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1080 'add' 'add_ln241_7' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1081 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_8 = add i32 %psum_2, i32 %sext_ln243_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1081 'add' 'add_ln241_8' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1082 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_10 = add i32 %sext_ln243_15, i32 %output_reg_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1082 'add' 'add_ln241_10' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1083 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_11 = add i32 %psum_3, i32 %sext_ln241_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1083 'add' 'add_ln241_11' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 1084 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln173_2, i8 %arrayidx2234_2_promoted767, i8 %arrayidx2234_2_promoted767_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173]   --->   Operation 1084 'store' 'store_ln173' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1085 [1/1] (0.00ns)   --->   "%store_ln243 = store i8 %arrayidx2234_2_promoted767_load, i8 %arrayidx2234_1_promoted739, i8 %arrayidx2234_1_promoted739_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1085 'store' 'store_ln243' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1086 [1/1] (0.00ns)   --->   "%store_ln243 = store i8 %arrayidx2234_1_promoted739_load, i8 %arrayidx2234_promoted711, i8 %arrayidx2234_promoted711_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1086 'store' 'store_ln243' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1087 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_11, i32 %output_reg_0_0_1, i32 %output_reg_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1087 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1088 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_8, i32 %output_reg_1_0_1, i32 %output_reg_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1088 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1089 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_5, i32 %output_reg_2_0_1, i32 %output_reg_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1089 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_58 : Operation 1090 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_2, i32 %output_reg_3_0_1, i32 %output_reg_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1090 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 59 <SV = 34> <Delay = 0.99>
ST_59 : Operation 1091 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln243 = mul i16 %p_cast46, i16 %sext_ln243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1091 'mul' 'mul_ln243' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1092 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln243_1 = mul i16 %p_cast48, i16 %sext_ln243_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1092 'mul' 'mul_ln243_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1093 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln243_2 = mul i16 %p_cast50, i16 %sext_ln243_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1093 'mul' 'mul_ln243_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1094 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln243_3 = mul i16 %p_cast52, i16 %sext_ln243_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1094 'mul' 'mul_ln243_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1095 [1/1] (0.00ns)   --->   "%output_reg_3_1_1_load_1 = load i32 %output_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1095 'load' 'output_reg_3_1_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1096 [1/1] (0.00ns)   --->   "%output_reg_2_1_1_load_1 = load i32 %output_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1096 'load' 'output_reg_2_1_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1097 [1/1] (0.00ns)   --->   "%output_reg_1_1_1_load_1 = load i32 %output_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1097 'load' 'output_reg_1_1_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1098 [1/1] (0.00ns)   --->   "%output_reg_0_1_1_load_1 = load i32 %output_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1098 'load' 'output_reg_0_1_1_load_1' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1099 [1/3] (0.00ns) (grouped into DSP with root node add_ln241)   --->   "%mul_ln243_4 = mul i16 %sext_ln242, i16 %p_cast59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1099 'mul' 'mul_ln243_4' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1100 [1/1] (0.00ns) (grouped into DSP with root node add_ln241)   --->   "%sext_ln243_5 = sext i16 %mul_ln243_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1100 'sext' 'sext_ln243_5' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1101 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_3)   --->   "%mul_ln243_7 = mul i16 %sext_ln242_3, i16 %p_cast65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1101 'mul' 'mul_ln243_7' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1102 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_3)   --->   "%sext_ln243_8 = sext i16 %mul_ln243_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1102 'sext' 'sext_ln243_8' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1103 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_6)   --->   "%mul_ln243_10 = mul i16 %sext_ln242_6, i16 %p_cast71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1103 'mul' 'mul_ln243_10' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1104 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_6)   --->   "%sext_ln243_11 = sext i16 %mul_ln243_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1104 'sext' 'sext_ln243_11' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1105 [1/3] (0.00ns) (grouped into DSP with root node add_ln241_9)   --->   "%mul_ln243_13 = mul i16 %sext_ln242_9, i16 %p_cast77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1105 'mul' 'mul_ln243_13' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1106 [1/1] (0.00ns) (grouped into DSP with root node add_ln241_9)   --->   "%sext_ln243_14 = sext i16 %mul_ln243_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1106 'sext' 'sext_ln243_14' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241 = add i32 %sext_ln243_5, i32 %output_reg_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1107 'add' 'add_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1108 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_1 = add i32 %sext_ln243_6, i32 %output_reg_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1108 'add' 'add_ln241_1' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1109 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_3 = add i32 %sext_ln243_8, i32 %output_reg_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1109 'add' 'add_ln241_3' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1110 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_4 = add i32 %sext_ln243_9, i32 %output_reg_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1110 'add' 'add_ln241_4' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1111 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_6 = add i32 %sext_ln243_11, i32 %output_reg_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1111 'add' 'add_ln241_6' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_7 = add i32 %sext_ln243_12, i32 %output_reg_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1112 'add' 'add_ln241_7' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1113 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_9 = add i32 %sext_ln243_14, i32 %output_reg_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1113 'add' 'add_ln241_9' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1114 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_10 = add i32 %sext_ln243_15, i32 %output_reg_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1114 'add' 'add_ln241_10' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1115 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_10, i32 %output_reg_0_1_1, i32 %output_reg_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1115 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1116 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_7, i32 %output_reg_1_1_1, i32 %output_reg_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1116 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1117 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_4, i32 %output_reg_2_1_1, i32 %output_reg_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1117 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_59 : Operation 1118 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_1, i32 %output_reg_3_1_1, i32 %output_reg_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1118 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 60 <SV = 35> <Delay = 0.64>
ST_60 : Operation 1119 [1/1] (0.00ns)   --->   "%output_reg_3_2_1_load_1 = load i32 %output_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1119 'load' 'output_reg_3_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1120 [1/1] (0.00ns)   --->   "%output_reg_2_2_1_load_1 = load i32 %output_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1120 'load' 'output_reg_2_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1121 [1/1] (0.00ns)   --->   "%output_reg_1_2_1_load_1 = load i32 %output_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1121 'load' 'output_reg_1_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1122 [1/1] (0.00ns)   --->   "%output_reg_0_2_1_load_1 = load i32 %output_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1122 'load' 'output_reg_0_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1123 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln243 = mul i16 %p_cast46, i16 %sext_ln243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1123 'mul' 'mul_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1124 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln241 = sext i16 %mul_ln243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1124 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1125 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %output_reg_3_2_1_load_1, i32 %sext_ln241" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1125 'add' 'output_reg_3_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1126 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln243_1 = mul i16 %p_cast48, i16 %sext_ln243_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1126 'mul' 'mul_ln243_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1127 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln241_1 = sext i16 %mul_ln243_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1127 'sext' 'sext_ln241_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1128 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %output_reg_2_2_1_load_1, i32 %sext_ln241_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1128 'add' 'output_reg_2_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1129 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln243_2 = mul i16 %p_cast50, i16 %sext_ln243_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1129 'mul' 'mul_ln243_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1130 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln241_2 = sext i16 %mul_ln243_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1130 'sext' 'sext_ln241_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1131 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %output_reg_1_2_1_load_1, i32 %sext_ln241_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1131 'add' 'output_reg_1_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1132 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln243_3 = mul i16 %p_cast52, i16 %sext_ln243_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243]   --->   Operation 1132 'mul' 'mul_ln243_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1133 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln241_3 = sext i16 %mul_ln243_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1133 'sext' 'sext_ln241_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1134 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %output_reg_0_2_1_load_1, i32 %sext_ln241_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1134 'add' 'output_reg_0_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1135 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241 = add i32 %sext_ln243_5, i32 %output_reg_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1135 'add' 'add_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1136 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_3 = add i32 %sext_ln243_8, i32 %output_reg_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1136 'add' 'add_ln241_3' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_6 = add i32 %sext_ln243_11, i32 %output_reg_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1137 'add' 'add_ln241_6' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1138 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln241_9 = add i32 %sext_ln243_14, i32 %output_reg_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1138 'add' 'add_ln241_9' <Predicate = (!icmp_ln164)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1139 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_9, i32 %output_reg_0_2_1, i32 %output_reg_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1139 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_60 : Operation 1140 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_6, i32 %output_reg_1_2_1, i32 %output_reg_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1140 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_60 : Operation 1141 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241_3, i32 %output_reg_2_2_1, i32 %output_reg_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1141 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_60 : Operation 1142 [1/1] (0.00ns)   --->   "%store_ln241 = store i32 %add_ln241, i32 %output_reg_3_2_1, i32 %output_reg_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1142 'store' 'store_ln241' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_60 : Operation 1143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb961"   --->   Operation 1143 'br' 'br_ln0' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 61 <SV = 36> <Delay = 2.58>
ST_61 : Operation 1144 [1/1] (0.00ns)   --->   "%specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 1144 'specpipeline' 'specpipeline_ln164' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1145 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164]   --->   Operation 1145 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1146 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %output_reg_3_2_1_load_1, i32 %sext_ln241" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1146 'add' 'output_reg_3_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1147 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 1147 'store' 'store_ln240' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1148 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %output_reg_2_2_1_load_1, i32 %sext_ln241_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1148 'add' 'output_reg_2_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1149 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 1149 'store' 'store_ln240' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1150 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %output_reg_1_2_1_load_1, i32 %sext_ln241_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1150 'add' 'output_reg_1_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1151 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 1151 'store' 'store_ln240' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1152 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %output_reg_0_2_1_load_1, i32 %sext_ln241_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241]   --->   Operation 1152 'add' 'output_reg_0_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1153 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 1153 'store' 'store_ln240' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1154 [1/1] (0.71ns)   --->   "%add_ln285_3 = add i9, i9 %trunc_ln174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1154 'add' 'add_ln285_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1155 [1/1] (0.71ns)   --->   "%add_ln293 = add i9 %add_ln285_3, i9 %mul_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1155 'add' 'add_ln293' <Predicate = (icmp_ln285)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i9 %add_ln293" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1156 'zext' 'zext_ln292' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_61 : Operation 1157 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln292" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1157 'getelementptr' 'output_l1_3_addr_2' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_61 : Operation 1158 [1/1] (1.15ns)   --->   "%store_ln293 = store i32 %output_reg_3_3_1, i9 %output_l1_3_addr_2, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1158 'store' 'store_ln293' <Predicate = (icmp_ln285)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1159 [1/1] (0.00ns)   --->   "%br_ln296 = br void %.split24.1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1159 'br' 'br_ln296' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_61 : Operation 1160 [1/1] (0.71ns)   --->   "%add_ln285_4 = add i9 %trunc_ln174, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1160 'add' 'add_ln285_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1161 [1/1] (0.71ns)   --->   "%add_ln293_1 = add i9 %add_ln285_4, i9 %mul_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1161 'add' 'add_ln293_1' <Predicate = (icmp_ln285_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i9 %add_ln293_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1162 'zext' 'zext_ln292_1' <Predicate = (icmp_ln285_1)> <Delay = 0.00>
ST_61 : Operation 1163 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln292_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1163 'getelementptr' 'output_l1_2_addr_2' <Predicate = (icmp_ln285_1)> <Delay = 0.00>
ST_61 : Operation 1164 [1/1] (1.15ns)   --->   "%store_ln293 = store i32 %output_reg_2_3_1, i9 %output_l1_2_addr_2, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1164 'store' 'store_ln293' <Predicate = (icmp_ln285_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln296 = br void %.split24.2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1165 'br' 'br_ln296' <Predicate = (icmp_ln285_1)> <Delay = 0.00>
ST_61 : Operation 1166 [1/1] (0.71ns)   --->   "%add_ln285_5 = add i9 %trunc_ln174, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285]   --->   Operation 1166 'add' 'add_ln285_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1167 [1/1] (0.71ns)   --->   "%add_ln293_2 = add i9 %add_ln285_5, i9 %mul_ln98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1167 'add' 'add_ln293_2' <Predicate = (icmp_ln285_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln292_2 = zext i9 %add_ln293_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1168 'zext' 'zext_ln292_2' <Predicate = (icmp_ln285_2)> <Delay = 0.00>
ST_61 : Operation 1169 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln292_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1169 'getelementptr' 'output_l1_1_addr_2' <Predicate = (icmp_ln285_2)> <Delay = 0.00>
ST_61 : Operation 1170 [1/1] (1.15ns)   --->   "%store_ln293 = store i32 %output_reg_1_3_1, i9 %output_l1_1_addr_2, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1170 'store' 'store_ln293' <Predicate = (icmp_ln285_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln296 = br void %.split24.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1171 'br' 'br_ln296' <Predicate = (icmp_ln285_2)> <Delay = 0.00>
ST_61 : Operation 1172 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292]   --->   Operation 1172 'getelementptr' 'output_l1_0_addr_2' <Predicate = (icmp_ln285_3)> <Delay = 0.00>
ST_61 : Operation 1173 [1/1] (1.15ns)   --->   "%store_ln293 = store i32 %output_reg_0_3_1, i9 %output_l1_0_addr_2, i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 1173 'store' 'store_ln293' <Predicate = (icmp_ln285_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1174 [1/1] (0.00ns)   --->   "%br_ln296 = br void %.split24._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1174 'br' 'br_ln296' <Predicate = (icmp_ln285_3)> <Delay = 0.00>

State 62 <SV = 34> <Delay = 0.70>
ST_62 : Operation 1175 [1/1] (0.00ns)   --->   "%output_reg_3_2_1_load = load i32 %output_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1175 'load' 'output_reg_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1176 [1/1] (0.00ns)   --->   "%output_reg_3_1_1_load = load i32 %output_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1176 'load' 'output_reg_3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1177 [1/1] (0.00ns)   --->   "%output_reg_3_0_1_load = load i32 %output_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1177 'load' 'output_reg_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1178 [1/1] (0.00ns)   --->   "%output_reg_2_2_1_load = load i32 %output_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1178 'load' 'output_reg_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1179 [1/1] (0.00ns)   --->   "%output_reg_2_1_1_load = load i32 %output_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1179 'load' 'output_reg_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1180 [1/1] (0.00ns)   --->   "%output_reg_2_0_1_load = load i32 %output_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1180 'load' 'output_reg_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1181 [1/1] (0.00ns)   --->   "%output_reg_1_2_1_load = load i32 %output_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1181 'load' 'output_reg_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1182 [1/1] (0.00ns)   --->   "%output_reg_1_1_1_load = load i32 %output_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1182 'load' 'output_reg_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1183 [1/1] (0.00ns)   --->   "%output_reg_1_0_1_load = load i32 %output_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1183 'load' 'output_reg_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1184 [1/1] (0.00ns)   --->   "%output_reg_0_2_1_load = load i32 %output_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1184 'load' 'output_reg_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1185 [1/1] (0.00ns)   --->   "%output_reg_0_1_1_load = load i32 %output_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1185 'load' 'output_reg_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1186 [1/1] (0.00ns)   --->   "%output_reg_0_0_1_load = load i32 %output_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1186 'load' 'output_reg_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1187 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_3_2_1_load, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1187 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1188 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_3_1_1_load, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1188 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1189 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_3_0_1_load, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1189 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1190 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_2_2_1_load, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1190 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1191 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_2_1_1_load, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1191 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1192 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_2_0_1_load, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1192 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1193 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_1_2_1_load, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1193 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1194 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_1_1_1_load, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1194 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1195 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_1_0_1_load, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1195 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1196 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_0_2_1_load, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1196 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1197 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_0_1_1_load, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1197 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1198 [1/1] (0.00ns)   --->   "%store_ln239 = store i32 %output_reg_0_0_1_load, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:239]   --->   Operation 1198 'store' 'store_ln239' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1199 [1/1] (0.70ns)   --->   "%add_ln119 = add i8 %select_ln117, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119]   --->   Operation 1199 'add' 'add_ln119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb963"   --->   Operation 1200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 14> <Delay = 0.53>
ST_63 : Operation 1201 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 1201 'mul' 'bound116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 15> <Delay = 0.53>
ST_64 : Operation 1202 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 1202 'mul' 'bound116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 16> <Delay = 0.67>
ST_65 : Operation 1203 [1/1] (0.00ns)   --->   "%bound109 = zext i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 1203 'zext' 'bound109' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1204 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound116 = mul i24 %tmp_21_cast, i24 %div73_cast_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62]   --->   Operation 1204 'mul' 'bound116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1205 [1/1] (0.67ns)   --->   "%icmp_ln310 = icmp_eq  i16 %mul163, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 1205 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1206 [1/1] (0.60ns)   --->   "%br_ln308 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1206 'br' 'br_ln308' <Predicate = true> <Delay = 0.60>

State 66 <SV = 17> <Delay = 1.99>
ST_66 : Operation 1207 [1/1] (0.00ns)   --->   "%indvar_flatten128 = phi i24, void %._crit_edge306.loopexit.preheader, i24 %add_ln308, void %._crit_edge306.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1207 'phi' 'indvar_flatten128' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1208 [1/1] (0.00ns)   --->   "%k_2 = phi i6, void %._crit_edge306.loopexit.preheader, i6 %select_ln308_1, void %._crit_edge306.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1208 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1209 [1/1] (0.00ns)   --->   "%indvar_flatten111 = phi i19, void %._crit_edge306.loopexit.preheader, i19 %select_ln309_3, void %._crit_edge306.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1209 'phi' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1210 [1/1] (0.76ns)   --->   "%icmp_ln308 = icmp_eq  i24 %indvar_flatten128, i24 %bound116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1210 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1211 [1/1] (0.83ns)   --->   "%add_ln308 = add i24 %indvar_flatten128, i24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1211 'add' 'add_ln308' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1212 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %._crit_edge306.loopexit, void %._crit_edge245.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1212 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1213 [1/1] (0.71ns)   --->   "%icmp_ln309 = icmp_eq  i19 %indvar_flatten111, i19 %bound109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1213 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1214 [1/1] (0.70ns)   --->   "%add_ln308_1 = add i6, i6 %k_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1214 'add' 'add_ln308_1' <Predicate = (!icmp_ln308)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1215 [1/1] (0.29ns)   --->   "%select_ln308_1 = select i1 %icmp_ln309, i6 %add_ln308_1, i6 %k_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1215 'select' 'select_ln308_1' <Predicate = (!icmp_ln308)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i6 %select_ln308_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1216 'zext' 'zext_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_66 : Operation 1217 [3/3] (0.99ns) (grouped into DSP with root node add_ln311)   --->   "%mul_ln308 = mul i9 %zext_ln308, i9 %empty_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1217 'mul' 'mul_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1218 [1/1] (0.80ns)   --->   "%add_ln309_1 = add i19, i19 %indvar_flatten111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1218 'add' 'add_ln309_1' <Predicate = (!icmp_ln308)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1219 [1/1] (0.31ns)   --->   "%select_ln309_3 = select i1 %icmp_ln309, i19, i19 %add_ln309_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1219 'select' 'select_ln309_3' <Predicate = (!icmp_ln308)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 67 <SV = 18> <Delay = 0.99>
ST_67 : Operation 1220 [2/3] (0.99ns) (grouped into DSP with root node add_ln311)   --->   "%mul_ln308 = mul i9 %zext_ln308, i9 %empty_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1220 'mul' 'mul_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 19> <Delay = 1.98>
ST_68 : Operation 1221 [1/1] (0.00ns)   --->   "%ki = phi i3, void %._crit_edge306.loopexit.preheader, i3 %select_ln309_2, void %._crit_edge306.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1221 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1222 [1/1] (0.00ns)   --->   "%wh_3 = phi i16, void %._crit_edge306.loopexit.preheader, i16 %add_ln310, void %._crit_edge306.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 1222 'phi' 'wh_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1223 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1223 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1224 [1/1] (0.27ns)   --->   "%select_ln308 = select i1 %icmp_ln309, i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1224 'select' 'select_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1225 [1/3] (0.00ns) (grouped into DSP with root node add_ln311)   --->   "%mul_ln308 = mul i9 %zext_ln308, i9 %empty_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1225 'mul' 'mul_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln309_1)   --->   "%trunc_ln311 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1226 'trunc' 'trunc_ln311' <Predicate = (!icmp_ln308 & !icmp_ln309)> <Delay = 0.00>
ST_68 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln309_1)   --->   "%select_ln308_2 = select i1 %icmp_ln309, i2, i2 %trunc_ln311" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1227 'select' 'select_ln308_2' <Predicate = (!icmp_ln308)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1228 [1/1] (0.67ns)   --->   "%icmp_ln310_1 = icmp_eq  i16 %wh_3, i16 %mul163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 1228 'icmp' 'icmp_ln310_1' <Predicate = (!icmp_ln308 & !icmp_ln309)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1229 [1/1] (0.27ns)   --->   "%select_ln308_3 = select i1 %icmp_ln309, i1 %icmp_ln310, i1 %icmp_ln310_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308]   --->   Operation 1229 'select' 'select_ln308_3' <Predicate = (!icmp_ln308)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1230 [1/1] (0.57ns)   --->   "%add_ln309 = add i3, i3 %select_ln308" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1230 'add' 'add_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln309)   --->   "%or_ln309 = or i1 %select_ln308_3, i1 %icmp_ln309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1231 'or' 'or_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1232 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln309 = select i1 %or_ln309, i16, i16 %wh_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1232 'select' 'select_ln309' <Predicate = (!icmp_ln308)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node select_ln309_1)   --->   "%trunc_ln311_1 = trunc i3 %add_ln309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1233 'trunc' 'trunc_ln311_1' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_68 : Operation 1234 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln309_1 = select i1 %select_ln308_3, i2 %trunc_ln311_1, i2 %select_ln308_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1234 'select' 'select_ln309_1' <Predicate = (!icmp_ln308)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1235 [1/1] (0.27ns)   --->   "%select_ln309_2 = select i1 %select_ln308_3, i3 %add_ln309, i3 %select_ln308" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1235 'select' 'select_ln309_2' <Predicate = (!icmp_ln308)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1236 [1/1] (0.00ns)   --->   "%empty_58 = trunc i16 %select_ln309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309]   --->   Operation 1236 'trunc' 'empty_58' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_68 : Operation 1237 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln311 = add i9 %empty_58, i9 %mul_ln308" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1237 'add' 'add_ln311' <Predicate = (!icmp_ln308)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 1238 [1/1] (0.78ns)   --->   "%add_ln310 = add i16, i16 %select_ln309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 1238 'add' 'add_ln310' <Predicate = (!icmp_ln308)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 1.80>
ST_69 : Operation 1239 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln311 = add i9 %empty_58, i9 %mul_ln308" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1239 'add' 'add_ln311' <Predicate = (!icmp_ln308)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i9 %add_ln311" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1240 'zext' 'zext_ln311' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_69 : Operation 1241 [1/1] (0.00ns)   --->   "%output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln311" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1241 'getelementptr' 'output_l1_0_addr_3' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_69 : Operation 1242 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1242 'load' 'output_l1_0_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_69 : Operation 1243 [1/1] (0.00ns)   --->   "%output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln311" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1243 'getelementptr' 'output_l1_1_addr_3' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_69 : Operation 1244 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1244 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_69 : Operation 1245 [1/1] (0.00ns)   --->   "%output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln311" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1245 'getelementptr' 'output_l1_2_addr_3' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_69 : Operation 1246 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1246 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_69 : Operation 1247 [1/1] (0.00ns)   --->   "%output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln311" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1247 'getelementptr' 'output_l1_3_addr_3' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_69 : Operation 1248 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1248 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 70 <SV = 21> <Delay = 3.14>
ST_70 : Operation 1249 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_308_26_VITIS_LOOP_309_27_VITIS_LOOP_310_28_str"   --->   Operation 1249 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1250 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1250 'speclooptripcount' 'empty_57' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1251 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_309_27_VITIS_LOOP_310_28_str"   --->   Operation 1252 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1253 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1253 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1254 [1/1] (0.00ns)   --->   "%specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 1254 'specloopname' 'specloopname_ln310' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1255 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1255 'load' 'output_l1_0_load' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1256 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1256 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1257 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1257 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1258 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1258 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln308)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1259 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln309_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1259 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln308)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1260 [1/1] (0.00ns)   --->   "%p_cast82 = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311]   --->   Operation 1260 'zext' 'p_cast82' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_70 : Operation 1261 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_cast82"   --->   Operation 1261 'write' 'write_ln543' <Predicate = (!icmp_ln308)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_70 : Operation 1262 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 1262 'br' 'br_ln0' <Predicate = (!icmp_ln308)> <Delay = 0.00>

State 71 <SV = 20> <Delay = 0.00>
ST_71 : Operation 1263 [1/1] (0.00ns)   --->   "%ret_ln328 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:328]   --->   Operation 1263 'ret' 'ret_ln328' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [50]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [53]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [57]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [60]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [63]  (1.6 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78) with incoming values : ('add_ln78', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78) [68]  (0 ns)
	'add' operation ('add_ln78', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78) [72]  (0.705 ns)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [76]  (1.6 ns)
	'store' operation ('store_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) of variable 'trunc_ln708' on array 'bias_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [87]  (1.16 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59) [101]  (1.55 ns)
	'mul' operation of DSP[105] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74) [105]  (0.535 ns)

 <State 9>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[105] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74) [105]  (0.535 ns)

 <State 10>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[105] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74) [105]  (0.535 ns)

 <State 11>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) with incoming values : ('add_ln82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [108]  (0.603 ns)

 <State 12>: 0.981ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) with incoming values : ('add_ln82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [108]  (0 ns)
	'add' operation ('add_ln82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) [111]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [115]  (1.6 ns)
	'store' operation ('store_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) of variable 'trunc_ln708_1' on array 'weight_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [126]  (1.16 ns)

 <State 14>: 2.23ns
The critical path consists of the following:
	'mul' operation ('mul56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69) [140]  (1.55 ns)
	'icmp' operation ('cmp57307', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:69) [141]  (0.676 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'mul' operation ('mul163', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62) [262]  (1.55 ns)
	'add' operation ('input_rows', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:59) [266]  (0.785 ns)

 <State 16>: 0.785ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [160]  (0 ns)
	'add' operation ('add_ln90', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [164]  (0.785 ns)

 <State 17>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [169]  (1.6 ns)
	'store' operation ('store_ln93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93) of variable 'trunc_ln708_2' on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21 [174]  (1.16 ns)

 <State 18>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [179]  (0.603 ns)

 <State 19>: 0.785ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [179]  (0 ns)
	'add' operation ('add_ln90_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [183]  (0.785 ns)

 <State 20>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [188]  (1.6 ns)
	'store' operation ('store_ln93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93) of variable 'trunc_ln708_3' on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21 [193]  (1.16 ns)

 <State 21>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [198]  (0.603 ns)

 <State 22>: 0.785ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [198]  (0 ns)
	'add' operation ('add_ln90_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [202]  (0.785 ns)

 <State 23>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [207]  (1.6 ns)
	'store' operation ('store_ln93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93) of variable 'trunc_ln708_4' on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21 [212]  (1.16 ns)

 <State 24>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [217]  (0.603 ns)

 <State 25>: 0.798ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) with incoming values : ('add_ln90_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [217]  (0 ns)
	'add' operation ('add_ln90_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90) [221]  (0.785 ns)
	blocking operation 0.013 ns on control path)

 <State 26>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [226]  (1.6 ns)
	'store' operation ('store_ln93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93) of variable 'trunc_ln708_5' on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21 [231]  (1.16 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 2.55ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) with incoming values : ('select_ln98_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [279]  (0 ns)
	'add' operation ('add_ln98_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [289]  (0.706 ns)
	'select' operation ('select_ln98_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [290]  (0.293 ns)
	'mul' operation ('mul_ln98_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [295]  (1.55 ns)

 <State 29>: 1.86ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105) with incoming values : ('add_ln105', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105) [312]  (0 ns)
	'add' operation ('empty_46', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [321]  (0.705 ns)
	'getelementptr' operation ('bias_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [325]  (0 ns)
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [326]  (1.16 ns)

 <State 30>: 1.55ns
The critical path consists of the following:
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [326]  (1.16 ns)
	'mux' operation ('tmp_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [333]  (0.393 ns)

 <State 31>: 2ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106) with incoming values : ('select_ln106_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106) [338]  (0 ns)
	'add' operation ('add_ln106_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106) [349]  (0.705 ns)
	'select' operation ('select_ln106_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106) [350]  (0.303 ns)
	'mul' operation of DSP[357] ('mul_ln106', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106) [352]  (0.996 ns)

 <State 32>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[357] ('mul_ln106', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:106) [352]  (0.996 ns)

 <State 33>: 1.36ns
The critical path consists of the following:
	'add' operation ('add_ln111_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111) [356]  (0.715 ns)
	'add' operation of DSP[357] ('add_ln111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111) [357]  (0.645 ns)

 <State 34>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[357] ('add_ln111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111) [357]  (0.645 ns)
	'getelementptr' operation ('output_l1_2_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110) [361]  (0 ns)
	'store' operation ('store_ln111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111) of variable 'conv88', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27 [365]  (1.16 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('add117_2_cast', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [387]  (0.535 ns)

 <State 37>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('add117_2_cast', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:98) [387]  (0.535 ns)

 <State 38>: 1.7ns
The critical path consists of the following:
	'mul' operation ('mul_ln117', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [419]  (1.7 ns)

 <State 39>: 5.19ns
The critical path consists of the following:
	'phi' operation ('r', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) with incoming values : ('select_ln117_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [423]  (0 ns)
	'add' operation ('add_ln117_17', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [433]  (0.705 ns)
	'select' operation ('select_ln117_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [434]  (0.303 ns)
	'mul' operation ('mul_ln117_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [437]  (1.55 ns)
	'add' operation ('add_ln117_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [438]  (0.735 ns)
	'add' operation ('add_ln134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [474]  (0.735 ns)
	'getelementptr' operation ('weight_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [479]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [480]  (1.16 ns)

 <State 40>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [480]  (1.16 ns)
	'mux' operation ('tmp_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [487]  (0.393 ns)

 <State 41>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [508]  (1.16 ns)
	'mux' operation ('tmp_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [515]  (0.393 ns)

 <State 42>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [536]  (1.16 ns)
	'mux' operation ('tmp_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [543]  (0.393 ns)

 <State 43>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [564]  (1.16 ns)
	'mux' operation ('tmp_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [571]  (0.393 ns)

 <State 44>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_8', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [592]  (1.16 ns)
	'mux' operation ('tmp_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [599]  (0.393 ns)

 <State 45>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [620]  (1.16 ns)
	'mux' operation ('tmp_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [627]  (0.393 ns)

 <State 46>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [648]  (1.16 ns)
	'mux' operation ('tmp_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [655]  (0.393 ns)

 <State 47>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [676]  (1.16 ns)
	'mux' operation ('tmp_16', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:133) [683]  (0.393 ns)

 <State 48>: 3.7ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) with incoming values : ('select_ln143_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [701]  (0 ns)
	'add' operation ('add_ln143_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [712]  (0.705 ns)
	'select' operation ('select_ln143_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [713]  (0.303 ns)
	'add' operation of DSP[719] ('add_ln143_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [716]  (1.7 ns)
	'mul' operation of DSP[719] ('mul_ln143_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [718]  (0.996 ns)

 <State 49>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[727] ('mul_ln143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [715]  (0.996 ns)

 <State 50>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[719] ('mul_ln143_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [718]  (0 ns)
	'add' operation of DSP[719] ('add_ln143_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [719]  (0.645 ns)

 <State 51>: 2.6ns
The critical path consists of the following:
	'add' operation of DSP[719] ('add_ln143_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [719]  (0.645 ns)
	'add' operation ('empty_51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [725]  (0.797 ns)
	'getelementptr' operation ('data_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153) [729]  (0 ns)
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21 [730]  (1.16 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:21 [730]  (1.16 ns)
	'store' operation ('store_ln150', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150) of variable 'data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153 on array 'data_l1[0][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [732]  (1.16 ns)

 <State 53>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171) with incoming values : ('add_ln164', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164) [766]  (0.603 ns)

 <State 54>: 1.47ns
The critical path consists of the following:
	'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171) with incoming values : ('add_ln164', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164) [766]  (0 ns)
	'add' operation ('add_ln171_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:171) [805]  (0.785 ns)
	'icmp' operation ('icmp_ln285_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) [884]  (0.687 ns)

 <State 55>: 2.15ns
The critical path consists of the following:
	'load' operation ('data_l1_0_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174) on array 'data_l1[0][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [791]  (1.16 ns)
	'mul' operation of DSP[949] ('mul_ln243_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243) [936]  (0.996 ns)

 <State 56>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln173', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173) [806]  (0.715 ns)
	'add' operation ('add_ln183', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183) [812]  (0.715 ns)
	'getelementptr' operation ('output_l1_3_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183) [814]  (0 ns)
	'load' operation ('output_l1_3_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183) on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27 [815]  (1.16 ns)

 <State 57>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174) on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [803]  (1.16 ns)
	'select' operation ('select_ln173_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173) [804]  (0.303 ns)
	'mul' operation of DSP[947] ('mul_ln243_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243) [932]  (0.996 ns)

 <State 58>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_3_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:174) on array 'data_l1[3][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [810]  (1.16 ns)
	'select' operation ('select_ln173_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173) [811]  (0.303 ns)
	'mul' operation of DSP[849] ('mul_ln243_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243) [847]  (0.996 ns)

 <State 59>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[834] ('mul_ln243', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:243) [832]  (0.996 ns)

 <State 60>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[938] ('add_ln241', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241) [938]  (0.645 ns)

 <State 61>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln285_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:285) [852]  (0.715 ns)
	'add' operation ('add_ln293', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293) [856]  (0.715 ns)
	'getelementptr' operation ('output_l1_3_addr_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:292) [858]  (0 ns)
	'store' operation ('store_ln293', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293) of variable 'output_reg[3][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:241 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27 [859]  (1.16 ns)

 <State 62>: 0.705ns
The critical path consists of the following:
	'add' operation ('add_ln119', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119) [1000]  (0.705 ns)

 <State 63>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1010] ('bound116', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62) [1010]  (0.535 ns)

 <State 64>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1010] ('bound116', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:62) [1010]  (0.535 ns)

 <State 65>: 0.676ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln310', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310) [1011]  (0.676 ns)

 <State 66>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309) with incoming values : ('select_ln309_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309) [1016]  (0 ns)
	'icmp' operation ('icmp_ln309', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309) [1026]  (0.71 ns)
	'select' operation ('select_ln308_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308) [1029]  (0.293 ns)
	'mul' operation of DSP[1047] ('mul_ln308', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308) [1031]  (0.996 ns)

 <State 67>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1047] ('mul_ln308', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308) [1031]  (0.996 ns)

 <State 68>: 1.98ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310) with incoming values : ('add_ln310', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310) [1018]  (0 ns)
	'icmp' operation ('icmp_ln310_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310) [1035]  (0.676 ns)
	'select' operation ('select_ln308_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:308) [1036]  (0.278 ns)
	'or' operation ('or_ln309', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309) [1039]  (0 ns)
	'select' operation ('select_ln309', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:309) [1040]  (0.243 ns)
	'add' operation ('add_ln310', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310) [1060]  (0.785 ns)

 <State 69>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[1047] ('add_ln311', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311) [1047]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311) [1049]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27 [1050]  (1.16 ns)

 <State 70>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:27 [1050]  (1.16 ns)
	'mux' operation ('__Repl2__', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:311) [1057]  (0.393 ns)
	fifo write on port 'conv_out_V' [1059]  (1.6 ns)

 <State 71>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
