// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pgconv64_64u_s_HH_
#define _pgconv64_64u_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_engine_64.h"
#include "relu.h"
#include "sum_engine.h"
#include "batch_norm.h"
#include "ResNet_mux_42_1_1_1.h"

namespace ap_rtl {

struct pgconv64_64u_s : public sc_module {
    // Port declarations 77
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > bottom1_V_address0;
    sc_out< sc_logic > bottom1_V_ce0;
    sc_in< sc_lv<64> > bottom1_V_q0;
    sc_out< sc_lv<7> > bottom1_V_address1;
    sc_out< sc_logic > bottom1_V_ce1;
    sc_in< sc_lv<64> > bottom1_V_q1;
    sc_in< sc_lv<3> > c;
    sc_out< sc_lv<7> > top_0_V_address0;
    sc_out< sc_logic > top_0_V_ce0;
    sc_out< sc_logic > top_0_V_we0;
    sc_out< sc_lv<12> > top_0_V_d0;
    sc_out< sc_lv<7> > top_1_V_address0;
    sc_out< sc_logic > top_1_V_ce0;
    sc_out< sc_logic > top_1_V_we0;
    sc_out< sc_lv<12> > top_1_V_d0;
    sc_out< sc_lv<7> > top_2_V_address0;
    sc_out< sc_logic > top_2_V_ce0;
    sc_out< sc_logic > top_2_V_we0;
    sc_out< sc_lv<12> > top_2_V_d0;
    sc_out< sc_lv<7> > top_3_V_address0;
    sc_out< sc_logic > top_3_V_ce0;
    sc_out< sc_logic > top_3_V_we0;
    sc_out< sc_lv<12> > top_3_V_d0;
    sc_out< sc_lv<7> > top_4_V_address0;
    sc_out< sc_logic > top_4_V_ce0;
    sc_out< sc_logic > top_4_V_we0;
    sc_out< sc_lv<12> > top_4_V_d0;
    sc_out< sc_lv<7> > top_5_V_address0;
    sc_out< sc_logic > top_5_V_ce0;
    sc_out< sc_logic > top_5_V_we0;
    sc_out< sc_lv<12> > top_5_V_d0;
    sc_out< sc_lv<7> > top_6_V_address0;
    sc_out< sc_logic > top_6_V_ce0;
    sc_out< sc_logic > top_6_V_we0;
    sc_out< sc_lv<12> > top_6_V_d0;
    sc_out< sc_lv<7> > top_7_V_address0;
    sc_out< sc_logic > top_7_V_ce0;
    sc_out< sc_logic > top_7_V_we0;
    sc_out< sc_lv<12> > top_7_V_d0;
    sc_out< sc_lv<7> > top_8_V_address0;
    sc_out< sc_logic > top_8_V_ce0;
    sc_out< sc_logic > top_8_V_we0;
    sc_out< sc_lv<12> > top_8_V_d0;
    sc_out< sc_lv<7> > top_9_V_address0;
    sc_out< sc_logic > top_9_V_ce0;
    sc_out< sc_logic > top_9_V_we0;
    sc_out< sc_lv<12> > top_9_V_d0;
    sc_out< sc_lv<7> > top_10_V_address0;
    sc_out< sc_logic > top_10_V_ce0;
    sc_out< sc_logic > top_10_V_we0;
    sc_out< sc_lv<12> > top_10_V_d0;
    sc_out< sc_lv<7> > top_11_V_address0;
    sc_out< sc_logic > top_11_V_ce0;
    sc_out< sc_logic > top_11_V_we0;
    sc_out< sc_lv<12> > top_11_V_d0;
    sc_out< sc_lv<7> > top_12_V_address0;
    sc_out< sc_logic > top_12_V_ce0;
    sc_out< sc_logic > top_12_V_we0;
    sc_out< sc_lv<12> > top_12_V_d0;
    sc_out< sc_lv<7> > top_13_V_address0;
    sc_out< sc_logic > top_13_V_ce0;
    sc_out< sc_logic > top_13_V_we0;
    sc_out< sc_lv<12> > top_13_V_d0;
    sc_out< sc_lv<7> > top_14_V_address0;
    sc_out< sc_logic > top_14_V_ce0;
    sc_out< sc_logic > top_14_V_we0;
    sc_out< sc_lv<12> > top_14_V_d0;
    sc_out< sc_lv<7> > top_15_V_address0;
    sc_out< sc_logic > top_15_V_ce0;
    sc_out< sc_logic > top_15_V_we0;
    sc_out< sc_lv<12> > top_15_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    pgconv64_64u_s(sc_module_name name);
    SC_HAS_PROCESS(pgconv64_64u_s);

    ~pgconv64_64u_s();

    sc_trace_file* mVcdFile;

    compute_engine_64* grp_compute_engine_64_fu_440;
    compute_engine_64* grp_compute_engine_64_fu_449;
    compute_engine_64* grp_compute_engine_64_fu_458;
    compute_engine_64* grp_compute_engine_64_fu_467;
    compute_engine_64* grp_compute_engine_64_fu_476;
    compute_engine_64* grp_compute_engine_64_fu_486;
    relu* grp_relu_fu_503;
    sum_engine* grp_sum_engine_fu_508;
    batch_norm* grp_batch_norm_fu_521;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U608;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U609;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U610;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U611;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U612;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U613;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U614;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U615;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U616;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U617;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U618;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U619;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U620;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U621;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U622;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U623;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U624;
    ResNet_mux_42_1_1_1<1,1,1,1,1,1,2,1>* ResNet_mux_42_1_1_1_U625;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_407;
    sc_signal< sc_lv<4> > row_0_reg_418;
    sc_signal< sc_lv<4> > col_0_reg_429;
    sc_signal< sc_lv<8> > grp_sum_engine_fu_508_ap_return;
    sc_signal< sc_lv<8> > reg_536;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln103_reg_1299;
    sc_signal< sc_lv<1> > icmp_ln103_reg_1299_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln103_reg_1299_pp0_iter2_reg;
    sc_signal< sc_lv<5> > reg_540;
    sc_signal< sc_lv<12> > grp_batch_norm_fu_521_ap_return;
    sc_signal< sc_lv<12> > reg_544;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<12> > grp_relu_fu_503_ap_return;
    sc_signal< sc_lv<12> > reg_549;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<2> > trunc_ln109_fu_575_p1;
    sc_signal< sc_lv<2> > trunc_ln109_reg_1277;
    sc_signal< sc_lv<1> > icmp_ln103_fu_591_p2;
    sc_signal< sc_lv<1> > icmp_ln103_reg_1299_pp0_iter3_reg;
    sc_signal< sc_lv<7> > add_ln103_fu_597_p2;
    sc_signal< sc_lv<7> > add_ln103_reg_1303;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln109_fu_609_p3;
    sc_signal< sc_lv<4> > select_ln109_reg_1308;
    sc_signal< sc_lv<4> > select_ln109_1_fu_617_p3;
    sc_signal< sc_lv<4> > select_ln109_1_reg_1315;
    sc_signal< sc_lv<4> > select_ln109_2_fu_625_p3;
    sc_signal< sc_lv<4> > select_ln109_2_reg_1321;
    sc_signal< sc_lv<4> > select_ln109_3_fu_639_p3;
    sc_signal< sc_lv<4> > select_ln109_3_reg_1328;
    sc_signal< sc_lv<8> > add_ln109_2_fu_669_p2;
    sc_signal< sc_lv<8> > add_ln109_2_reg_1334;
    sc_signal< sc_lv<8> > zext_ln109_2_fu_680_p1;
    sc_signal< sc_lv<8> > zext_ln109_2_reg_1339;
    sc_signal< sc_lv<8> > zext_ln110_fu_695_p1;
    sc_signal< sc_lv<8> > zext_ln110_reg_1350;
    sc_signal< sc_lv<8> > add_ln112_fu_731_p2;
    sc_signal< sc_lv<8> > add_ln112_reg_1361;
    sc_signal< sc_lv<4> > col_fu_747_p2;
    sc_signal< sc_lv<4> > col_reg_1372;
    sc_signal< sc_lv<8> > zext_ln111_fu_752_p1;
    sc_signal< sc_lv<8> > zext_ln111_reg_1377;
    sc_signal< sc_lv<8> > add_ln115_2_fu_882_p2;
    sc_signal< sc_lv<8> > add_ln115_2_reg_1388;
    sc_signal< sc_lv<64> > zext_ln113_fu_891_p1;
    sc_signal< sc_lv<64> > zext_ln113_reg_1393;
    sc_signal< sc_lv<64> > zext_ln113_reg_1393_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln113_reg_1393_pp0_iter2_reg;
    sc_signal< sc_lv<8> > add_ln116_fu_896_p2;
    sc_signal< sc_lv<8> > add_ln116_reg_1418;
    sc_signal< sc_lv<8> > add_ln117_fu_910_p2;
    sc_signal< sc_lv<8> > add_ln117_reg_1428;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_440_ap_return;
    sc_signal< sc_lv<6> > p_s_reg_1443;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_449_ap_return;
    sc_signal< sc_lv<6> > tmp1_V_reg_1448;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_458_ap_return;
    sc_signal< sc_lv<6> > p_080_1_reg_1453;
    sc_signal< sc_lv<6> > p_080_1_reg_1453_pp0_iter1_reg;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_467_ap_return;
    sc_signal< sc_lv<6> > tmp1_V_0_1_reg_1458;
    sc_signal< sc_lv<6> > tmp1_V_0_1_reg_1458_pp0_iter1_reg;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_476_ap_return;
    sc_signal< sc_lv<6> > p_080_2_reg_1463;
    sc_signal< sc_lv<6> > p_080_2_reg_1463_pp0_iter1_reg;
    sc_signal< sc_lv<6> > grp_compute_engine_64_fu_486_ap_return;
    sc_signal< sc_lv<6> > tmp1_V_0_2_reg_1468;
    sc_signal< sc_lv<6> > tmp1_V_0_2_reg_1468_pp0_iter1_reg;
    sc_signal< sc_lv<6> > tmp2_V_reg_1478;
    sc_signal< sc_lv<6> > tmp3_V_reg_1483;
    sc_signal< sc_lv<6> > tmp2_V_0_1_reg_1488;
    sc_signal< sc_lv<6> > tmp3_V_0_1_reg_1493;
    sc_signal< sc_lv<6> > tmp2_V_0_2_reg_1498;
    sc_signal< sc_lv<6> > tmp2_V_0_2_reg_1498_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp3_V_0_2_reg_1503;
    sc_signal< sc_lv<6> > tmp3_V_0_2_reg_1503_pp0_iter2_reg;
    sc_signal< sc_lv<6> > tmp4_V_reg_1508;
    sc_signal< sc_lv<6> > tmp5_V_reg_1513;
    sc_signal< sc_lv<6> > tmp4_V_0_1_reg_1518;
    sc_signal< sc_lv<6> > tmp5_V_0_1_reg_1523;
    sc_signal< sc_lv<6> > tmp4_V_0_2_reg_1528;
    sc_signal< sc_lv<6> > tmp5_V_0_2_reg_1533;
    sc_signal< sc_lv<6> > tmp6_V_reg_1538;
    sc_signal< sc_lv<6> > tmp7_V_reg_1543;
    sc_signal< sc_lv<6> > tmp6_V_0_1_reg_1548;
    sc_signal< sc_lv<6> > tmp7_V_0_1_reg_1553;
    sc_signal< sc_lv<6> > tmp6_V_0_2_reg_1558;
    sc_signal< sc_lv<6> > tmp7_V_0_2_reg_1563;
    sc_signal< sc_lv<6> > tmp8_V_reg_1568;
    sc_signal< sc_lv<6> > tmp8_V_0_1_reg_1573;
    sc_signal< sc_lv<6> > tmp8_V_0_2_reg_1578;
    sc_signal< sc_lv<8> > select_ln131_fu_1241_p3;
    sc_signal< sc_lv<8> > select_ln131_reg_1583;
    sc_signal< sc_lv<8> > select_ln131_1_fu_1255_p3;
    sc_signal< sc_lv<8> > select_ln131_1_reg_1588;
    sc_signal< sc_lv<8> > select_ln131_2_fu_1269_p3;
    sc_signal< sc_lv<8> > select_ln131_2_reg_1593;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_440_b_V;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_440_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_449_b_V;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_449_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_458_b_V;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_458_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_467_b_V;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_467_w_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_476_b_V;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_start;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_done;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_idle;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_ready;
    sc_signal< sc_lv<64> > grp_compute_engine_64_fu_486_b_V;
    sc_signal< sc_logic > grp_relu_fu_503_ap_ce;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0_ignore_call116;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1_ignore_call116;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2_ignore_call116;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp232;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0_ignore_call116;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1_ignore_call116;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2_ignore_call116;
    sc_signal< bool > ap_block_pp0_stage3_11001_ignoreCallOp237;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0_ignore_call151;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1_ignore_call151;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2_ignore_call151;
    sc_signal< bool > ap_block_pp0_stage4_11001_ignoreCallOp242;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0_ignore_call168;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1_ignore_call168;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2_ignore_call168;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3_ignore_call168;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp246;
    sc_signal< sc_logic > grp_sum_engine_fu_508_ap_ready;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t0_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t1_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t2_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t3_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t4_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t5_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t6_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t7_V;
    sc_signal< sc_lv<6> > grp_sum_engine_fu_508_t8_V;
    sc_signal< sc_logic > grp_batch_norm_fu_521_ap_ready;
    sc_signal< sc_lv<8> > grp_batch_norm_fu_521_sum_V;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_411_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_row_0_phi_fu_422_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_col_0_phi_fu_433_p4;
    sc_signal< sc_logic > grp_compute_engine_64_fu_440_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > select_ln109_4_fu_779_p3;
    sc_signal< sc_lv<64> > select_ln111_fu_928_p3;
    sc_signal< sc_lv<64> > select_ln113_fu_1024_p3;
    sc_signal< sc_lv<64> > select_ln115_fu_1116_p3;
    sc_signal< sc_lv<64> > select_ln117_fu_1204_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_449_ap_start_reg;
    sc_signal< sc_lv<64> > select_ln110_fu_801_p3;
    sc_signal< sc_lv<64> > select_ln112_fu_950_p3;
    sc_signal< sc_lv<64> > select_ln114_fu_1046_p3;
    sc_signal< sc_lv<64> > select_ln116_fu_1138_p3;
    sc_signal< sc_lv<64> > select_ln117_1_fu_1226_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_458_ap_start_reg;
    sc_signal< sc_lv<64> > select_ln109_5_fu_823_p3;
    sc_signal< sc_lv<64> > select_ln111_1_fu_972_p3;
    sc_signal< sc_lv<64> > select_ln113_1_fu_1068_p3;
    sc_signal< sc_lv<64> > select_ln115_1_fu_1160_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_467_ap_start_reg;
    sc_signal< sc_lv<64> > select_ln110_1_fu_845_p3;
    sc_signal< sc_lv<64> > select_ln112_1_fu_994_p3;
    sc_signal< sc_lv<64> > select_ln114_1_fu_1090_p3;
    sc_signal< sc_lv<64> > select_ln116_1_fu_1182_p3;
    sc_signal< sc_logic > grp_compute_engine_64_fu_476_ap_start_reg;
    sc_signal< sc_logic > grp_compute_engine_64_fu_486_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln109_3_fu_690_p1;
    sc_signal< sc_lv<64> > zext_ln110_1_fu_704_p1;
    sc_signal< sc_lv<64> > zext_ln112_2_fu_742_p1;
    sc_signal< sc_lv<64> > zext_ln111_1_fu_761_p1;
    sc_signal< sc_lv<64> > zext_ln114_fu_905_p1;
    sc_signal< sc_lv<64> > zext_ln115_2_fu_1003_p1;
    sc_signal< sc_lv<64> > zext_ln116_fu_1007_p1;
    sc_signal< sc_lv<64> > zext_ln117_fu_1099_p1;
    sc_signal< sc_lv<1> > icmp_ln104_fu_603_p2;
    sc_signal< sc_lv<4> > add_ln109_fu_579_p2;
    sc_signal< sc_lv<4> > row_fu_585_p2;
    sc_signal< sc_lv<4> > add_ln115_fu_633_p2;
    sc_signal< sc_lv<7> > tmp_fu_647_p3;
    sc_signal< sc_lv<5> > tmp_101_fu_658_p3;
    sc_signal< sc_lv<8> > zext_ln109_1_fu_665_p1;
    sc_signal< sc_lv<8> > zext_ln109_fu_654_p1;
    sc_signal< sc_lv<4> > add_ln109_1_fu_675_p2;
    sc_signal< sc_lv<8> > add_ln109_3_fu_684_p2;
    sc_signal< sc_lv<8> > add_ln110_fu_698_p2;
    sc_signal< sc_lv<7> > tmp_102_fu_709_p3;
    sc_signal< sc_lv<5> > tmp_103_fu_720_p3;
    sc_signal< sc_lv<8> > zext_ln112_1_fu_727_p1;
    sc_signal< sc_lv<8> > zext_ln112_fu_716_p1;
    sc_signal< sc_lv<8> > add_ln112_1_fu_737_p2;
    sc_signal< sc_lv<8> > add_ln111_1_fu_756_p2;
    sc_signal< sc_lv<1> > weights_0_0_0_V_r_fu_766_p6;
    sc_signal< sc_lv<1> > weights_0_0_1_V_r_fu_788_p6;
    sc_signal< sc_lv<1> > weights_1_0_0_V_r_fu_810_p6;
    sc_signal< sc_lv<1> > weights_1_0_1_V_r_fu_832_p6;
    sc_signal< sc_lv<7> > tmp_104_fu_854_p3;
    sc_signal< sc_lv<5> > tmp_105_fu_865_p3;
    sc_signal< sc_lv<8> > zext_ln115_1_fu_872_p1;
    sc_signal< sc_lv<8> > zext_ln115_fu_861_p1;
    sc_signal< sc_lv<8> > add_ln115_1_fu_876_p2;
    sc_signal< sc_lv<8> > add_ln113_fu_887_p2;
    sc_signal< sc_lv<8> > add_ln114_fu_901_p2;
    sc_signal< sc_lv<1> > weights_0_0_2_V_r_fu_915_p6;
    sc_signal< sc_lv<1> > weights_0_1_0_V_r_fu_937_p6;
    sc_signal< sc_lv<1> > weights_1_0_2_V_r_fu_959_p6;
    sc_signal< sc_lv<1> > weights_1_1_0_V_r_fu_981_p6;
    sc_signal< sc_lv<1> > weights_0_1_1_V_r_fu_1011_p6;
    sc_signal< sc_lv<1> > weights_0_1_2_V_r_fu_1033_p6;
    sc_signal< sc_lv<1> > weights_1_1_1_V_r_fu_1055_p6;
    sc_signal< sc_lv<1> > weights_1_1_2_V_r_fu_1077_p6;
    sc_signal< sc_lv<1> > weights_0_2_0_V_r_fu_1103_p6;
    sc_signal< sc_lv<1> > weights_0_2_1_V_r_fu_1125_p6;
    sc_signal< sc_lv<1> > weights_1_2_0_V_r_fu_1147_p6;
    sc_signal< sc_lv<1> > weights_1_2_1_V_r_fu_1169_p6;
    sc_signal< sc_lv<1> > weights_0_2_2_V_r_fu_1191_p6;
    sc_signal< sc_lv<1> > weights_1_2_2_V_r_fu_1213_p6;
    sc_signal< sc_lv<1> > grp_fu_569_p2;
    sc_signal< sc_lv<8> > shl_ln700_fu_1235_p2;
    sc_signal< sc_lv<8> > shl_ln700_16_fu_1249_p2;
    sc_signal< sc_lv<8> > shl_ln700_17_fu_1263_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_553;
    sc_signal< bool > ap_condition_558;
    sc_signal< bool > ap_condition_563;
    sc_signal< bool > ap_condition_533;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln103_fu_597_p2();
    void thread_add_ln109_1_fu_675_p2();
    void thread_add_ln109_2_fu_669_p2();
    void thread_add_ln109_3_fu_684_p2();
    void thread_add_ln109_fu_579_p2();
    void thread_add_ln110_fu_698_p2();
    void thread_add_ln111_1_fu_756_p2();
    void thread_add_ln112_1_fu_737_p2();
    void thread_add_ln112_fu_731_p2();
    void thread_add_ln113_fu_887_p2();
    void thread_add_ln114_fu_901_p2();
    void thread_add_ln115_1_fu_876_p2();
    void thread_add_ln115_2_fu_882_p2();
    void thread_add_ln115_fu_633_p2();
    void thread_add_ln116_fu_896_p2();
    void thread_add_ln117_fu_910_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp246();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp232();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_11001_ignoreCallOp237();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_11001_ignoreCallOp242();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state10_pp0_stage3_iter1_ignore_call116();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1_ignore_call151();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state12_pp0_stage0_iter2_ignore_call168();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2_ignore_call116();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2_ignore_call116();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2_ignore_call151();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state17_pp0_stage0_iter3_ignore_call168();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0_ignore_call168();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0_ignore_call116();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0_ignore_call116();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0_ignore_call151();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter1_ignore_call168();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1_ignore_call116();
    void thread_ap_condition_533();
    void thread_ap_condition_553();
    void thread_ap_condition_558();
    void thread_ap_condition_563();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_col_0_phi_fu_433_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_411_p4();
    void thread_ap_phi_mux_row_0_phi_fu_422_p4();
    void thread_ap_ready();
    void thread_bottom1_V_address0();
    void thread_bottom1_V_address1();
    void thread_bottom1_V_ce0();
    void thread_bottom1_V_ce1();
    void thread_col_fu_747_p2();
    void thread_grp_batch_norm_fu_521_sum_V();
    void thread_grp_compute_engine_64_fu_440_ap_start();
    void thread_grp_compute_engine_64_fu_440_b_V();
    void thread_grp_compute_engine_64_fu_440_w_V();
    void thread_grp_compute_engine_64_fu_449_ap_start();
    void thread_grp_compute_engine_64_fu_449_b_V();
    void thread_grp_compute_engine_64_fu_449_w_V();
    void thread_grp_compute_engine_64_fu_458_ap_start();
    void thread_grp_compute_engine_64_fu_458_b_V();
    void thread_grp_compute_engine_64_fu_458_w_V();
    void thread_grp_compute_engine_64_fu_467_ap_start();
    void thread_grp_compute_engine_64_fu_467_b_V();
    void thread_grp_compute_engine_64_fu_467_w_V();
    void thread_grp_compute_engine_64_fu_476_ap_start();
    void thread_grp_compute_engine_64_fu_476_b_V();
    void thread_grp_compute_engine_64_fu_486_ap_start();
    void thread_grp_compute_engine_64_fu_486_b_V();
    void thread_grp_fu_569_p2();
    void thread_grp_relu_fu_503_ap_ce();
    void thread_grp_sum_engine_fu_508_t0_V();
    void thread_grp_sum_engine_fu_508_t1_V();
    void thread_grp_sum_engine_fu_508_t2_V();
    void thread_grp_sum_engine_fu_508_t3_V();
    void thread_grp_sum_engine_fu_508_t4_V();
    void thread_grp_sum_engine_fu_508_t5_V();
    void thread_grp_sum_engine_fu_508_t6_V();
    void thread_grp_sum_engine_fu_508_t7_V();
    void thread_grp_sum_engine_fu_508_t8_V();
    void thread_icmp_ln103_fu_591_p2();
    void thread_icmp_ln104_fu_603_p2();
    void thread_row_fu_585_p2();
    void thread_select_ln109_1_fu_617_p3();
    void thread_select_ln109_2_fu_625_p3();
    void thread_select_ln109_3_fu_639_p3();
    void thread_select_ln109_4_fu_779_p3();
    void thread_select_ln109_5_fu_823_p3();
    void thread_select_ln109_fu_609_p3();
    void thread_select_ln110_1_fu_845_p3();
    void thread_select_ln110_fu_801_p3();
    void thread_select_ln111_1_fu_972_p3();
    void thread_select_ln111_fu_928_p3();
    void thread_select_ln112_1_fu_994_p3();
    void thread_select_ln112_fu_950_p3();
    void thread_select_ln113_1_fu_1068_p3();
    void thread_select_ln113_fu_1024_p3();
    void thread_select_ln114_1_fu_1090_p3();
    void thread_select_ln114_fu_1046_p3();
    void thread_select_ln115_1_fu_1160_p3();
    void thread_select_ln115_fu_1116_p3();
    void thread_select_ln116_1_fu_1182_p3();
    void thread_select_ln116_fu_1138_p3();
    void thread_select_ln117_1_fu_1226_p3();
    void thread_select_ln117_fu_1204_p3();
    void thread_select_ln131_1_fu_1255_p3();
    void thread_select_ln131_2_fu_1269_p3();
    void thread_select_ln131_fu_1241_p3();
    void thread_shl_ln700_16_fu_1249_p2();
    void thread_shl_ln700_17_fu_1263_p2();
    void thread_shl_ln700_fu_1235_p2();
    void thread_tmp_101_fu_658_p3();
    void thread_tmp_102_fu_709_p3();
    void thread_tmp_103_fu_720_p3();
    void thread_tmp_104_fu_854_p3();
    void thread_tmp_105_fu_865_p3();
    void thread_tmp_fu_647_p3();
    void thread_top_0_V_address0();
    void thread_top_0_V_ce0();
    void thread_top_0_V_d0();
    void thread_top_0_V_we0();
    void thread_top_10_V_address0();
    void thread_top_10_V_ce0();
    void thread_top_10_V_d0();
    void thread_top_10_V_we0();
    void thread_top_11_V_address0();
    void thread_top_11_V_ce0();
    void thread_top_11_V_d0();
    void thread_top_11_V_we0();
    void thread_top_12_V_address0();
    void thread_top_12_V_ce0();
    void thread_top_12_V_d0();
    void thread_top_12_V_we0();
    void thread_top_13_V_address0();
    void thread_top_13_V_ce0();
    void thread_top_13_V_d0();
    void thread_top_13_V_we0();
    void thread_top_14_V_address0();
    void thread_top_14_V_ce0();
    void thread_top_14_V_d0();
    void thread_top_14_V_we0();
    void thread_top_15_V_address0();
    void thread_top_15_V_ce0();
    void thread_top_15_V_d0();
    void thread_top_15_V_we0();
    void thread_top_1_V_address0();
    void thread_top_1_V_ce0();
    void thread_top_1_V_d0();
    void thread_top_1_V_we0();
    void thread_top_2_V_address0();
    void thread_top_2_V_ce0();
    void thread_top_2_V_d0();
    void thread_top_2_V_we0();
    void thread_top_3_V_address0();
    void thread_top_3_V_ce0();
    void thread_top_3_V_d0();
    void thread_top_3_V_we0();
    void thread_top_4_V_address0();
    void thread_top_4_V_ce0();
    void thread_top_4_V_d0();
    void thread_top_4_V_we0();
    void thread_top_5_V_address0();
    void thread_top_5_V_ce0();
    void thread_top_5_V_d0();
    void thread_top_5_V_we0();
    void thread_top_6_V_address0();
    void thread_top_6_V_ce0();
    void thread_top_6_V_d0();
    void thread_top_6_V_we0();
    void thread_top_7_V_address0();
    void thread_top_7_V_ce0();
    void thread_top_7_V_d0();
    void thread_top_7_V_we0();
    void thread_top_8_V_address0();
    void thread_top_8_V_ce0();
    void thread_top_8_V_d0();
    void thread_top_8_V_we0();
    void thread_top_9_V_address0();
    void thread_top_9_V_ce0();
    void thread_top_9_V_d0();
    void thread_top_9_V_we0();
    void thread_trunc_ln109_fu_575_p1();
    void thread_zext_ln109_1_fu_665_p1();
    void thread_zext_ln109_2_fu_680_p1();
    void thread_zext_ln109_3_fu_690_p1();
    void thread_zext_ln109_fu_654_p1();
    void thread_zext_ln110_1_fu_704_p1();
    void thread_zext_ln110_fu_695_p1();
    void thread_zext_ln111_1_fu_761_p1();
    void thread_zext_ln111_fu_752_p1();
    void thread_zext_ln112_1_fu_727_p1();
    void thread_zext_ln112_2_fu_742_p1();
    void thread_zext_ln112_fu_716_p1();
    void thread_zext_ln113_fu_891_p1();
    void thread_zext_ln114_fu_905_p1();
    void thread_zext_ln115_1_fu_872_p1();
    void thread_zext_ln115_2_fu_1003_p1();
    void thread_zext_ln115_fu_861_p1();
    void thread_zext_ln116_fu_1007_p1();
    void thread_zext_ln117_fu_1099_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
