-- ADC reader: reads data from ADXL345

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity g_reader is port (
	clk_50: in std_logic;	-- 50 MHz clock
	
	reset_n : in std_logic; -- reset signal (active low)

	-- SPI interface
	CS_N : out std_logic;   -- connected to chip select of g sensor
	SCLK : out std_logic;   -- spi clock
	SDIO : inout std_logic; -- spi data (bidirectional)
		
	-- data output
	dataX : out std_logic_vector(12 downto 0);
	dataY : out std_logic_vector(12 downto 0);
	dataZ : out std_logic_vector(12 downto 0)
);
end g_reader;


architecture behavior of g_reader is
	signal counter : unsigned(4 downto 0);
	signal SCLK_int : std_logic := '1';
begin
process(clk_50)
begin
	if rising_edge(clk_50) then
		counter <= counter + 1;
		if counter = 25 then
			SCLK_int <= not(SCLK_int);
			counter <= "00000";
		end if;
	end if;
end process;
SCLK <= SCLK_int;
end behavior;