static int octeon_mdiobus_read(struct mii_bus *bus, int phy_id, int regnum)\r\n{\r\nstruct octeon_mdiobus *p = bus->priv;\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_rd_dat smi_rd;\r\nint timeout = 1000;\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = 1;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\ncvmx_write_csr(CVMX_SMIX_CMD(p->unit), smi_cmd.u64);\r\ndo {\r\ncvmx_wait(1000);\r\nsmi_rd.u64 = cvmx_read_csr(CVMX_SMIX_RD_DAT(p->unit));\r\n} while (smi_rd.s.pending && --timeout);\r\nif (smi_rd.s.val)\r\nreturn smi_rd.s.dat;\r\nelse\r\nreturn -EIO;\r\n}\r\nstatic int octeon_mdiobus_write(struct mii_bus *bus, int phy_id,\r\nint regnum, u16 val)\r\n{\r\nstruct octeon_mdiobus *p = bus->priv;\r\nunion cvmx_smix_cmd smi_cmd;\r\nunion cvmx_smix_wr_dat smi_wr;\r\nint timeout = 1000;\r\nsmi_wr.u64 = 0;\r\nsmi_wr.s.dat = val;\r\ncvmx_write_csr(CVMX_SMIX_WR_DAT(p->unit), smi_wr.u64);\r\nsmi_cmd.u64 = 0;\r\nsmi_cmd.s.phy_op = 0;\r\nsmi_cmd.s.phy_adr = phy_id;\r\nsmi_cmd.s.reg_adr = regnum;\r\ncvmx_write_csr(CVMX_SMIX_CMD(p->unit), smi_cmd.u64);\r\ndo {\r\ncvmx_wait(1000);\r\nsmi_wr.u64 = cvmx_read_csr(CVMX_SMIX_WR_DAT(p->unit));\r\n} while (smi_wr.s.pending && --timeout);\r\nif (timeout <= 0)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int __devinit octeon_mdiobus_probe(struct platform_device *pdev)\r\n{\r\nstruct octeon_mdiobus *bus;\r\nunion cvmx_smix_en smi_en;\r\nint i;\r\nint err = -ENOENT;\r\nbus = devm_kzalloc(&pdev->dev, sizeof(*bus), GFP_KERNEL);\r\nif (!bus)\r\nreturn -ENOMEM;\r\nbus->unit = pdev->id;\r\nbus->mii_bus = mdiobus_alloc();\r\nif (!bus->mii_bus)\r\ngoto err;\r\nsmi_en.u64 = 0;\r\nsmi_en.s.en = 1;\r\ncvmx_write_csr(CVMX_SMIX_EN(bus->unit), smi_en.u64);\r\nfor (i = 0; i < PHY_MAX_ADDR; i++)\r\nbus->phy_irq[i] = PHY_POLL;\r\nbus->mii_bus->priv = bus;\r\nbus->mii_bus->irq = bus->phy_irq;\r\nbus->mii_bus->name = "mdio-octeon";\r\nsnprintf(bus->mii_bus->id, MII_BUS_ID_SIZE, "%x", bus->unit);\r\nbus->mii_bus->parent = &pdev->dev;\r\nbus->mii_bus->read = octeon_mdiobus_read;\r\nbus->mii_bus->write = octeon_mdiobus_write;\r\ndev_set_drvdata(&pdev->dev, bus);\r\nerr = mdiobus_register(bus->mii_bus);\r\nif (err)\r\ngoto err_register;\r\ndev_info(&pdev->dev, "Version " DRV_VERSION "\n");\r\nreturn 0;\r\nerr_register:\r\nmdiobus_free(bus->mii_bus);\r\nerr:\r\ndevm_kfree(&pdev->dev, bus);\r\nsmi_en.u64 = 0;\r\ncvmx_write_csr(CVMX_SMIX_EN(bus->unit), smi_en.u64);\r\nreturn err;\r\n}\r\nstatic int __devexit octeon_mdiobus_remove(struct platform_device *pdev)\r\n{\r\nstruct octeon_mdiobus *bus;\r\nunion cvmx_smix_en smi_en;\r\nbus = dev_get_drvdata(&pdev->dev);\r\nmdiobus_unregister(bus->mii_bus);\r\nmdiobus_free(bus->mii_bus);\r\nsmi_en.u64 = 0;\r\ncvmx_write_csr(CVMX_SMIX_EN(bus->unit), smi_en.u64);\r\nreturn 0;\r\n}\r\nvoid octeon_mdiobus_force_mod_depencency(void)\r\n{\r\n}\r\nstatic int __init octeon_mdiobus_mod_init(void)\r\n{\r\nreturn platform_driver_register(&octeon_mdiobus_driver);\r\n}\r\nstatic void __exit octeon_mdiobus_mod_exit(void)\r\n{\r\nplatform_driver_unregister(&octeon_mdiobus_driver);\r\n}
