$date
	Sun Oct 23 07:35:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1002444
b11001 !
1"
#1002446
b11001 &
b11001 %
1$
#1002447
0"
#1002450
b1001100 &
b1001100 %
#1002454
b100110 &
b100110 %
#1002458
b10011 &
b10011 %
#1002462
b111010 &
b111010 %
#1002466
b11101 &
b11101 %
#1002470
b1011000 &
b1011000 %
#1002474
b101100 &
b101100 %
#1002478
b10110 &
b10110 %
#1002482
b1011 &
b1011 %
#1002486
b100010 &
b100010 %
#1002490
b10001 &
b10001 %
#1002494
b110100 &
b110100 %
#1002498
b11010 &
b11010 %
#1002502
b1101 &
b1101 %
#1002506
b101000 &
b101000 %
#1002510
b10100 &
b10100 %
#1002514
b1010 &
b1010 %
#1002518
b101 &
b101 %
#1002522
b10000 &
b10000 %
#1002526
b1000 &
b1000 %
#1002530
b100 &
b100 %
#1002534
b10 &
b10 %
#1002538
b1 &
b1 %
1#
#1002542
b0 &
0#
b0 %
0$
#2081314
b10 &
b10 %
1$
b10 !
1"
#2081315
0"
#2081318
b1 &
1#
b1 %
#2081322
b0 &
b0 %
0#
0$
#3077925
b1101 !
1"
#3077926
b1101 &
b1101 %
1$
#3077927
0"
#3077930
b101000 &
b101000 %
#3077934
b10100 &
b10100 %
#3077938
b1010 &
b1010 %
#3077942
b101 &
b101 %
#3077946
b10000 &
b10000 %
#3077950
b1000 &
b1000 %
#3077954
b100 &
b100 %
#3077958
b10 &
b10 %
#3077962
b1 &
b1 %
1#
#3077966
b0 &
0#
b0 %
0$
#4500012
