# Hello there, I'm Vamsidhar Reddy Eraganeni

<div align="left">
  <a href="mailto:vamsireddysup@gmail.com"><img src="https://img.shields.io/badge/Email-vamsireddysup%40gmail.com-red?style=flat-square&logo=gmail" alt="Email"></a>
  <a href="https://www.linkedin.com/in/vamsidhar-reddy-eraganeni-374168233/"><img src="https://img.shields.io/badge/LinkedIn-Connect-blue?style=flat-square&logo=linkedin" alt="LinkedIn"></a>
  <a href="https://github.com/vamsireddysup"><img src="https://img.shields.io/badge/GitHub-Follow-181717?style=flat-square&logo=github" alt="GitHub"></a>
  <a href="#"><img src="https://img.shields.io/badge/Hardware%20Engineer-Ready%20to%20Innovate-red?style=flat-square" alt="Hardware Engineer"></a>
  <img align="right" src="https://github.com/user-attachments/assets/08fea2d5-20e3-4908-a4bb-0e2329d64974" width="150" alt="Iron Man">
</div>

Passionate about hardware design verification, formal methods, computer architecture, and building resilient, high-performance hardware systems.

### Tech Arsenal ‚ö°
<div align="center">
  <img src="https://img.shields.io/badge/-Verilog-F7DF1E?style=flat&logo=v&logoColor=black" alt="Verilog">
  <img src="https://img.shields.io/badge/-SystemVerilog-3178C6?style=flat" alt="SystemVerilog">
  <img src="https://img.shields.io/badge/-C/C++-00599C?style=flat&logo=c%2B%2B&logoColor=white" alt="C/C++">
  <img src="https://img.shields.io/badge/-Python-3776AB?style=flat&logo=python&logoColor=white" alt="Python">
  <img src="https://img.shields.io/badge/-TCL-F1C232?style=flat" alt="TCL">
  <img src="https://img.shields.io/badge/-QuestaSim-4DB33D?style=flat" alt="QuestaSim">
  <img src="https://img.shields.io/badge/-Synopsys-7D3C98?style=flat" alt="Synopsys">
  <img src="https://img.shields.io/badge/-Vivado-FF0000?style=flat" alt="Vivado">
  <img src="https://img.shields.io/badge/-UVM-9A1E48?style=flat" alt="UVM">
  <img src="https://img.shields.io/badge/-Linux-FCC624?style=flat&logo=linux&logoColor=black" alt="Linux">
</div>

### Protocols & Focus Areas üîç
```
Protocols:I2C, PCI Express, AXI, APB UART, AHB
Architectures: x86, RISC-V, MESI, MIPS-Lite
Focus: RTL Design, UVM, Formal Verification, DFT, Computer Architecture
```

### Current Missions üöÄ
- PCIe Transaction Layer verification with UVM methodology
- Last-level cache with MESI coherence protocol implementation
- Formal property verification using Synopsys VC Formal
- Design-for-Test implementation and analysis

### Project Vault üîê
<details>
  <summary><b>PCIe Transaction Layer Verification</b></summary>
  Comprehensive UVM testbench integrating AXI and TL-DLL UVCs with coverage-driven verification for PCIe protocol compliance.
</details>

<details>
  <summary><b>Last-Level Cache Simulation</b></summary>
  High-performance 16-way set-associative LLC with MESI protocol and pseudo-LRU replacement policy for advanced multi-core systems.
</details>

<details>
  <summary><b>MIPS-lite Pipeline Simulator</b></summary>
  Advanced 5-stage pipeline simulator with hazard detection algorithms and performance analysis tools for architecture optimization.
</details>

<details>
  <summary><b>I2C Protocol Verification</b></summary>
  Constraint-based random verification environment for I2C protocol utilizing SystemVerilog and advanced coverage techniques.
</details>

### Open To üôÉ
- Hardware design/verification internship opportunities (June 2025)
- Open-source hardware verification collaborations
- RISC-V ecosystem and hardware verification communities
- Discussions on emerging computer architecture trends

<div align="center">
  <img src="https://github.com/user-attachments/assets/ba5a2fb8-72a2-49f7-a8be-9fa0100a415d" alt="Profile Banner" width="200px" />

  <br>
  <i>Let's build something bug-free together! üêû</i><br>
  <i>Some projects are hidden:)</i>
</div>

