<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Examples</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part53.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part55.htm">Next &gt;</a></p><p class="s13" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark69">&zwnj;</a>Examples<a name="bookmark73">&zwnj;</a></p><p style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The following example shows the integer complex multiplier configured for 16-bit unsigned inputs with input registers, accumulation and two pipeline stages, and 32-bit output:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 70pt;text-indent: 0pt;text-align: left;"><span><img width="494" height="381" alt="image" src="Image_120.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_121.png"/></span></p><h1 style="text-indent: 0pt;text-align: center;">Figure 12 • Two Pipeline Stage Integer Multiplier Configuration</h1><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The following figure shows the IP diagram for the above configuration:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 120pt;text-indent: 0pt;text-align: left;"><span><img width="359" height="200" alt="image" src="Image_122.jpg"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="1" height="1" alt="image" src="Image_123.png"/></span></p><h1 style="text-indent: 0pt;text-align: center;">Figure 13 • Two Pipeline Stage Integer Multiplier I/O</h1><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part53.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part55.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
