int\r\nF_1 (\r\nint * V_1 ,\r\nunsigned int * V_2 ,\r\nT_1 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_5 , V_6 ;\r\nregister unsigned int V_7 = 0 ;\r\nV_5 = * V_1 ;\r\nif ( V_5 < 0 ) {\r\nF_2 ( V_7 ) ;\r\nF_3 ( V_5 ) ;\r\n}\r\nelse {\r\nF_4 ( V_7 ) ;\r\nif ( V_5 == 0 ) {\r\nF_5 ( V_7 ) ;\r\n* V_3 = V_7 ;\r\nreturn ( V_8 ) ;\r\n}\r\n}\r\nV_6 = 16 ;\r\nF_6 ( V_5 , V_6 ) ;\r\nif ( V_6 >= 0 ) V_5 <<= V_6 ;\r\nelse V_5 = 1 << 30 ;\r\nF_7 ( V_7 , V_5 >> ( V_9 - 1 ) ) ;\r\nF_8 ( V_7 , 30 + V_10 - V_6 ) ;\r\nif ( F_9 ( V_5 ) ) {\r\nswitch ( F_10 () ) {\r\ncase V_11 :\r\nif ( F_11 ( V_7 ) )\r\nF_12 ( V_7 ) ;\r\nbreak;\r\ncase V_12 :\r\nif ( F_13 ( V_7 ) )\r\nF_12 ( V_7 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_14 ( V_5 , V_7 ) ;\r\n}\r\nif ( F_15 () ) {\r\n* V_3 = V_7 ;\r\nreturn ( V_14 ) ;\r\n}\r\nelse F_16 () ;\r\n}\r\n* V_3 = V_7 ;\r\nreturn ( V_8 ) ;\r\n}\r\nint\r\nF_17 (\r\nint * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_5 , V_6 ;\r\nregister unsigned int V_15 = 0 , V_16 = 0 ;\r\nV_5 = * V_1 ;\r\nif ( V_5 < 0 ) {\r\nF_18 ( V_15 ) ;\r\nF_3 ( V_5 ) ;\r\n}\r\nelse {\r\nF_19 ( V_15 ) ;\r\nif ( V_5 == 0 ) {\r\nF_20 ( V_15 , V_16 ) ;\r\nF_21 ( V_15 , V_16 , V_3 ) ;\r\nreturn ( V_8 ) ;\r\n}\r\n}\r\nV_6 = 16 ;\r\nF_6 ( V_5 , V_6 ) ;\r\nif ( V_6 >= 0 ) V_5 <<= V_6 ;\r\nelse V_5 = 1 << 30 ;\r\nF_22 ( V_15 , V_5 >> V_17 - 1 ) ;\r\nF_23 ( V_16 , V_5 << ( 33 - V_17 ) ) ;\r\nF_24 ( V_15 , ( 30 + V_18 ) - V_6 ) ;\r\nF_21 ( V_15 , V_16 , V_3 ) ;\r\nreturn ( V_8 ) ;\r\n}\r\nint\r\nF_25 (\r\nT_3 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_1 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nint V_6 , V_19 ;\r\nunsigned int V_7 = 0 , V_20 ;\r\nF_26 ( V_1 , V_19 , V_20 ) ;\r\nif ( V_19 < 0 ) {\r\nF_2 ( V_7 ) ;\r\nF_27 ( V_19 , V_20 ) ;\r\n}\r\nelse {\r\nF_4 ( V_7 ) ;\r\nif ( V_19 == 0 && V_20 == 0 ) {\r\nF_5 ( V_7 ) ;\r\n* V_3 = V_7 ;\r\nreturn ( V_8 ) ;\r\n}\r\n}\r\nV_6 = 16 ;\r\nif ( V_19 == 0 ) {\r\nF_6 ( V_20 , V_6 ) ;\r\nif ( V_6 >= 0 ) {\r\nV_19 = V_20 << V_6 ;\r\nV_20 = 0 ;\r\n}\r\nelse {\r\nV_19 = V_20 >> 1 ;\r\nV_20 <<= 31 ;\r\n}\r\nV_6 += 32 ;\r\n}\r\nelse {\r\nF_6 ( V_19 , V_6 ) ;\r\nif ( V_6 > 0 ) {\r\nF_28 ( V_19 , V_20 , ( 32 - V_6 ) ,\r\nV_19 ) ;\r\nV_20 <<= V_6 ;\r\n}\r\nelse V_19 >>= - ( V_6 ) ;\r\n}\r\nF_7 ( V_7 , V_19 >> V_9 - 1 ) ;\r\nF_8 ( V_7 , ( 62 + V_10 ) - V_6 ) ;\r\nif ( F_29 ( V_19 , V_20 ) ) {\r\nswitch ( F_10 () ) {\r\ncase V_11 :\r\nif ( F_11 ( V_7 ) )\r\nF_12 ( V_7 ) ;\r\nbreak;\r\ncase V_12 :\r\nif ( F_13 ( V_7 ) )\r\nF_12 ( V_7 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_30 ( V_19 , V_20 , V_7 ) ;\r\n}\r\nif ( F_15 () ) {\r\n* V_3 = V_7 ;\r\nreturn ( V_14 ) ;\r\n}\r\nelse F_16 () ;\r\n}\r\n* V_3 = V_7 ;\r\nreturn ( V_8 ) ;\r\n}\r\nint\r\nF_31 (\r\nT_3 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_19 , V_6 ;\r\nregister unsigned int V_20 , V_15 = 0 , V_16 = 0 ;\r\nF_26 ( V_1 , V_19 , V_20 ) ;\r\nif ( V_19 < 0 ) {\r\nF_18 ( V_15 ) ;\r\nF_27 ( V_19 , V_20 ) ;\r\n}\r\nelse {\r\nF_19 ( V_15 ) ;\r\nif ( V_19 == 0 && V_20 == 0 ) {\r\nF_20 ( V_15 , V_16 ) ;\r\nF_21 ( V_15 , V_16 , V_3 ) ;\r\nreturn ( V_8 ) ;\r\n}\r\n}\r\nV_6 = 16 ;\r\nif ( V_19 == 0 ) {\r\nF_6 ( V_20 , V_6 ) ;\r\nif ( V_6 >= 0 ) {\r\nV_19 = V_20 << V_6 ;\r\nV_20 = 0 ;\r\n}\r\nelse {\r\nV_19 = V_20 >> 1 ;\r\nV_20 <<= 31 ;\r\n}\r\nV_6 += 32 ;\r\n}\r\nelse {\r\nF_6 ( V_19 , V_6 ) ;\r\nif ( V_6 > 0 ) {\r\nF_28 ( V_19 , V_20 , ( 32 - V_6 ) ,\r\nV_19 ) ;\r\nV_20 <<= V_6 ;\r\n}\r\nelse V_19 >>= - ( V_6 ) ;\r\n}\r\nF_22 ( V_15 , V_19 >> ( V_17 - 1 ) ) ;\r\nF_32 ( V_19 , V_20 , V_17 - 1 , V_16 ) ;\r\nF_24 ( V_15 , ( 62 + V_18 ) - V_6 ) ;\r\nif ( F_33 ( V_20 ) ) {\r\nswitch ( F_10 () ) {\r\ncase V_11 :\r\nif ( F_34 ( V_15 ) ) {\r\nF_35 ( V_15 , V_16 ) ;\r\n}\r\nbreak;\r\ncase V_12 :\r\nif ( F_36 ( V_15 ) ) {\r\nF_35 ( V_15 , V_16 ) ;\r\n}\r\nbreak;\r\ncase V_13 :\r\nF_37 ( V_20 , V_15 ,\r\nV_16 ) ;\r\n}\r\nif ( F_15 () ) {\r\nF_21 ( V_15 , V_16 , V_3 ) ;\r\nreturn ( V_14 ) ;\r\n}\r\nelse F_16 () ;\r\n}\r\nF_21 ( V_15 , V_16 , V_3 ) ;\r\nreturn ( V_8 ) ;\r\n}
