
Castom_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae3c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba0  0800af50  0800af50  0001af50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800baf0  0800baf0  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800baf0  0800baf0  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800baf0  0800baf0  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800baf0  0800baf0  0001baf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800baf4  0800baf4  0001baf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800baf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006fc  200001ec  0800bce4  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008e8  0800bce4  000208e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157a2  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e01  00000000  00000000  000359b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001258  00000000  00000000  000387b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001100  00000000  00000000  00039a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016843  00000000  00000000  0003ab10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ee32  00000000  00000000  00051353  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000780dd  00000000  00000000  00060185  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d8262  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c70  00000000  00000000  000d82e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	0800af34 	.word	0x0800af34

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	0800af34 	.word	0x0800af34

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	; 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bf8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bfc:	d1ed      	bne.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000daa:	2afd      	cmp	r2, #253	; 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	; 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	; 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	; 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2iz>:
 80010e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ec:	d30f      	bcc.n	800110e <__aeabi_f2iz+0x2a>
 80010ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d90d      	bls.n	8001114 <__aeabi_f2iz+0x30>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001100:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001104:	fa23 f002 	lsr.w	r0, r3, r2
 8001108:	bf18      	it	ne
 800110a:	4240      	negne	r0, r0
 800110c:	4770      	bx	lr
 800110e:	f04f 0000 	mov.w	r0, #0
 8001112:	4770      	bx	lr
 8001114:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001118:	d101      	bne.n	800111e <__aeabi_f2iz+0x3a>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	d105      	bne.n	800112a <__aeabi_f2iz+0x46>
 800111e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001122:	bf08      	it	eq
 8001124:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr

08001130 <test_flash_W25Q>:
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef hspi2;

// ----------------------------------------------------------------------------
void test_flash_W25Q(void)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
//		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
//	}



	int g=0;
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]

}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr

08001144 <nmea0183_checksum>:
	}
}
//---------------------------------------------------------------------
// Checksum
int nmea0183_checksum(char *msg)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	int checksum = 0;
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
	int j = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]

	for(j = 1; j < strlen(msg) - 4; j++)
 8001154:	2301      	movs	r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	e00a      	b.n	8001170 <nmea0183_checksum+0x2c>
	{
		checksum = checksum^(unsigned)msg[j];
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4053      	eors	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
	for(j = 1; j < strlen(msg) - 4; j++)
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	3301      	adds	r3, #1
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7fe ffed 	bl	8000150 <strlen>
 8001176:	4603      	mov	r3, r0
 8001178:	1f1a      	subs	r2, r3, #4
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	429a      	cmp	r2, r3
 800117e:	d8ec      	bhi.n	800115a <nmea0183_checksum+0x16>
	}
	return checksum;
 8001180:	68fb      	ldr	r3, [r7, #12]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <parsing_GPGLL_line>:

//---------------------------------------------------------------------
void parsing_GPGLL_line(char *str_GPGLL)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b0a9      	sub	sp, #164	; 0xa4
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	char nmeaSnt[49];										// Main buffer for GPGLL line
	int size = sizeof(nmeaSnt);
 8001194:	2331      	movs	r3, #49	; 0x31
 8001196:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	memset(nmeaSnt, 0, size);
 800119a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800119e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80011a2:	2100      	movs	r1, #0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f006 fc75 	bl	8007a94 <memset>

	//Copy to  "*"  str_GPGLL  nmeaSnt
	int i=0;
 80011aa:	2300      	movs	r3, #0
 80011ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	for(i=0; (str_GPGLL[i] != '*') && (i < 50)  ; i++)
 80011b0:	2300      	movs	r3, #0
 80011b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80011b6:	e010      	b.n	80011da <parsing_GPGLL_line+0x4e>
	{
		nmeaSnt[i]=str_GPGLL[i];    						// copy bytes from str_GPGLL in nmeaSnt
 80011b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	4413      	add	r3, r2
 80011c0:	7819      	ldrb	r1, [r3, #0]
 80011c2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80011c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011ca:	4413      	add	r3, r2
 80011cc:	460a      	mov	r2, r1
 80011ce:	701a      	strb	r2, [r3, #0]
	for(i=0; (str_GPGLL[i] != '*') && (i < 50)  ; i++)
 80011d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011d4:	3301      	adds	r3, #1
 80011d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80011da:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011de:	687a      	ldr	r2, [r7, #4]
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b2a      	cmp	r3, #42	; 0x2a
 80011e6:	d003      	beq.n	80011f0 <parsing_GPGLL_line+0x64>
 80011e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80011ec:	2b31      	cmp	r3, #49	; 0x31
 80011ee:	dde3      	ble.n	80011b8 <parsing_GPGLL_line+0x2c>
	}
	// Check check sum
	char smNmbr[3]={0};     								// array for checksum
 80011f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011f4:	2100      	movs	r1, #0
 80011f6:	460a      	mov	r2, r1
 80011f8:	801a      	strh	r2, [r3, #0]
 80011fa:	460a      	mov	r2, r1
 80011fc:	709a      	strb	r2, [r3, #2]
	char *rawSum;

	// Find "*"  (after '*' are checksum two numbers)
	rawSum = strstr(str_GPGLL, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 80011fe:	212a      	movs	r1, #42	; 0x2a
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f006 fc6f 	bl	8007ae4 <strchr>
 8001206:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 800120a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800120e:	3301      	adds	r3, #1
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	873b      	strh	r3, [r7, #56]	; 0x38
	smNmbr[2]='\0';											// Add and of line '\0' sing
 8001216:	2300      	movs	r3, #0
 8001218:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 800121c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff8f 	bl	8001144 <nmea0183_checksum>
 8001226:	4603      	mov	r3, r0
 8001228:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	char hex[3];
	sprintf(hex, "%x", intSum);
 800122c:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8001230:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001234:	49b2      	ldr	r1, [pc, #712]	; (8001500 <parsing_GPGLL_line+0x374>)
 8001236:	4618      	mov	r0, r3
 8001238:	f006 fc34 	bl	8007aa4 <siprintf>

	if(strstr(smNmbr, hex) != NULL)                         // Check if checksum line equal checksum after '*'
 800123c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001240:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f006 fc61 	bl	8007b0e <strstr>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	f000 8231 	beq.w	80016b6 <parsing_GPGLL_line+0x52a>
	{
		// Parsing string
		int i = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		int count = 0;                                      // Count of elements
 800125a:	2300      	movs	r3, #0
 800125c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		while(nmeaSnt[i] != '\0')							// not and of line
 8001260:	e221      	b.n	80016a6 <parsing_GPGLL_line+0x51a>
		{
			while(nmeaSnt[i] == ',')						// ',' pointed on start element
			{
				int g=0;
 8001262:	2300      	movs	r3, #0
 8001264:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				char str[12]={0};
 8001268:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
				i++;										// Count of chars in nmeaSnt[i] array
 8001274:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001278:	3301      	adds	r3, #1
 800127a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

				switch (count)
 800127e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001282:	2b04      	cmp	r3, #4
 8001284:	f200 81fc 	bhi.w	8001680 <parsing_GPGLL_line+0x4f4>
 8001288:	a201      	add	r2, pc, #4	; (adr r2, 8001290 <parsing_GPGLL_line+0x104>)
 800128a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128e:	bf00      	nop
 8001290:	080012a5 	.word	0x080012a5
 8001294:	080013f5 	.word	0x080013f5
 8001298:	08001447 	.word	0x08001447
 800129c:	080015b5 	.word	0x080015b5
 80012a0:	08001607 	.word	0x08001607
				{
					case 0:
						for(g=0; g<10; g++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80012aa:	e014      	b.n	80012d6 <parsing_GPGLL_line+0x14a>
						{
							GPS_data.lat[g] = nmeaSnt[i+g];
 80012ac:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80012b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012b4:	4413      	add	r3, r2
 80012b6:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80012ba:	4413      	add	r3, r2
 80012bc:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 80012c0:	4a90      	ldr	r2, [pc, #576]	; (8001504 <parsing_GPGLL_line+0x378>)
 80012c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012c6:	4413      	add	r3, r2
 80012c8:	460a      	mov	r2, r1
 80012ca:	701a      	strb	r2, [r3, #0]
						for(g=0; g<10; g++)
 80012cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012d0:	3301      	adds	r3, #1
 80012d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80012d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80012da:	2b09      	cmp	r3, #9
 80012dc:	dde6      	ble.n	80012ac <parsing_GPGLL_line+0x120>
						}
						GPS_data.lat[10] = '\0';
 80012de:	4b89      	ldr	r3, [pc, #548]	; (8001504 <parsing_GPGLL_line+0x378>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	729a      	strb	r2, [r3, #10]

						// Save in global variable
						memset(str, 0 , sizeof(str));
 80012e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e8:	220c      	movs	r2, #12
 80012ea:	2100      	movs	r1, #0
 80012ec:	4618      	mov	r0, r3
 80012ee:	f006 fbd1 	bl	8007a94 <memset>
						sprintf(str,"%s", GPS_data.lat);
 80012f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012f6:	4983      	ldr	r1, [pc, #524]	; (8001504 <parsing_GPGLL_line+0x378>)
 80012f8:	4618      	mov	r0, r3
 80012fa:	f006 fc00 	bl	8007afe <strcpy>
						strcpy(gps_lat, str);
 80012fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001302:	4619      	mov	r1, r3
 8001304:	4880      	ldr	r0, [pc, #512]	; (8001508 <parsing_GPGLL_line+0x37c>)
 8001306:	f006 fbfa 	bl	8007afe <strcpy>

						// Convert lat in coordinate for google mups
						// 1. Separate degrees from minutes
						float integer_part_lat = 0;
 800130a:	f04f 0300 	mov.w	r3, #0
 800130e:	677b      	str	r3, [r7, #116]	; 0x74
						float fractional_part_lat = 0;
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	673b      	str	r3, [r7, #112]	; 0x70
						char integer_part_char_lat[3]={0};
 8001316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131a:	2100      	movs	r1, #0
 800131c:	460a      	mov	r2, r1
 800131e:	801a      	strh	r2, [r3, #0]
 8001320:	460a      	mov	r2, r1
 8001322:	709a      	strb	r2, [r3, #2]
						char fractional_part_char_lat[9]={0};
 8001324:	f107 0318 	add.w	r3, r7, #24
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	721a      	strb	r2, [r3, #8]
						uint8_t k=0;
 8001330:	2300      	movs	r3, #0
 8001332:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

						for(k=0; k<=11; k++)
 8001336:	2300      	movs	r3, #0
 8001338:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800133c:	e020      	b.n	8001380 <parsing_GPGLL_line+0x1f4>
						{
							if(k<=1)
 800133e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001342:	2b01      	cmp	r3, #1
 8001344:	d80b      	bhi.n	800135e <parsing_GPGLL_line+0x1d2>
							{
								integer_part_char_lat[k] = GPS_data.lat[k];        	  // Degrees
 8001346:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 800134a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800134e:	496d      	ldr	r1, [pc, #436]	; (8001504 <parsing_GPGLL_line+0x378>)
 8001350:	5c8a      	ldrb	r2, [r1, r2]
 8001352:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001356:	440b      	add	r3, r1
 8001358:	f803 2c7c 	strb.w	r2, [r3, #-124]
 800135c:	e00b      	b.n	8001376 <parsing_GPGLL_line+0x1ea>
							}
							else
							{
								fractional_part_char_lat[k-2] = GPS_data.lat[k];      // Minutes
 800135e:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001362:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001366:	3b02      	subs	r3, #2
 8001368:	4966      	ldr	r1, [pc, #408]	; (8001504 <parsing_GPGLL_line+0x378>)
 800136a:	5c8a      	ldrb	r2, [r1, r2]
 800136c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001370:	440b      	add	r3, r1
 8001372:	f803 2c88 	strb.w	r2, [r3, #-136]
						for(k=0; k<=11; k++)
 8001376:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800137a:	3301      	adds	r3, #1
 800137c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001380:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001384:	2b0b      	cmp	r3, #11
 8001386:	d9da      	bls.n	800133e <parsing_GPGLL_line+0x1b2>
							}
						}

						// 2. Convert string in numbers
						integer_part_lat = atoi(integer_part_char_lat);          // save int part
 8001388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138c:	4618      	mov	r0, r3
 800138e:	f006 fb2e 	bl	80079ee <atoi>
 8001392:	4603      	mov	r3, r0
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fc8b 	bl	8000cb0 <__aeabi_i2f>
 800139a:	4603      	mov	r3, r0
 800139c:	677b      	str	r3, [r7, #116]	; 0x74
						fractional_part_lat = atof(fractional_part_char_lat);	 // float part
 800139e:	f107 0318 	add.w	r3, r7, #24
 80013a2:	4618      	mov	r0, r3
 80013a4:	f006 fb20 	bl	80079e8 <atof>
 80013a8:	4603      	mov	r3, r0
 80013aa:	460c      	mov	r4, r1
 80013ac:	4618      	mov	r0, r3
 80013ae:	4621      	mov	r1, r4
 80013b0:	f7ff fb74 	bl	8000a9c <__aeabi_d2f>
 80013b4:	4603      	mov	r3, r0
 80013b6:	673b      	str	r3, [r7, #112]	; 0x70
 						// 3. Convert in degrees
						fractional_part_lat = (fractional_part_lat/60);
 80013b8:	4954      	ldr	r1, [pc, #336]	; (800150c <parsing_GPGLL_line+0x380>)
 80013ba:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80013bc:	f7ff fd80 	bl	8000ec0 <__aeabi_fdiv>
 80013c0:	4603      	mov	r3, r0
 80013c2:	673b      	str	r3, [r7, #112]	; 0x70
						integer_part_lat = integer_part_lat + fractional_part_lat;
 80013c4:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80013c6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80013c8:	f7ff fbbe 	bl	8000b48 <__addsf3>
 80013cc:	4603      	mov	r3, r0
 80013ce:	677b      	str	r3, [r7, #116]	; 0x74
						// 4. Convert in string and save it in global variable
                        gcvt(integer_part_lat, 11, gps_latitude );
 80013d0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80013d2:	f7ff f829 	bl	8000428 <__aeabi_f2d>
 80013d6:	4b4e      	ldr	r3, [pc, #312]	; (8001510 <parsing_GPGLL_line+0x384>)
 80013d8:	220b      	movs	r2, #11
 80013da:	f006 fb0d 	bl	80079f8 <gcvt>
                        gps_latitude[9] = '\0';
 80013de:	4b4c      	ldr	r3, [pc, #304]	; (8001510 <parsing_GPGLL_line+0x384>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	725a      	strb	r2, [r3, #9]

						i = i+g;
 80013e4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80013e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80013ec:	4413      	add	r3, r2
 80013ee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 80013f2:	e145      	b.n	8001680 <parsing_GPGLL_line+0x4f4>

					case 1:
						for (g =0; g<1; g++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80013fa:	e015      	b.n	8001428 <parsing_GPGLL_line+0x29c>
						{
							GPS_data.lat_letter[g] = nmeaSnt[i+g];
 80013fc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001400:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001404:	4413      	add	r3, r2
 8001406:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800140a:	4413      	add	r3, r2
 800140c:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 8001410:	4a3c      	ldr	r2, [pc, #240]	; (8001504 <parsing_GPGLL_line+0x378>)
 8001412:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001416:	4413      	add	r3, r2
 8001418:	330b      	adds	r3, #11
 800141a:	460a      	mov	r2, r1
 800141c:	701a      	strb	r2, [r3, #0]
						for (g =0; g<1; g++)
 800141e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001422:	3301      	adds	r3, #1
 8001424:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001428:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800142c:	2b00      	cmp	r3, #0
 800142e:	dde5      	ble.n	80013fc <parsing_GPGLL_line+0x270>
						}
						GPS_data.lat_letter[2] = '\0';
 8001430:	4b34      	ldr	r3, [pc, #208]	; (8001504 <parsing_GPGLL_line+0x378>)
 8001432:	2200      	movs	r2, #0
 8001434:	735a      	strb	r2, [r3, #13]
						i = i+g;
 8001436:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800143a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800143e:	4413      	add	r3, r2
 8001440:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001444:	e11c      	b.n	8001680 <parsing_GPGLL_line+0x4f4>

					case 2:
						for(g=0; g<11; g++)
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800144c:	e015      	b.n	800147a <parsing_GPGLL_line+0x2ee>
						{
							GPS_data.lon[g] = nmeaSnt[i+g];
 800144e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001452:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001456:	4413      	add	r3, r2
 8001458:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800145c:	4413      	add	r3, r2
 800145e:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 8001462:	4a28      	ldr	r2, [pc, #160]	; (8001504 <parsing_GPGLL_line+0x378>)
 8001464:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001468:	4413      	add	r3, r2
 800146a:	330d      	adds	r3, #13
 800146c:	460a      	mov	r2, r1
 800146e:	701a      	strb	r2, [r3, #0]
						for(g=0; g<11; g++)
 8001470:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001474:	3301      	adds	r3, #1
 8001476:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800147a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800147e:	2b0a      	cmp	r3, #10
 8001480:	dde5      	ble.n	800144e <parsing_GPGLL_line+0x2c2>
						}
						GPS_data.lon[11] = '\0';
 8001482:	4b20      	ldr	r3, [pc, #128]	; (8001504 <parsing_GPGLL_line+0x378>)
 8001484:	2200      	movs	r2, #0
 8001486:	761a      	strb	r2, [r3, #24]

						// Save in global variable
						memset(str, 0 , sizeof(str));
 8001488:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800148c:	220c      	movs	r2, #12
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f006 faff 	bl	8007a94 <memset>
						sprintf(str,"%s", GPS_data.lon);
 8001496:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800149a:	491e      	ldr	r1, [pc, #120]	; (8001514 <parsing_GPGLL_line+0x388>)
 800149c:	4618      	mov	r0, r3
 800149e:	f006 fb2e 	bl	8007afe <strcpy>
						strcpy(gps_lon, str);
 80014a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014a6:	4619      	mov	r1, r3
 80014a8:	481b      	ldr	r0, [pc, #108]	; (8001518 <parsing_GPGLL_line+0x38c>)
 80014aa:	f006 fb28 	bl	8007afe <strcpy>

						// Convert lon in coordinate for google mups
						// // 1. Separate degrees from minutes
						float integer_part_lon = 0;
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	67fb      	str	r3, [r7, #124]	; 0x7c
						float fractional_part_lon = 0;
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	67bb      	str	r3, [r7, #120]	; 0x78
						char integer_part_char_lon[3]={0};
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	2100      	movs	r1, #0
 80014c0:	460a      	mov	r2, r1
 80014c2:	801a      	strh	r2, [r3, #0]
 80014c4:	460a      	mov	r2, r1
 80014c6:	709a      	strb	r2, [r3, #2]
						char fractional_part_char_lon[10]={0};
 80014c8:	f107 0308 	add.w	r3, r7, #8
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	811a      	strh	r2, [r3, #8]

						for(k=0; k<=11; k++)
 80014d4:	2300      	movs	r3, #0
 80014d6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 80014da:	e031      	b.n	8001540 <parsing_GPGLL_line+0x3b4>
						{
							if(k<=2)
 80014dc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d81b      	bhi.n	800151c <parsing_GPGLL_line+0x390>
							{
								integer_part_char_lon[k] = GPS_data.lon[k];
 80014e4:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 80014e8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80014ec:	4905      	ldr	r1, [pc, #20]	; (8001504 <parsing_GPGLL_line+0x378>)
 80014ee:	440a      	add	r2, r1
 80014f0:	7b52      	ldrb	r2, [r2, #13]
 80014f2:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80014f6:	440b      	add	r3, r1
 80014f8:	f803 2c8c 	strb.w	r2, [r3, #-140]
 80014fc:	e01b      	b.n	8001536 <parsing_GPGLL_line+0x3aa>
 80014fe:	bf00      	nop
 8001500:	0800af50 	.word	0x0800af50
 8001504:	20000678 	.word	0x20000678
 8001508:	20000654 	.word	0x20000654
 800150c:	42700000 	.word	0x42700000
 8001510:	20000644 	.word	0x20000644
 8001514:	20000685 	.word	0x20000685
 8001518:	20000664 	.word	0x20000664
							}
							else
							{
								fractional_part_char_lon[k-3] = GPS_data.lon[k];
 800151c:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001520:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001524:	3b03      	subs	r3, #3
 8001526:	4966      	ldr	r1, [pc, #408]	; (80016c0 <parsing_GPGLL_line+0x534>)
 8001528:	440a      	add	r2, r1
 800152a:	7b52      	ldrb	r2, [r2, #13]
 800152c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8001530:	440b      	add	r3, r1
 8001532:	f803 2c98 	strb.w	r2, [r3, #-152]
						for(k=0; k<=11; k++)
 8001536:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800153a:	3301      	adds	r3, #1
 800153c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 8001540:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001544:	2b0b      	cmp	r3, #11
 8001546:	d9c9      	bls.n	80014dc <parsing_GPGLL_line+0x350>
							}
						}

						// 2. Convert string in numbers
						integer_part_lon = atoi(integer_part_char_lon);          // save int part
 8001548:	f107 0314 	add.w	r3, r7, #20
 800154c:	4618      	mov	r0, r3
 800154e:	f006 fa4e 	bl	80079ee <atoi>
 8001552:	4603      	mov	r3, r0
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fbab 	bl	8000cb0 <__aeabi_i2f>
 800155a:	4603      	mov	r3, r0
 800155c:	67fb      	str	r3, [r7, #124]	; 0x7c
						fractional_part_lon = atof(fractional_part_char_lon);	 // float part
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	4618      	mov	r0, r3
 8001564:	f006 fa40 	bl	80079e8 <atof>
 8001568:	4603      	mov	r3, r0
 800156a:	460c      	mov	r4, r1
 800156c:	4618      	mov	r0, r3
 800156e:	4621      	mov	r1, r4
 8001570:	f7ff fa94 	bl	8000a9c <__aeabi_d2f>
 8001574:	4603      	mov	r3, r0
 8001576:	67bb      	str	r3, [r7, #120]	; 0x78
						// 3. Convert in degrees
						fractional_part_lon = (fractional_part_lon/60);
 8001578:	4952      	ldr	r1, [pc, #328]	; (80016c4 <parsing_GPGLL_line+0x538>)
 800157a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800157c:	f7ff fca0 	bl	8000ec0 <__aeabi_fdiv>
 8001580:	4603      	mov	r3, r0
 8001582:	67bb      	str	r3, [r7, #120]	; 0x78
						integer_part_lon = integer_part_lon + fractional_part_lon;
 8001584:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001586:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001588:	f7ff fade 	bl	8000b48 <__addsf3>
 800158c:	4603      	mov	r3, r0
 800158e:	67fb      	str	r3, [r7, #124]	; 0x7c
						// 4. Convert in string and save it in global variable
					    gcvt(integer_part_lon, 11, gps_lontitude );
 8001590:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001592:	f7fe ff49 	bl	8000428 <__aeabi_f2d>
 8001596:	4b4c      	ldr	r3, [pc, #304]	; (80016c8 <parsing_GPGLL_line+0x53c>)
 8001598:	220b      	movs	r2, #11
 800159a:	f006 fa2d 	bl	80079f8 <gcvt>
					    gps_lontitude[10] = '\0';
 800159e:	4b4a      	ldr	r3, [pc, #296]	; (80016c8 <parsing_GPGLL_line+0x53c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	729a      	strb	r2, [r3, #10]

						i = i+g;
 80015a4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80015a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015ac:	4413      	add	r3, r2
 80015ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 80015b2:	e065      	b.n	8001680 <parsing_GPGLL_line+0x4f4>

					case 3:
						for(g=0; g<1; g++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015ba:	e015      	b.n	80015e8 <parsing_GPGLL_line+0x45c>
						{
							GPS_data.lon_letter[g] = nmeaSnt[i+g];
 80015bc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80015c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015c4:	4413      	add	r3, r2
 80015c6:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80015ca:	4413      	add	r3, r2
 80015cc:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 80015d0:	4a3b      	ldr	r2, [pc, #236]	; (80016c0 <parsing_GPGLL_line+0x534>)
 80015d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015d6:	4413      	add	r3, r2
 80015d8:	3319      	adds	r3, #25
 80015da:	460a      	mov	r2, r1
 80015dc:	701a      	strb	r2, [r3, #0]
						for(g=0; g<1; g++)
 80015de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015e2:	3301      	adds	r3, #1
 80015e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	dde5      	ble.n	80015bc <parsing_GPGLL_line+0x430>
						}
						GPS_data.lon_letter[2] = '\0';
 80015f0:	4b33      	ldr	r3, [pc, #204]	; (80016c0 <parsing_GPGLL_line+0x534>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	76da      	strb	r2, [r3, #27]
						i = i+g;
 80015f6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80015fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015fe:	4413      	add	r3, r2
 8001600:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						break;
 8001604:	e03c      	b.n	8001680 <parsing_GPGLL_line+0x4f4>

					case 4:
						for(g=0; g<6; g++)
 8001606:	2300      	movs	r3, #0
 8001608:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800160c:	e015      	b.n	800163a <parsing_GPGLL_line+0x4ae>
						{
							GPS_data.time[g] = nmeaSnt[i+g];
 800160e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001612:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001616:	4413      	add	r3, r2
 8001618:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800161c:	4413      	add	r3, r2
 800161e:	f813 1c64 	ldrb.w	r1, [r3, #-100]
 8001622:	4a27      	ldr	r2, [pc, #156]	; (80016c0 <parsing_GPGLL_line+0x534>)
 8001624:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001628:	4413      	add	r3, r2
 800162a:	331b      	adds	r3, #27
 800162c:	460a      	mov	r2, r1
 800162e:	701a      	strb	r2, [r3, #0]
						for(g=0; g<6; g++)
 8001630:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001634:	3301      	adds	r3, #1
 8001636:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800163a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800163e:	2b05      	cmp	r3, #5
 8001640:	dde5      	ble.n	800160e <parsing_GPGLL_line+0x482>
						}
						GPS_data.time[6] = '\0';
 8001642:	4b1f      	ldr	r3, [pc, #124]	; (80016c0 <parsing_GPGLL_line+0x534>)
 8001644:	2200      	movs	r2, #0
 8001646:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						i = i+g;
 800164a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800164e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001652:	4413      	add	r3, r2
 8001654:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

						// Save time in global variable
						memset(str, 0 , sizeof(str));
 8001658:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800165c:	220c      	movs	r2, #12
 800165e:	2100      	movs	r1, #0
 8001660:	4618      	mov	r0, r3
 8001662:	f006 fa17 	bl	8007a94 <memset>
						sprintf(str,"%s", GPS_data.time);
 8001666:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800166a:	4918      	ldr	r1, [pc, #96]	; (80016cc <parsing_GPGLL_line+0x540>)
 800166c:	4618      	mov	r0, r3
 800166e:	f006 fa46 	bl	8007afe <strcpy>
						strcpy(gps_time, str);
 8001672:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001676:	4619      	mov	r1, r3
 8001678:	4815      	ldr	r0, [pc, #84]	; (80016d0 <parsing_GPGLL_line+0x544>)
 800167a:	f006 fa40 	bl	8007afe <strcpy>
						break;
 800167e:	bf00      	nop
				}
				count++;
 8001680:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001684:	3301      	adds	r3, #1
 8001686:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			while(nmeaSnt[i] == ',')						// ',' pointed on start element
 800168a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800168e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001692:	4413      	add	r3, r2
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b2c      	cmp	r3, #44	; 0x2c
 8001698:	f43f ade3 	beq.w	8001262 <parsing_GPGLL_line+0xd6>
			}
			i++;
 800169c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80016a0:	3301      	adds	r3, #1
 80016a2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		while(nmeaSnt[i] != '\0')							// not and of line
 80016a6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80016aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80016ae:	4413      	add	r3, r2
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1e9      	bne.n	800168a <parsing_GPGLL_line+0x4fe>
		}
	}
}
 80016b6:	bf00      	nop
 80016b8:	37a4      	adds	r7, #164	; 0xa4
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd90      	pop	{r4, r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000678 	.word	0x20000678
 80016c4:	42700000 	.word	0x42700000
 80016c8:	200006a0 	.word	0x200006a0
 80016cc:	20000693 	.word	0x20000693
 80016d0:	20000670 	.word	0x20000670

080016d4 <parsing_GPGGA_line>:
//---------------------------------------------------------------------
void parsing_GPGGA_line(char *str_GPGGA)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b0a0      	sub	sp, #128	; 0x80
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	    char nmeaSnt[70];
		int size = sizeof(nmeaSnt);
 80016dc:	2346      	movs	r3, #70	; 0x46
 80016de:	673b      	str	r3, [r7, #112]	; 0x70
		memset(nmeaSnt, 0, size);
 80016e0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80016e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016e6:	2100      	movs	r1, #0
 80016e8:	4618      	mov	r0, r3
 80016ea:	f006 f9d3 	bl	8007a94 <memset>

		//Copy to  "*"  str_GPGGA  nmeaSnt
		int i=0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	67fb      	str	r3, [r7, #124]	; 0x7c

		for(i=0; (str_GPGGA[i] != '*') && (i < 70)  ; i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016f6:	e00c      	b.n	8001712 <parsing_GPGGA_line+0x3e>
		{
			nmeaSnt[i]=str_GPGGA[i];
 80016f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	7819      	ldrb	r1, [r3, #0]
 8001700:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001704:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001706:	4413      	add	r3, r2
 8001708:	460a      	mov	r2, r1
 800170a:	701a      	strb	r2, [r3, #0]
		for(i=0; (str_GPGGA[i] != '*') && (i < 70)  ; i++)
 800170c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800170e:	3301      	adds	r3, #1
 8001710:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001712:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b2a      	cmp	r3, #42	; 0x2a
 800171c:	d002      	beq.n	8001724 <parsing_GPGGA_line+0x50>
 800171e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001720:	2b45      	cmp	r3, #69	; 0x45
 8001722:	dde9      	ble.n	80016f8 <parsing_GPGGA_line+0x24>
		}

		// Check check sum
		char smNmbr[3]={0};     								// array for checksum
 8001724:	f107 0320 	add.w	r3, r7, #32
 8001728:	2100      	movs	r1, #0
 800172a:	460a      	mov	r2, r1
 800172c:	801a      	strh	r2, [r3, #0]
 800172e:	460a      	mov	r2, r1
 8001730:	709a      	strb	r2, [r3, #2]
		char *rawSum;
		char not_used[12] = {0};
 8001732:	f107 0314 	add.w	r3, r7, #20
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]

		// Find "*"
		rawSum = strstr(str_GPGGA, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 800173e:	212a      	movs	r1, #42	; 0x2a
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f006 f9cf 	bl	8007ae4 <strchr>
 8001746:	66f8      	str	r0, [r7, #108]	; 0x6c
		memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 8001748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800174a:	3301      	adds	r3, #1
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	b29b      	uxth	r3, r3
 8001750:	843b      	strh	r3, [r7, #32]
		smNmbr[2]='\0';											// Add and of line '\0' sing
 8001752:	2300      	movs	r3, #0
 8001754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

        // PROBLEM: Checksum !=
		char hex[3];
		memset(hex, 0 , sizeof(hex));
 8001758:	f107 0310 	add.w	r3, r7, #16
 800175c:	2203      	movs	r2, #3
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f006 f997 	bl	8007a94 <memset>
		uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 8001766:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fcea 	bl	8001144 <nmea0183_checksum>
 8001770:	4603      	mov	r3, r0
 8001772:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
		sprintf(hex, "%x", intSum);
 8001776:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 800177a:	f107 0310 	add.w	r3, r7, #16
 800177e:	499e      	ldr	r1, [pc, #632]	; (80019f8 <parsing_GPGGA_line+0x324>)
 8001780:	4618      	mov	r0, r3
 8001782:	f006 f98f 	bl	8007aa4 <siprintf>

//		if(strstr(smNmbr, hex) != NULL)
//		{
			// Parsing string

			i = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	67fb      	str	r3, [r7, #124]	; 0x7c
			int count = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	67bb      	str	r3, [r7, #120]	; 0x78

			while(nmeaSnt[i] != '\0')
 800178e:	e128      	b.n	80019e2 <parsing_GPGGA_line+0x30e>
			{
				while(nmeaSnt[i] == ',')
				{
					int g=0;
 8001790:	2300      	movs	r3, #0
 8001792:	677b      	str	r3, [r7, #116]	; 0x74
					i++;
 8001794:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001796:	3301      	adds	r3, #1
 8001798:	67fb      	str	r3, [r7, #124]	; 0x7c
					switch (count)
 800179a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800179c:	2b06      	cmp	r3, #6
 800179e:	f200 8112 	bhi.w	80019c6 <parsing_GPGGA_line+0x2f2>
 80017a2:	a201      	add	r2, pc, #4	; (adr r2, 80017a8 <parsing_GPGGA_line+0xd4>)
 80017a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a8:	080017c5 	.word	0x080017c5
 80017ac:	08001801 	.word	0x08001801
 80017b0:	0800183d 	.word	0x0800183d
 80017b4:	08001879 	.word	0x08001879
 80017b8:	080018b5 	.word	0x080018b5
 80017bc:	080018f1 	.word	0x080018f1
 80017c0:	0800192d 	.word	0x0800192d
					{
						case 0:                     // Time
							for(g=0; g<6; g++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	677b      	str	r3, [r7, #116]	; 0x74
 80017c8:	e010      	b.n	80017ec <parsing_GPGGA_line+0x118>
							{
								not_used[g] = nmeaSnt[i+g];
 80017ca:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80017cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ce:	4413      	add	r3, r2
 80017d0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80017d4:	4413      	add	r3, r2
 80017d6:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 80017da:	f107 0214 	add.w	r2, r7, #20
 80017de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017e0:	4413      	add	r3, r2
 80017e2:	460a      	mov	r2, r1
 80017e4:	701a      	strb	r2, [r3, #0]
							for(g=0; g<6; g++)
 80017e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017e8:	3301      	adds	r3, #1
 80017ea:	677b      	str	r3, [r7, #116]	; 0x74
 80017ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ee:	2b05      	cmp	r3, #5
 80017f0:	ddeb      	ble.n	80017ca <parsing_GPGGA_line+0xf6>
							}
							not_used[6] = '\0';
 80017f2:	2300      	movs	r3, #0
 80017f4:	76bb      	strb	r3, [r7, #26]
							i = i+g;
 80017f6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80017f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017fa:	4413      	add	r3, r2
 80017fc:	67fb      	str	r3, [r7, #124]	; 0x7c

							break;
 80017fe:	e0e2      	b.n	80019c6 <parsing_GPGGA_line+0x2f2>

						case 1:   					// Lat
							for (g =0; g<10; g++)
 8001800:	2300      	movs	r3, #0
 8001802:	677b      	str	r3, [r7, #116]	; 0x74
 8001804:	e010      	b.n	8001828 <parsing_GPGGA_line+0x154>
							{
								not_used[g] = nmeaSnt[i+g];
 8001806:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800180a:	4413      	add	r3, r2
 800180c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001810:	4413      	add	r3, r2
 8001812:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 8001816:	f107 0214 	add.w	r2, r7, #20
 800181a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800181c:	4413      	add	r3, r2
 800181e:	460a      	mov	r2, r1
 8001820:	701a      	strb	r2, [r3, #0]
							for (g =0; g<10; g++)
 8001822:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001824:	3301      	adds	r3, #1
 8001826:	677b      	str	r3, [r7, #116]	; 0x74
 8001828:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800182a:	2b09      	cmp	r3, #9
 800182c:	ddeb      	ble.n	8001806 <parsing_GPGGA_line+0x132>
							}
							not_used[10] = '\0';
 800182e:	2300      	movs	r3, #0
 8001830:	77bb      	strb	r3, [r7, #30]
							i = i+g;
 8001832:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001834:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001836:	4413      	add	r3, r2
 8001838:	67fb      	str	r3, [r7, #124]	; 0x7c
							break;
 800183a:	e0c4      	b.n	80019c6 <parsing_GPGGA_line+0x2f2>

						case 2:						// N
							for(g=0; g<1; g++)
 800183c:	2300      	movs	r3, #0
 800183e:	677b      	str	r3, [r7, #116]	; 0x74
 8001840:	e010      	b.n	8001864 <parsing_GPGGA_line+0x190>
							{
								not_used[g] = nmeaSnt[i+g];
 8001842:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001844:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001846:	4413      	add	r3, r2
 8001848:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800184c:	4413      	add	r3, r2
 800184e:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 8001852:	f107 0214 	add.w	r2, r7, #20
 8001856:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001858:	4413      	add	r3, r2
 800185a:	460a      	mov	r2, r1
 800185c:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 800185e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001860:	3301      	adds	r3, #1
 8001862:	677b      	str	r3, [r7, #116]	; 0x74
 8001864:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001866:	2b00      	cmp	r3, #0
 8001868:	ddeb      	ble.n	8001842 <parsing_GPGGA_line+0x16e>
							}
							not_used[1] = '\0';
 800186a:	2300      	movs	r3, #0
 800186c:	757b      	strb	r3, [r7, #21]
							i = i+g;
 800186e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001870:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001872:	4413      	add	r3, r2
 8001874:	67fb      	str	r3, [r7, #124]	; 0x7c
							break;
 8001876:	e0a6      	b.n	80019c6 <parsing_GPGGA_line+0x2f2>

						case 3:                     // Lat
							for(g=0; g<11; g++)
 8001878:	2300      	movs	r3, #0
 800187a:	677b      	str	r3, [r7, #116]	; 0x74
 800187c:	e010      	b.n	80018a0 <parsing_GPGGA_line+0x1cc>
							{
								not_used[g] = nmeaSnt[i+g];
 800187e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001882:	4413      	add	r3, r2
 8001884:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001888:	4413      	add	r3, r2
 800188a:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 800188e:	f107 0214 	add.w	r2, r7, #20
 8001892:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001894:	4413      	add	r3, r2
 8001896:	460a      	mov	r2, r1
 8001898:	701a      	strb	r2, [r3, #0]
							for(g=0; g<11; g++)
 800189a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800189c:	3301      	adds	r3, #1
 800189e:	677b      	str	r3, [r7, #116]	; 0x74
 80018a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018a2:	2b0a      	cmp	r3, #10
 80018a4:	ddeb      	ble.n	800187e <parsing_GPGGA_line+0x1aa>
							}
							not_used[11] = '\0';
 80018a6:	2300      	movs	r3, #0
 80018a8:	77fb      	strb	r3, [r7, #31]
							i = i+g;
 80018aa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80018ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018ae:	4413      	add	r3, r2
 80018b0:	67fb      	str	r3, [r7, #124]	; 0x7c
							break;
 80018b2:	e088      	b.n	80019c6 <parsing_GPGGA_line+0x2f2>

						case 4:                      // E
							for(g=0; g<1; g++)
 80018b4:	2300      	movs	r3, #0
 80018b6:	677b      	str	r3, [r7, #116]	; 0x74
 80018b8:	e010      	b.n	80018dc <parsing_GPGGA_line+0x208>
							{
								not_used[g] = nmeaSnt[i+g];
 80018ba:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80018bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018be:	4413      	add	r3, r2
 80018c0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80018c4:	4413      	add	r3, r2
 80018c6:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 80018ca:	f107 0214 	add.w	r2, r7, #20
 80018ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018d0:	4413      	add	r3, r2
 80018d2:	460a      	mov	r2, r1
 80018d4:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 80018d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018d8:	3301      	adds	r3, #1
 80018da:	677b      	str	r3, [r7, #116]	; 0x74
 80018dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018de:	2b00      	cmp	r3, #0
 80018e0:	ddeb      	ble.n	80018ba <parsing_GPGGA_line+0x1e6>
							}
							not_used[1] = '\0';
 80018e2:	2300      	movs	r3, #0
 80018e4:	757b      	strb	r3, [r7, #21]
							i = i+g;
 80018e6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80018e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018ea:	4413      	add	r3, r2
 80018ec:	67fb      	str	r3, [r7, #124]	; 0x7c
							break;
 80018ee:	e06a      	b.n	80019c6 <parsing_GPGGA_line+0x2f2>

						case 5:                      // Fix Quality
							for(g=0; g<1; g++)
 80018f0:	2300      	movs	r3, #0
 80018f2:	677b      	str	r3, [r7, #116]	; 0x74
 80018f4:	e010      	b.n	8001918 <parsing_GPGGA_line+0x244>
							{
								not_used[g] = nmeaSnt[i+g];
 80018f6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80018f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018fa:	4413      	add	r3, r2
 80018fc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001900:	4413      	add	r3, r2
 8001902:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 8001906:	f107 0214 	add.w	r2, r7, #20
 800190a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800190c:	4413      	add	r3, r2
 800190e:	460a      	mov	r2, r1
 8001910:	701a      	strb	r2, [r3, #0]
							for(g=0; g<1; g++)
 8001912:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001914:	3301      	adds	r3, #1
 8001916:	677b      	str	r3, [r7, #116]	; 0x74
 8001918:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800191a:	2b00      	cmp	r3, #0
 800191c:	ddeb      	ble.n	80018f6 <parsing_GPGGA_line+0x222>
							}
							not_used[1] = '\0';
 800191e:	2300      	movs	r3, #0
 8001920:	757b      	strb	r3, [r7, #21]
							i = i+g;
 8001922:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001924:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001926:	4413      	add	r3, r2
 8001928:	67fb      	str	r3, [r7, #124]	; 0x7c
							break;
 800192a:	e04c      	b.n	80019c6 <parsing_GPGGA_line+0x2f2>

						case 6:                      // Number of Satellites
							memset(not_used, 0 , sizeof(not_used));    // clean buffer
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	220c      	movs	r2, #12
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f006 f8ad 	bl	8007a94 <memset>
							for(g=0; g<2; g++)
 800193a:	2300      	movs	r3, #0
 800193c:	677b      	str	r3, [r7, #116]	; 0x74
 800193e:	e010      	b.n	8001962 <parsing_GPGGA_line+0x28e>
							{
								not_used[g] = nmeaSnt[i+g];
 8001940:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001942:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001944:	4413      	add	r3, r2
 8001946:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800194a:	4413      	add	r3, r2
 800194c:	f813 1c5c 	ldrb.w	r1, [r3, #-92]
 8001950:	f107 0214 	add.w	r2, r7, #20
 8001954:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001956:	4413      	add	r3, r2
 8001958:	460a      	mov	r2, r1
 800195a:	701a      	strb	r2, [r3, #0]
							for(g=0; g<2; g++)
 800195c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800195e:	3301      	adds	r3, #1
 8001960:	677b      	str	r3, [r7, #116]	; 0x74
 8001962:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001964:	2b01      	cmp	r3, #1
 8001966:	ddeb      	ble.n	8001940 <parsing_GPGGA_line+0x26c>
							}
							not_used[2] = '\0';
 8001968:	2300      	movs	r3, #0
 800196a:	75bb      	strb	r3, [r7, #22]

							// Save in structure
							char str[3]={0};
 800196c:	f107 030c 	add.w	r3, r7, #12
 8001970:	2100      	movs	r1, #0
 8001972:	460a      	mov	r2, r1
 8001974:	801a      	strh	r2, [r3, #0]
 8001976:	460a      	mov	r2, r1
 8001978:	709a      	strb	r2, [r3, #2]
							sprintf(str,"%s", not_used);
 800197a:	f107 0214 	add.w	r2, r7, #20
 800197e:	f107 030c 	add.w	r3, r7, #12
 8001982:	4611      	mov	r1, r2
 8001984:	4618      	mov	r0, r3
 8001986:	f006 f8ba 	bl	8007afe <strcpy>
							strcpy(GPS_data.number_of_satellites_GPGGA, str);
 800198a:	f107 030c 	add.w	r3, r7, #12
 800198e:	4619      	mov	r1, r3
 8001990:	481a      	ldr	r0, [pc, #104]	; (80019fc <parsing_GPGGA_line+0x328>)
 8001992:	f006 f8b4 	bl	8007afe <strcpy>

							// Save in global variable
							memset(str, 0 , sizeof(str));
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	2203      	movs	r2, #3
 800199c:	2100      	movs	r1, #0
 800199e:	4618      	mov	r0, r3
 80019a0:	f006 f878 	bl	8007a94 <memset>
							sprintf(str,"%s", GPS_data.number_of_satellites_GPGGA);
 80019a4:	f107 030c 	add.w	r3, r7, #12
 80019a8:	4914      	ldr	r1, [pc, #80]	; (80019fc <parsing_GPGGA_line+0x328>)
 80019aa:	4618      	mov	r0, r3
 80019ac:	f006 f8a7 	bl	8007afe <strcpy>
							strcpy(gps_number_of_satellites, str);
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	4619      	mov	r1, r3
 80019b6:	4812      	ldr	r0, [pc, #72]	; (8001a00 <parsing_GPGGA_line+0x32c>)
 80019b8:	f006 f8a1 	bl	8007afe <strcpy>
							i = i+g;
 80019bc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019c0:	4413      	add	r3, r2
 80019c2:	67fb      	str	r3, [r7, #124]	; 0x7c
							break;
 80019c4:	bf00      	nop
					}
					count++;
 80019c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019c8:	3301      	adds	r3, #1
 80019ca:	67bb      	str	r3, [r7, #120]	; 0x78
				while(nmeaSnt[i] == ',')
 80019cc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80019d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019d2:	4413      	add	r3, r2
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b2c      	cmp	r3, #44	; 0x2c
 80019d8:	f43f aeda 	beq.w	8001790 <parsing_GPGGA_line+0xbc>
				}
				i++;
 80019dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019de:	3301      	adds	r3, #1
 80019e0:	67fb      	str	r3, [r7, #124]	; 0x7c
			while(nmeaSnt[i] != '\0')
 80019e2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80019e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019e8:	4413      	add	r3, r2
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1ed      	bne.n	80019cc <parsing_GPGGA_line+0x2f8>
			}
	//	}
}
 80019f0:	bf00      	nop
 80019f2:	3780      	adds	r7, #128	; 0x80
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	0800af50 	.word	0x0800af50
 80019fc:	2000069d 	.word	0x2000069d
 8001a00:	20000660 	.word	0x20000660

08001a04 <parsing_GPVTG_line>:


//---------------------------------------------------------------------
void parsing_GPVTG_line(char *str_GPVTG)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b098      	sub	sp, #96	; 0x60
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	char nmeaSnt[49];
	int size = sizeof(nmeaSnt);
 8001a0c:	2331      	movs	r3, #49	; 0x31
 8001a0e:	657b      	str	r3, [r7, #84]	; 0x54
	memset(nmeaSnt, 0, size);
 8001a10:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	2100      	movs	r1, #0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f006 f83b 	bl	8007a94 <memset>

	char str[6]={0};
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	809a      	strh	r2, [r3, #4]

	//Copy to  "*"  str_GPVTG  nmeaSnt
	int i=0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	65fb      	str	r3, [r7, #92]	; 0x5c

	for(i=0; (str_GPVTG[i] != '*') && (i < 50)  ; i++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a30:	e00c      	b.n	8001a4c <parsing_GPVTG_line+0x48>
	{
		nmeaSnt[i]=str_GPVTG[i];    // Read 49 bytes
 8001a32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	4413      	add	r3, r2
 8001a38:	7819      	ldrb	r1, [r3, #0]
 8001a3a:	f107 021c 	add.w	r2, r7, #28
 8001a3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a40:	4413      	add	r3, r2
 8001a42:	460a      	mov	r2, r1
 8001a44:	701a      	strb	r2, [r3, #0]
	for(i=0; (str_GPVTG[i] != '*') && (i < 50)  ; i++)
 8001a46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a48:	3301      	adds	r3, #1
 8001a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b2a      	cmp	r3, #42	; 0x2a
 8001a56:	d002      	beq.n	8001a5e <parsing_GPVTG_line+0x5a>
 8001a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a5a:	2b31      	cmp	r3, #49	; 0x31
 8001a5c:	dde9      	ble.n	8001a32 <parsing_GPVTG_line+0x2e>
	}

	// Check check sum
	char smNmbr[3]={0};     								// array for checksum
 8001a5e:	f107 0310 	add.w	r3, r7, #16
 8001a62:	2100      	movs	r1, #0
 8001a64:	460a      	mov	r2, r1
 8001a66:	801a      	strh	r2, [r3, #0]
 8001a68:	460a      	mov	r2, r1
 8001a6a:	709a      	strb	r2, [r3, #2]
	char *rawSum;

	// Find "*"
	rawSum = strstr(str_GPVTG, "*");                       	// Find "*" in nmeaSnt. (Find start checksum number)
 8001a6c:	212a      	movs	r1, #42	; 0x2a
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f006 f838 	bl	8007ae4 <strchr>
 8001a74:	6538      	str	r0, [r7, #80]	; 0x50
	memcpy(smNmbr, &rawSum[1], 2);							// Copy checksum
 8001a76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a78:	3301      	adds	r3, #1
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	823b      	strh	r3, [r7, #16]
	smNmbr[2]='\0';											// Add and of line '\0' sing
 8001a80:	2300      	movs	r3, #0
 8001a82:	74bb      	strb	r3, [r7, #18]

	// PROBLEM: Checksum !=
	uint8_t intSum = nmea0183_checksum(nmeaSnt);			// Checksum
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff fb5b 	bl	8001144 <nmea0183_checksum>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	char hex[3];
	sprintf(hex, "%x", intSum);
 8001a94:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001a98:	f107 030c 	add.w	r3, r7, #12
 8001a9c:	492f      	ldr	r1, [pc, #188]	; (8001b5c <parsing_GPVTG_line+0x158>)
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f006 f800 	bl	8007aa4 <siprintf>

//	if(strstr(smNmbr, hex) != NULL)
//	{
			// Parsing string

			i = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	65fb      	str	r3, [r7, #92]	; 0x5c
			int count = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	65bb      	str	r3, [r7, #88]	; 0x58

			while(nmeaSnt[i] != '\0')
 8001aac:	e04a      	b.n	8001b44 <parsing_GPVTG_line+0x140>
			{
				if(nmeaSnt[i] == ',')
 8001aae:	f107 021c 	add.w	r2, r7, #28
 8001ab2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ab4:	4413      	add	r3, r2
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	2b2c      	cmp	r3, #44	; 0x2c
 8001aba:	d102      	bne.n	8001ac2 <parsing_GPVTG_line+0xbe>
				{
					count++;
 8001abc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001abe:	3301      	adds	r3, #1
 8001ac0:	65bb      	str	r3, [r7, #88]	; 0x58
				}
				if(count == 7)
 8001ac2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ac4:	2b07      	cmp	r3, #7
 8001ac6:	d13a      	bne.n	8001b3e <parsing_GPVTG_line+0x13a>
				{
					i++;
 8001ac8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aca:	3301      	adds	r3, #1
 8001acc:	65fb      	str	r3, [r7, #92]	; 0x5c
					uint8_t k = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
					for(k = 0; k<=5; k++)
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001ada:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001ade:	2b05      	cmp	r3, #5
 8001ae0:	d82d      	bhi.n	8001b3e <parsing_GPVTG_line+0x13a>
					{
						GPS_data.speed[k] = nmeaSnt[i+k];
 8001ae2:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8001ae6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ae8:	441a      	add	r2, r3
 8001aea:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001aee:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001af2:	440a      	add	r2, r1
 8001af4:	f812 1c44 	ldrb.w	r1, [r2, #-68]
 8001af8:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <parsing_GPVTG_line+0x15c>)
 8001afa:	4413      	add	r3, r2
 8001afc:	460a      	mov	r2, r1
 8001afe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						if(nmeaSnt[i+k] = '.')              // don't use number after comma
 8001b02:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 8001b06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b08:	4413      	add	r3, r2
 8001b0a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001b0e:	4413      	add	r3, r2
 8001b10:	222e      	movs	r2, #46	; 0x2e
 8001b12:	f803 2c44 	strb.w	r2, [r3, #-68]
						{
							// Save in global variable
							memset(str, 0 , sizeof(str));
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	2206      	movs	r2, #6
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f005 ffb8 	bl	8007a94 <memset>
							sprintf(str,"%s", GPS_data.speed);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	490e      	ldr	r1, [pc, #56]	; (8001b64 <parsing_GPVTG_line+0x160>)
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f005 ffe7 	bl	8007afe <strcpy>
							strcpy(gps_speed, str);
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	4619      	mov	r1, r3
 8001b36:	480c      	ldr	r0, [pc, #48]	; (8001b68 <parsing_GPVTG_line+0x164>)
 8001b38:	f005 ffe1 	bl	8007afe <strcpy>

							break;
 8001b3c:	bf00      	nop
						}
					}
				}
				i++;
 8001b3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b40:	3301      	adds	r3, #1
 8001b42:	65fb      	str	r3, [r7, #92]	; 0x5c
			while(nmeaSnt[i] != '\0')
 8001b44:	f107 021c 	add.w	r2, r7, #28
 8001b48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b4a:	4413      	add	r3, r2
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1ad      	bne.n	8001aae <parsing_GPVTG_line+0xaa>
			}
}
 8001b52:	bf00      	nop
 8001b54:	3760      	adds	r7, #96	; 0x60
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	0800af50 	.word	0x0800af50
 8001b60:	20000678 	.word	0x20000678
 8001b64:	20000699 	.word	0x20000699
 8001b68:	2000063c 	.word	0x2000063c

08001b6c <parsing_GPS>:
// Parsing only three lines from NMIA
// 1. From GPGLL - coordinates
// 2. From GPGGA - number of satellites
// 3. From GPVTG - speed
void parsing_GPS(uint8_t *GPS_buff, int size_buff)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	6018      	str	r0, [r3, #0]
 8001b78:	463b      	mov	r3, r7
 8001b7a:	6019      	str	r1, [r3, #0]
	char buffStr[512];										 // Main buffer in this function

	if(flag == 1)    										 // If data from GPS module in buffer
 8001b7c:	4b25      	ldr	r3, [pc, #148]	; (8001c14 <parsing_GPS+0xa8>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d141      	bne.n	8001c08 <parsing_GPS+0x9c>
	{
		memset(buffStr, 0, 512);        					 // Clean buffStr
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f005 ff80 	bl	8007a94 <memset>
		sprintf(buffStr, "%s", GPS_buff);					 // Save in buffStr string from biff
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	f107 020c 	add.w	r2, r7, #12
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	f005 ffae 	bl	8007afe <strcpy>
		char *str_GPGLL;
		char *str_GPGGA;
		char *str_GPVTG;

		// Find $GPGLL in buffStr
		str_GPGLL = strstr(buffStr, "$GPGLL");    // $GPGLL,4948.72578,N,02359.72468,E,151729.00,A,A*6C\r
 8001ba2:	f107 030c 	add.w	r3, r7, #12
 8001ba6:	491c      	ldr	r1, [pc, #112]	; (8001c18 <parsing_GPS+0xac>)
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f005 ffb0 	bl	8007b0e <strstr>
 8001bae:	f8c7 0214 	str.w	r0, [r7, #532]	; 0x214
		if(str_GPGLL != NULL)
 8001bb2:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <parsing_GPS+0x56>
		{
			parsing_GPGLL_line(str_GPGLL);
 8001bba:	f8d7 0214 	ldr.w	r0, [r7, #532]	; 0x214
 8001bbe:	f7ff fae5 	bl	800118c <parsing_GPGLL_line>
		}

		// Find $GPGGA in buffStr
		str_GPGGA = strstr(buffStr, "$GPGGA");    //$GPGGA,154423.00,4948.74034,N,02359.70944,E,1,05A,154422.00,4948.74052,N,02359.70973,E,1,05,3.71,351.1,M,34.8,M,,*53\r\n
 8001bc2:	f107 030c 	add.w	r3, r7, #12
 8001bc6:	4915      	ldr	r1, [pc, #84]	; (8001c1c <parsing_GPS+0xb0>)
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f005 ffa0 	bl	8007b0e <strstr>
 8001bce:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210
		if(str_GPGGA != NULL)
 8001bd2:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <parsing_GPS+0x76>
		{
			parsing_GPGGA_line(str_GPGGA);
 8001bda:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 8001bde:	f7ff fd79 	bl	80016d4 <parsing_GPGGA_line>
		}

		// Find $GPVTG in buffStr
		str_GPVTG = strstr(buffStr, "$GPVTG");    // $GPVTG,,T,,M,0.036,N,0.066,K,A*26\r\n
 8001be2:	f107 030c 	add.w	r3, r7, #12
 8001be6:	490e      	ldr	r1, [pc, #56]	; (8001c20 <parsing_GPS+0xb4>)
 8001be8:	4618      	mov	r0, r3
 8001bea:	f005 ff90 	bl	8007b0e <strstr>
 8001bee:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
		if(str_GPVTG != NULL)
 8001bf2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <parsing_GPS+0x96>
		{
			parsing_GPVTG_line(str_GPVTG);
 8001bfa:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8001bfe:	f7ff ff01 	bl	8001a04 <parsing_GPVTG_line>
		}

		flag = 0;			// Flag = 0 means: Data was readed
 8001c02:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <parsing_GPS+0xa8>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
	}
}
 8001c08:	bf00      	nop
 8001c0a:	f507 7706 	add.w	r7, r7, #536	; 0x218
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	2000020e 	.word	0x2000020e
 8001c18:	0800af54 	.word	0x0800af54
 8001c1c:	0800af5c 	.word	0x0800af5c
 8001c20:	0800af64 	.word	0x0800af64

08001c24 <read_T_and_H_SI7021>:
		memset(str, 0 , sizeof(str));
	#endif
}
// --------------------------------------------------------------------------------
void read_T_and_H_SI7021(void)
{
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b08b      	sub	sp, #44	; 0x2c
 8001c28:	af00      	add	r7, sp, #0
	uint8_t size=0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char str[10]={0};
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	811a      	strh	r2, [r3, #8]
	int8_t STATUS = -1;
 8001c3a:	23ff      	movs	r3, #255	; 0xff
 8001c3c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	float data = 0;
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	603b      	str	r3, [r7, #0]

	// Read temperature
	STATUS = r_single_Si7021(&data, Temperature);
 8001c46:	463b      	mov	r3, r7
 8001c48:	2101      	movs	r1, #1
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f958 	bl	8001f00 <r_single_Si7021>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if(STATUS != 0)       	// If error
 8001c56:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d000      	beq.n	8001c60 <read_T_and_H_SI7021+0x3c>
	{
		while(1){}
 8001c5e:	e7fe      	b.n	8001c5e <read_T_and_H_SI7021+0x3a>
	}

	// For avoid float print
	char *tmpSign = (data < 0) ? "-" : "";
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	f04f 0100 	mov.w	r1, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fa14 	bl	8001094 <__aeabi_fcmplt>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <read_T_and_H_SI7021+0x52>
 8001c72:	4b52      	ldr	r3, [pc, #328]	; (8001dbc <read_T_and_H_SI7021+0x198>)
 8001c74:	e000      	b.n	8001c78 <read_T_and_H_SI7021+0x54>
 8001c76:	4b52      	ldr	r3, [pc, #328]	; (8001dc0 <read_T_and_H_SI7021+0x19c>)
 8001c78:	623b      	str	r3, [r7, #32]
	float tmpVal = (data < 0) ? -data : data;
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	f04f 0100 	mov.w	r1, #0
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fa07 	bl	8001094 <__aeabi_fcmplt>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <read_T_and_H_SI7021+0x70>
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c92:	e000      	b.n	8001c96 <read_T_and_H_SI7021+0x72>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	61fb      	str	r3, [r7, #28]

	int tmpInt1 = tmpVal;
 8001c98:	69f8      	ldr	r0, [r7, #28]
 8001c9a:	f7ff fa23 	bl	80010e4 <__aeabi_f2iz>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	61bb      	str	r3, [r7, #24]
	float tmpFrac = (data - tmpInt1);
 8001ca2:	683c      	ldr	r4, [r7, #0]
 8001ca4:	69b8      	ldr	r0, [r7, #24]
 8001ca6:	f7ff f803 	bl	8000cb0 <__aeabi_i2f>
 8001caa:	4603      	mov	r3, r0
 8001cac:	4619      	mov	r1, r3
 8001cae:	4620      	mov	r0, r4
 8001cb0:	f7fe ff48 	bl	8000b44 <__aeabi_fsub>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	617b      	str	r3, [r7, #20]
	int tmpInt2 = trunc(tmpFrac * 10000);
 8001cb8:	4942      	ldr	r1, [pc, #264]	; (8001dc4 <read_T_and_H_SI7021+0x1a0>)
 8001cba:	6978      	ldr	r0, [r7, #20]
 8001cbc:	f7ff f84c 	bl	8000d58 <__aeabi_fmul>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe fbb0 	bl	8000428 <__aeabi_f2d>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	460c      	mov	r4, r1
 8001ccc:	4618      	mov	r0, r3
 8001cce:	4621      	mov	r1, r4
 8001cd0:	f009 f900 	bl	800aed4 <trunc>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	460c      	mov	r4, r1
 8001cd8:	4618      	mov	r0, r3
 8001cda:	4621      	mov	r1, r4
 8001cdc:	f7fe fe96 	bl	8000a0c <__aeabi_d2iz>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
		memset(str, 0 , sizeof(str));
	#endif

	// Save in global variable
	sprintf(str,"T:%s%d\0", tmpSign, tmpInt1);
 8001ce4:	1d38      	adds	r0, r7, #4
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	6a3a      	ldr	r2, [r7, #32]
 8001cea:	4937      	ldr	r1, [pc, #220]	; (8001dc8 <read_T_and_H_SI7021+0x1a4>)
 8001cec:	f005 feda 	bl	8007aa4 <siprintf>
	strcpy(temperature_si7021, str);
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4835      	ldr	r0, [pc, #212]	; (8001dcc <read_T_and_H_SI7021+0x1a8>)
 8001cf6:	f005 ff02 	bl	8007afe <strcpy>
	memset(str, 0 , sizeof(str));
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	220a      	movs	r2, #10
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f005 fec7 	bl	8007a94 <memset>

	//// Read humidity `///////////////////////////////////
	STATUS = -1;
 8001d06:	23ff      	movs	r3, #255	; 0xff
 8001d08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	STATUS = r_single_Si7021(&data, Humidity);
 8001d0c:	463b      	mov	r3, r7
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 f8f5 	bl	8001f00 <r_single_Si7021>
 8001d16:	4603      	mov	r3, r0
 8001d18:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if(STATUS != 0)       	// If error
 8001d1c:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d000      	beq.n	8001d26 <read_T_and_H_SI7021+0x102>
	{
		while(1){}
 8001d24:	e7fe      	b.n	8001d24 <read_T_and_H_SI7021+0x100>
	}

	//// For avoid float print
	//// char *tmpSign = (data < 0) ? "-" : "";
	tmpVal = (data < 0) ? -data : data;
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	f04f 0100 	mov.w	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff f9b1 	bl	8001094 <__aeabi_fcmplt>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d003      	beq.n	8001d40 <read_T_and_H_SI7021+0x11c>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001d3e:	e000      	b.n	8001d42 <read_T_and_H_SI7021+0x11e>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	61fb      	str	r3, [r7, #28]

	tmpInt1 = tmpVal;
 8001d44:	69f8      	ldr	r0, [r7, #28]
 8001d46:	f7ff f9cd 	bl	80010e4 <__aeabi_f2iz>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	61bb      	str	r3, [r7, #24]
	tmpFrac = (data - tmpInt1);
 8001d4e:	683c      	ldr	r4, [r7, #0]
 8001d50:	69b8      	ldr	r0, [r7, #24]
 8001d52:	f7fe ffad 	bl	8000cb0 <__aeabi_i2f>
 8001d56:	4603      	mov	r3, r0
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	f7fe fef2 	bl	8000b44 <__aeabi_fsub>
 8001d60:	4603      	mov	r3, r0
 8001d62:	617b      	str	r3, [r7, #20]
	tmpInt2 = trunc(tmpFrac * 10000);
 8001d64:	4917      	ldr	r1, [pc, #92]	; (8001dc4 <read_T_and_H_SI7021+0x1a0>)
 8001d66:	6978      	ldr	r0, [r7, #20]
 8001d68:	f7fe fff6 	bl	8000d58 <__aeabi_fmul>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fb5a 	bl	8000428 <__aeabi_f2d>
 8001d74:	4603      	mov	r3, r0
 8001d76:	460c      	mov	r4, r1
 8001d78:	4618      	mov	r0, r3
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	f009 f8aa 	bl	800aed4 <trunc>
 8001d80:	4603      	mov	r3, r0
 8001d82:	460c      	mov	r4, r1
 8001d84:	4618      	mov	r0, r3
 8001d86:	4621      	mov	r1, r4
 8001d88:	f7fe fe40 	bl	8000a0c <__aeabi_d2iz>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart1 , (uint8_t *)str, size, 0xFFFF);
		memset(str, 0 , sizeof(str));
	#endif

	// Save in global variable
	sprintf(str,"H:%d\0", tmpInt1);
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	490e      	ldr	r1, [pc, #56]	; (8001dd0 <read_T_and_H_SI7021+0x1ac>)
 8001d96:	4618      	mov	r0, r3
 8001d98:	f005 fe84 	bl	8007aa4 <siprintf>
	strcpy(humidity_si7021, str);
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	4619      	mov	r1, r3
 8001da0:	480c      	ldr	r0, [pc, #48]	; (8001dd4 <read_T_and_H_SI7021+0x1b0>)
 8001da2:	f005 feac 	bl	8007afe <strcpy>
	memset(str, 0 , sizeof(str));
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	220a      	movs	r2, #10
 8001daa:	2100      	movs	r1, #0
 8001dac:	4618      	mov	r0, r3
 8001dae:	f005 fe71 	bl	8007a94 <memset>
}
 8001db2:	bf00      	nop
 8001db4:	372c      	adds	r7, #44	; 0x2c
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd90      	pop	{r4, r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	0800af6c 	.word	0x0800af6c
 8001dc0:	0800af70 	.word	0x0800af70
 8001dc4:	461c4000 	.word	0x461c4000
 8001dc8:	0800af74 	.word	0x0800af74
 8001dcc:	2000062c 	.word	0x2000062c
 8001dd0:	0800af7c 	.word	0x0800af7c
 8001dd4:	20000634 	.word	0x20000634

08001dd8 <process_temp_code>:
static uint16_t convert_to_uint16(uint8_t bytes[]);
static int8_t w_reg(uint8_t value, Si7021_registers_t reg);
static int8_t r_reg(Si7021_registers_t reg);

static float process_temp_code(uint16_t temp_code)
{
 8001dd8:	b590      	push	{r4, r7, lr}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	80fb      	strh	r3, [r7, #6]
  return (float)(((175.72 * temp_code) / 65536.0) - 46.85);
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe fb0d 	bl	8000404 <__aeabi_i2d>
 8001dea:	a311      	add	r3, pc, #68	; (adr r3, 8001e30 <process_temp_code+0x58>)
 8001dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df0:	f7fe fb72 	bl	80004d8 <__aeabi_dmul>
 8001df4:	4603      	mov	r3, r0
 8001df6:	460c      	mov	r4, r1
 8001df8:	4618      	mov	r0, r3
 8001dfa:	4621      	mov	r1, r4
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <process_temp_code+0x68>)
 8001e02:	f7fe fc93 	bl	800072c <__aeabi_ddiv>
 8001e06:	4603      	mov	r3, r0
 8001e08:	460c      	mov	r4, r1
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	a30a      	add	r3, pc, #40	; (adr r3, 8001e38 <process_temp_code+0x60>)
 8001e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e14:	f7fe f9a8 	bl	8000168 <__aeabi_dsub>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	460c      	mov	r4, r1
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	4621      	mov	r1, r4
 8001e20:	f7fe fe3c 	bl	8000a9c <__aeabi_d2f>
 8001e24:	4603      	mov	r3, r0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd90      	pop	{r4, r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	3d70a3d7 	.word	0x3d70a3d7
 8001e34:	4065f70a 	.word	0x4065f70a
 8001e38:	cccccccd 	.word	0xcccccccd
 8001e3c:	40476ccc 	.word	0x40476ccc
 8001e40:	40f00000 	.word	0x40f00000

08001e44 <process_humi_code>:

static float process_humi_code(uint16_t humi_code)
{
 8001e44:	b590      	push	{r4, r7, lr}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	80fb      	strh	r3, [r7, #6]
  float value = (float)(((125.0 * humi_code) / 65536.0) - 6.0);
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe fad7 	bl	8000404 <__aeabi_i2d>
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <process_humi_code+0x84>)
 8001e5c:	f7fe fb3c 	bl	80004d8 <__aeabi_dmul>
 8001e60:	4603      	mov	r3, r0
 8001e62:	460c      	mov	r4, r1
 8001e64:	4618      	mov	r0, r3
 8001e66:	4621      	mov	r1, r4
 8001e68:	f04f 0200 	mov.w	r2, #0
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <process_humi_code+0x88>)
 8001e6e:	f7fe fc5d 	bl	800072c <__aeabi_ddiv>
 8001e72:	4603      	mov	r3, r0
 8001e74:	460c      	mov	r4, r1
 8001e76:	4618      	mov	r0, r3
 8001e78:	4621      	mov	r1, r4
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b14      	ldr	r3, [pc, #80]	; (8001ed0 <process_humi_code+0x8c>)
 8001e80:	f7fe f972 	bl	8000168 <__aeabi_dsub>
 8001e84:	4603      	mov	r3, r0
 8001e86:	460c      	mov	r4, r1
 8001e88:	4618      	mov	r0, r3
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	f7fe fe06 	bl	8000a9c <__aeabi_d2f>
 8001e90:	4603      	mov	r3, r0
 8001e92:	60fb      	str	r3, [r7, #12]

  if(value < 0)
 8001e94:	f04f 0100 	mov.w	r1, #0
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f7ff f8fb 	bl	8001094 <__aeabi_fcmplt>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <process_humi_code+0x66>
    return 0;
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	e009      	b.n	8001ebe <process_humi_code+0x7a>
  else if(value > 100)
 8001eaa:	490a      	ldr	r1, [pc, #40]	; (8001ed4 <process_humi_code+0x90>)
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f7ff f90f 	bl	80010d0 <__aeabi_fcmpgt>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <process_humi_code+0x78>
    return 100;
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <process_humi_code+0x90>)
 8001eba:	e000      	b.n	8001ebe <process_humi_code+0x7a>
  else
    return (float)value;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd90      	pop	{r4, r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	405f4000 	.word	0x405f4000
 8001ecc:	40f00000 	.word	0x40f00000
 8001ed0:	40180000 	.word	0x40180000
 8001ed4:	42c80000 	.word	0x42c80000

08001ed8 <convert_to_uint16>:

static uint16_t convert_to_uint16(uint8_t bytes[])
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  return (uint16_t)((bytes[0]<<8) | bytes[1]);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	021b      	lsls	r3, r3, #8
 8001ee6:	b21a      	sxth	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3301      	adds	r3, #1
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	b21b      	sxth	r3, r3
 8001ef4:	b29b      	uxth	r3, r3
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <r_single_Si7021>:
  else
    return 0;
}

int8_t r_single_Si7021(float* data, Si7021_measurement_type_t type)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	70fb      	strb	r3, [r7, #3]
  uint8_t cmd;
  uint8_t buffer[2];
  uint16_t code;

  if(type == Humidity)
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <r_single_Si7021+0x18>
    cmd = Humi_HM;
 8001f12:	23e5      	movs	r3, #229	; 0xe5
 8001f14:	737b      	strb	r3, [r7, #13]
 8001f16:	e008      	b.n	8001f2a <r_single_Si7021+0x2a>
  else if(type == Temperature)
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d102      	bne.n	8001f24 <r_single_Si7021+0x24>
    cmd = Temp_HM;
 8001f1e:	23e3      	movs	r3, #227	; 0xe3
 8001f20:	737b      	strb	r3, [r7, #13]
 8001f22:	e002      	b.n	8001f2a <r_single_Si7021+0x2a>
  else
    return -1;
 8001f24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f28:	e03c      	b.n	8001fa4 <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR, &cmd, 1, 10000))
 8001f2a:	2180      	movs	r1, #128	; 0x80
 8001f2c:	f107 020d 	add.w	r2, r7, #13
 8001f30:	f242 7310 	movw	r3, #10000	; 0x2710
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	2301      	movs	r3, #1
 8001f38:	481c      	ldr	r0, [pc, #112]	; (8001fac <r_single_Si7021+0xac>)
 8001f3a:	f002 f9c3 	bl	80042c4 <HAL_I2C_Master_Transmit>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d002      	beq.n	8001f4a <r_single_Si7021+0x4a>
    return -1;
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f48:	e02c      	b.n	8001fa4 <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Receive(&hi2c1, I2C_ADDR, buffer, 2, 10000))
 8001f4a:	2180      	movs	r1, #128	; 0x80
 8001f4c:	f107 0208 	add.w	r2, r7, #8
 8001f50:	f242 7310 	movw	r3, #10000	; 0x2710
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	2302      	movs	r3, #2
 8001f58:	4814      	ldr	r0, [pc, #80]	; (8001fac <r_single_Si7021+0xac>)
 8001f5a:	f002 fab1 	bl	80044c0 <HAL_I2C_Master_Receive>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d002      	beq.n	8001f6a <r_single_Si7021+0x6a>
    return -1;
 8001f64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f68:	e01c      	b.n	8001fa4 <r_single_Si7021+0xa4>

  code = convert_to_uint16(buffer);
 8001f6a:	f107 0308 	add.w	r3, r7, #8
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff ffb2 	bl	8001ed8 <convert_to_uint16>
 8001f74:	4603      	mov	r3, r0
 8001f76:	81fb      	strh	r3, [r7, #14]

  if(type == Humidity)
 8001f78:	78fb      	ldrb	r3, [r7, #3]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d107      	bne.n	8001f8e <r_single_Si7021+0x8e>
    *data = process_humi_code(code);
 8001f7e:	89fb      	ldrh	r3, [r7, #14]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff ff5f 	bl	8001e44 <process_humi_code>
 8001f86:	4602      	mov	r2, r0
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	e009      	b.n	8001fa2 <r_single_Si7021+0xa2>
  else if(type == Temperature)
 8001f8e:	78fb      	ldrb	r3, [r7, #3]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d106      	bne.n	8001fa2 <r_single_Si7021+0xa2>
    *data = process_temp_code(code);
 8001f94:	89fb      	ldrh	r3, [r7, #14]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff ff1e 	bl	8001dd8 <process_temp_code>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	601a      	str	r2, [r3, #0]

  return 0;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3710      	adds	r7, #16
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	2000078c 	.word	0x2000078c

08001fb0 <I2C_1_scaner>:
uint32_t timeout=1000;						        // timeout for receive
uint16_t STATUS=0;								    // Status connect to device (if STATUS==0 - device

//----------------------------------------------------------------------------------------------------
void I2C_1_scaner(void)
{
 8001fb0:	b5b0      	push	{r4, r5, r7, lr}
 8001fb2:	b09e      	sub	sp, #120	; 0x78
 8001fb4:	af04      	add	r7, sp, #16
	/*Description function
	This function search devise connected to I2C in this case -hi2c1.
	After thet function print in console information about what to connect to I2C.
	*/
	uint8_t size=0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	char str3[100]={0};
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	2264      	movs	r2, #100	; 0x64
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f005 fd66 	bl	8007a94 <memset>
	uint8_t size_mas=sizeof(str3);
 8001fc8:	2364      	movs	r3, #100	; 0x64
 8001fca:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	uint8_t i=0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	sprintf(str3,"I2C_1 SEARCH DEVISES... \r\n");      										// convert   in  str
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	4a7f      	ldr	r2, [pc, #508]	; (80021d4 <I2C_1_scaner+0x224>)
 8001fd8:	461c      	mov	r4, r3
 8001fda:	4615      	mov	r5, r2
 8001fdc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fe0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fe4:	c403      	stmia	r4!, {r0, r1}
 8001fe6:	8022      	strh	r2, [r4, #0]
 8001fe8:	3402      	adds	r4, #2
 8001fea:	0c13      	lsrs	r3, r2, #16
 8001fec:	7023      	strb	r3, [r4, #0]
	size=sizeof(str3);
 8001fee:	2364      	movs	r3, #100	; 0x64
 8001ff0:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
 8001ff4:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8001ff8:	b29a      	uxth	r2, r3
 8001ffa:	4639      	mov	r1, r7
 8001ffc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002000:	4875      	ldr	r0, [pc, #468]	; (80021d8 <I2C_1_scaner+0x228>)
 8002002:	f004 ffdb 	bl	8006fbc <HAL_UART_Transmit>
	uint8_t number_of_device=0;				// How many device controller is found
 8002006:	2300      	movs	r3, #0
 8002008:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	//HAL_Delay(500);

	for(addres_devise=0x00; addres_devise<0xFF; addres_devise++)  // addres_devise<0x7F
 800200c:	4b73      	ldr	r3, [pc, #460]	; (80021dc <I2C_1_scaner+0x22c>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
 8002012:	e095      	b.n	8002140 <I2C_1_scaner+0x190>
	{
		HAL_Delay(1);
 8002014:	2001      	movs	r0, #1
 8002016:	f001 fb17 	bl	8003648 <HAL_Delay>
		STATUS=HAL_I2C_Mem_Read(&hi2c1, (uint16_t)addres_devise<<1,(uint16_t)addr, (uint16_t) sizebuf_I2C, &buff, (uint16_t) sizebuf_I2C,(uint32_t) timeout);
 800201a:	4b70      	ldr	r3, [pc, #448]	; (80021dc <I2C_1_scaner+0x22c>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	b29b      	uxth	r3, r3
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	b299      	uxth	r1, r3
 8002024:	4b6e      	ldr	r3, [pc, #440]	; (80021e0 <I2C_1_scaner+0x230>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b298      	uxth	r0, r3
 800202a:	4b6e      	ldr	r3, [pc, #440]	; (80021e4 <I2C_1_scaner+0x234>)
 800202c:	881c      	ldrh	r4, [r3, #0]
 800202e:	4b6d      	ldr	r3, [pc, #436]	; (80021e4 <I2C_1_scaner+0x234>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	4a6d      	ldr	r2, [pc, #436]	; (80021e8 <I2C_1_scaner+0x238>)
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	9202      	str	r2, [sp, #8]
 8002038:	9301      	str	r3, [sp, #4]
 800203a:	4b6c      	ldr	r3, [pc, #432]	; (80021ec <I2C_1_scaner+0x23c>)
 800203c:	9300      	str	r3, [sp, #0]
 800203e:	4623      	mov	r3, r4
 8002040:	4602      	mov	r2, r0
 8002042:	486b      	ldr	r0, [pc, #428]	; (80021f0 <I2C_1_scaner+0x240>)
 8002044:	f002 fd90 	bl	8004b68 <HAL_I2C_Mem_Read>
 8002048:	4603      	mov	r3, r0
 800204a:	b29a      	uxth	r2, r3
 800204c:	4b69      	ldr	r3, [pc, #420]	; (80021f4 <I2C_1_scaner+0x244>)
 800204e:	801a      	strh	r2, [r3, #0]

		if(STATUS==DEVICE_FOUND)																		// if devsice is found
 8002050:	4b68      	ldr	r3, [pc, #416]	; (80021f4 <I2C_1_scaner+0x244>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d16d      	bne.n	8002134 <I2C_1_scaner+0x184>
		{
			number_of_device++;
 8002058:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800205c:	3301      	adds	r3, #1
 800205e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

			if( (addres_devise == H_and_T_sensor_SI7021_I2C_ADDR) | (addres_devise == OLED_SSD136_I2C_ADDR))
 8002062:	4b5e      	ldr	r3, [pc, #376]	; (80021dc <I2C_1_scaner+0x22c>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b40      	cmp	r3, #64	; 0x40
 8002068:	bf0c      	ite	eq
 800206a:	2301      	moveq	r3, #1
 800206c:	2300      	movne	r3, #0
 800206e:	b2da      	uxtb	r2, r3
 8002070:	4b5a      	ldr	r3, [pc, #360]	; (80021dc <I2C_1_scaner+0x22c>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b3c      	cmp	r3, #60	; 0x3c
 8002076:	bf0c      	ite	eq
 8002078:	2301      	moveq	r3, #1
 800207a:	2300      	movne	r3, #0
 800207c:	b2db      	uxtb	r3, r3
 800207e:	4313      	orrs	r3, r2
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d03c      	beq.n	8002100 <I2C_1_scaner+0x150>
			{
				switch (addres_devise)
 8002086:	4b55      	ldr	r3, [pc, #340]	; (80021dc <I2C_1_scaner+0x22c>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b3c      	cmp	r3, #60	; 0x3c
 800208c:	d01c      	beq.n	80020c8 <I2C_1_scaner+0x118>
 800208e:	2b40      	cmp	r3, #64	; 0x40
 8002090:	d150      	bne.n	8002134 <I2C_1_scaner+0x184>
				{
					case H_and_T_sensor_SI7021_I2C_ADDR:
						sprintf(str3,"Device address-0x%x - found. It is Humidity and Temperature sensor SI7021 \r\n",addres_devise);      // convert   in  str
 8002092:	4b52      	ldr	r3, [pc, #328]	; (80021dc <I2C_1_scaner+0x22c>)
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	463b      	mov	r3, r7
 800209a:	4957      	ldr	r1, [pc, #348]	; (80021f8 <I2C_1_scaner+0x248>)
 800209c:	4618      	mov	r0, r3
 800209e:	f005 fd01 	bl	8007aa4 <siprintf>
						size=sizeof(str3);
 80020a2:	2364      	movs	r3, #100	; 0x64
 80020a4:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
						HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
 80020a8:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	4639      	mov	r1, r7
 80020b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020b4:	4848      	ldr	r0, [pc, #288]	; (80021d8 <I2C_1_scaner+0x228>)
 80020b6:	f004 ff81 	bl	8006fbc <HAL_UART_Transmit>
						memset(str3, 0 , sizeof(str3));   // Clean str3
 80020ba:	463b      	mov	r3, r7
 80020bc:	2264      	movs	r2, #100	; 0x64
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f005 fce7 	bl	8007a94 <memset>
                    break;
 80020c6:	e035      	b.n	8002134 <I2C_1_scaner+0x184>

					case  OLED_SSD136_I2C_ADDR:
						sprintf(str3,"Device address-0x%x - found. It is OLED \r\n",addres_devise);      // convert   in  str
 80020c8:	4b44      	ldr	r3, [pc, #272]	; (80021dc <I2C_1_scaner+0x22c>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	461a      	mov	r2, r3
 80020ce:	463b      	mov	r3, r7
 80020d0:	494a      	ldr	r1, [pc, #296]	; (80021fc <I2C_1_scaner+0x24c>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f005 fce6 	bl	8007aa4 <siprintf>
						size=sizeof(str3);
 80020d8:	2364      	movs	r3, #100	; 0x64
 80020da:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
						HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
 80020de:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	4639      	mov	r1, r7
 80020e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020ea:	483b      	ldr	r0, [pc, #236]	; (80021d8 <I2C_1_scaner+0x228>)
 80020ec:	f004 ff66 	bl	8006fbc <HAL_UART_Transmit>
						memset(str3, 0 , sizeof(str3));   // Clean str3
 80020f0:	463b      	mov	r3, r7
 80020f2:	2264      	movs	r2, #100	; 0x64
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f005 fccc 	bl	8007a94 <memset>
				    break;
 80020fc:	bf00      	nop
 80020fe:	e019      	b.n	8002134 <I2C_1_scaner+0x184>
				}
			}

			else
			{
				memset(str3, 0 , sizeof(str3));
 8002100:	463b      	mov	r3, r7
 8002102:	2264      	movs	r2, #100	; 0x64
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f005 fcc4 	bl	8007a94 <memset>
				sprintf(str3,"Device address-0x%x - found........................UNKNOWN DEVICE \r\n",addres_devise);      // convert   in  str
 800210c:	4b33      	ldr	r3, [pc, #204]	; (80021dc <I2C_1_scaner+0x22c>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	461a      	mov	r2, r3
 8002112:	463b      	mov	r3, r7
 8002114:	493a      	ldr	r1, [pc, #232]	; (8002200 <I2C_1_scaner+0x250>)
 8002116:	4618      	mov	r0, r3
 8002118:	f005 fcc4 	bl	8007aa4 <siprintf>
				size=sizeof(str3);
 800211c:	2364      	movs	r3, #100	; 0x64
 800211e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
				HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
 8002122:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8002126:	b29a      	uxth	r2, r3
 8002128:	4639      	mov	r1, r7
 800212a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800212e:	482a      	ldr	r0, [pc, #168]	; (80021d8 <I2C_1_scaner+0x228>)
 8002130:	f004 ff44 	bl	8006fbc <HAL_UART_Transmit>
	for(addres_devise=0x00; addres_devise<0xFF; addres_devise++)  // addres_devise<0x7F
 8002134:	4b29      	ldr	r3, [pc, #164]	; (80021dc <I2C_1_scaner+0x22c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	b2da      	uxtb	r2, r3
 800213c:	4b27      	ldr	r3, [pc, #156]	; (80021dc <I2C_1_scaner+0x22c>)
 800213e:	701a      	strb	r2, [r3, #0]
 8002140:	4b26      	ldr	r3, [pc, #152]	; (80021dc <I2C_1_scaner+0x22c>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2bff      	cmp	r3, #255	; 0xff
 8002146:	f47f af65 	bne.w	8002014 <I2C_1_scaner+0x64>
			}
		}
	}
	if(number_of_device==0)  																				// If devices nofound
 800214a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800214e:	2b00      	cmp	r3, #0
 8002150:	d11c      	bne.n	800218c <I2C_1_scaner+0x1dc>
	{
		memset(str3, 0 , sizeof(str3));
 8002152:	463b      	mov	r3, r7
 8002154:	2264      	movs	r2, #100	; 0x64
 8002156:	2100      	movs	r1, #0
 8002158:	4618      	mov	r0, r3
 800215a:	f005 fc9b 	bl	8007a94 <memset>
		sprintf(str3,"Devices no found!!!\r\n");      							// convert   in  str
 800215e:	463b      	mov	r3, r7
 8002160:	4a28      	ldr	r2, [pc, #160]	; (8002204 <I2C_1_scaner+0x254>)
 8002162:	461c      	mov	r4, r3
 8002164:	4615      	mov	r5, r2
 8002166:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002168:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800216a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800216e:	6020      	str	r0, [r4, #0]
 8002170:	3404      	adds	r4, #4
 8002172:	8021      	strh	r1, [r4, #0]
		size=sizeof(str3);
 8002174:	2364      	movs	r3, #100	; 0x64
 8002176:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
		HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
 800217a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800217e:	b29a      	uxth	r2, r3
 8002180:	4639      	mov	r1, r7
 8002182:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002186:	4814      	ldr	r0, [pc, #80]	; (80021d8 <I2C_1_scaner+0x228>)
 8002188:	f004 ff18 	bl	8006fbc <HAL_UART_Transmit>
	}

	memset(str3, 0 , sizeof(str3));
 800218c:	463b      	mov	r3, r7
 800218e:	2264      	movs	r2, #100	; 0x64
 8002190:	2100      	movs	r1, #0
 8002192:	4618      	mov	r0, r3
 8002194:	f005 fc7e 	bl	8007a94 <memset>
	sprintf(str3,"DONE\r\n");      																	// convert   in  str
 8002198:	463b      	mov	r3, r7
 800219a:	4a1b      	ldr	r2, [pc, #108]	; (8002208 <I2C_1_scaner+0x258>)
 800219c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021a0:	6018      	str	r0, [r3, #0]
 80021a2:	3304      	adds	r3, #4
 80021a4:	8019      	strh	r1, [r3, #0]
 80021a6:	3302      	adds	r3, #2
 80021a8:	0c0a      	lsrs	r2, r1, #16
 80021aa:	701a      	strb	r2, [r3, #0]
	size=sizeof(str3);
 80021ac:	2364      	movs	r3, #100	; 0x64
 80021ae:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	HAL_UART_Transmit(&huart1 , (uint8_t *)str3, size, 0xFFFF);
 80021b2:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	4639      	mov	r1, r7
 80021ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021be:	4806      	ldr	r0, [pc, #24]	; (80021d8 <I2C_1_scaner+0x228>)
 80021c0:	f004 fefc 	bl	8006fbc <HAL_UART_Transmit>

	HAL_Delay(500);
 80021c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021c8:	f001 fa3e 	bl	8003648 <HAL_Delay>
}
 80021cc:	bf00      	nop
 80021ce:	3768      	adds	r7, #104	; 0x68
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bdb0      	pop	{r4, r5, r7, pc}
 80021d4:	0800af84 	.word	0x0800af84
 80021d8:	200007e0 	.word	0x200007e0
 80021dc:	20000208 	.word	0x20000208
 80021e0:	20000209 	.word	0x20000209
 80021e4:	20000008 	.word	0x20000008
 80021e8:	2000000c 	.word	0x2000000c
 80021ec:	2000020a 	.word	0x2000020a
 80021f0:	2000078c 	.word	0x2000078c
 80021f4:	2000020c 	.word	0x2000020c
 80021f8:	0800afa0 	.word	0x0800afa0
 80021fc:	0800aff0 	.word	0x0800aff0
 8002200:	0800b01c 	.word	0x0800b01c
 8002204:	0800b064 	.word	0x0800b064
 8002208:	0800b07c 	.word	0x0800b07c

0800220c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN PV */
// -----------------------------------------------------------------------------
#if GPS
	uint8_t flag = 0;					// Flag signals what GPS buffer is full
	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
		flag = 1;
 8002214:	4b03      	ldr	r3, [pc, #12]	; (8002224 <HAL_UART_RxCpltCallback+0x18>)
 8002216:	2201      	movs	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
	}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	2000020e 	.word	0x2000020e

08002228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002230:	f001 f9a8 	bl	8003584 <HAL_Init>
//
//  } global_data;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002234:	f000 f856 	bl	80022e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002238:	f000 fa8a 	bl	8002750 <MX_GPIO_Init>
  MX_DMA_Init();
 800223c:	f000 fa6a 	bl	8002714 <MX_DMA_Init>
  MX_TIM2_Init();
 8002240:	f000 f99c 	bl	800257c <MX_TIM2_Init>
  MX_I2C1_Init();
 8002244:	f000 f894 	bl	8002370 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002248:	f000 f9e6 	bl	8002618 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800224c:	f000 fa38 	bl	80026c0 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8002250:	f000 f8bc 	bl	80023cc <MX_SPI2_Init>
  MX_TIM1_Init();
 8002254:	f000 f8f0 	bl	8002438 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002258:	f000 fa08 	bl	800266c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */



#if I2C_SCANNER
  I2C_1_scaner();
 800225c:	f7ff fea8 	bl	8001fb0 <I2C_1_scaner>
#endif

#if H_a_T_SI7021
  read_T_and_H_SI7021();
 8002260:	f7ff fce0 	bl	8001c24 <read_T_and_H_SI7021>
#endif

#if OLED
  init_oled();
 8002264:	f000 fafc 	bl	8002860 <init_oled>
	  //test_oled();
#endif

HAL_TIM_Base_Start_IT(&htim2);
 8002268:	481a      	ldr	r0, [pc, #104]	; (80022d4 <main+0xac>)
 800226a:	f004 f831 	bl	80062d0 <HAL_TIM_Base_Start_IT>


#if GPS
	uint8_t GPS_buff[512];      						// main buffer for stream from GPS
	memset(GPS_buff ,0 ,sizeof(GPS_buff));
 800226e:	463b      	mov	r3, r7
 8002270:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002274:	2100      	movs	r1, #0
 8002276:	4618      	mov	r0, r3
 8002278:	f005 fc0c 	bl	8007a94 <memset>
	HAL_UART_Receive_DMA(&huart3, GPS_buff, 512);
 800227c:	463b      	mov	r3, r7
 800227e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002282:	4619      	mov	r1, r3
 8002284:	4814      	ldr	r0, [pc, #80]	; (80022d8 <main+0xb0>)
 8002286:	f004 ff33 	bl	80070f0 <HAL_UART_Receive_DMA>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
        if(interrupt_flag == 1)
 800228a:	4b14      	ldr	r3, [pc, #80]	; (80022dc <main+0xb4>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d1fb      	bne.n	800228a <main+0x62>
        {
        	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002292:	2201      	movs	r2, #1
 8002294:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002298:	4811      	ldr	r0, [pc, #68]	; (80022e0 <main+0xb8>)
 800229a:	f001 fec3 	bl	8004024 <HAL_GPIO_WritePin>

        	read_T_and_H_SI7021();
 800229e:	f7ff fcc1 	bl	8001c24 <read_T_and_H_SI7021>
        	test_flash_W25Q();
 80022a2:	f7fe ff45 	bl	8001130 <test_flash_W25Q>

			#if GPS
        		parsing_GPS(GPS_buff, 512);
 80022a6:	463b      	mov	r3, r7
 80022a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff fc5d 	bl	8001b6c <parsing_GPS>
        		HAL_Delay(500);
 80022b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022b6:	f001 f9c7 	bl	8003648 <HAL_Delay>
			# else
        		HAL_Delay(500);
			#endif

			#if OLED
        		OLED_prinr_all_data();
 80022ba:	f000 fae1 	bl	8002880 <OLED_prinr_all_data>
			#endif

        	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80022be:	2200      	movs	r2, #0
 80022c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022c4:	4806      	ldr	r0, [pc, #24]	; (80022e0 <main+0xb8>)
 80022c6:	f001 fead 	bl	8004024 <HAL_GPIO_WritePin>

			#if FINGERPRINT
        		fingerprint_test();
			#endif

        	interrupt_flag = 0;
 80022ca:	4b04      	ldr	r3, [pc, #16]	; (80022dc <main+0xb4>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]
        if(interrupt_flag == 1)
 80022d0:	e7db      	b.n	800228a <main+0x62>
 80022d2:	bf00      	nop
 80022d4:	20000860 	.word	0x20000860
 80022d8:	2000074c 	.word	0x2000074c
 80022dc:	2000020f 	.word	0x2000020f
 80022e0:	40011000 	.word	0x40011000

080022e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b090      	sub	sp, #64	; 0x40
 80022e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ea:	f107 0318 	add.w	r3, r7, #24
 80022ee:	2228      	movs	r2, #40	; 0x28
 80022f0:	2100      	movs	r1, #0
 80022f2:	4618      	mov	r0, r3
 80022f4:	f005 fbce 	bl	8007a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002306:	2301      	movs	r3, #1
 8002308:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800230a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800230e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002310:	2300      	movs	r3, #0
 8002312:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002314:	2301      	movs	r3, #1
 8002316:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002318:	2302      	movs	r3, #2
 800231a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800231c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002320:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002322:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002326:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002328:	f107 0318 	add.w	r3, r7, #24
 800232c:	4618      	mov	r0, r3
 800232e:	f003 fb27 	bl	8005980 <HAL_RCC_OscConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002338:	f000 fa8c 	bl	8002854 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800233c:	230f      	movs	r3, #15
 800233e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002340:	2302      	movs	r3, #2
 8002342:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002344:	2300      	movs	r3, #0
 8002346:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002348:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800234c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	2102      	movs	r1, #2
 8002356:	4618      	mov	r0, r3
 8002358:	f003 fd92 	bl	8005e80 <HAL_RCC_ClockConfig>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002362:	f000 fa77 	bl	8002854 <Error_Handler>
  }
}
 8002366:	bf00      	nop
 8002368:	3740      	adds	r7, #64	; 0x40
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <MX_I2C1_Init+0x50>)
 8002376:	4a13      	ldr	r2, [pc, #76]	; (80023c4 <MX_I2C1_Init+0x54>)
 8002378:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800237a:	4b11      	ldr	r3, [pc, #68]	; (80023c0 <MX_I2C1_Init+0x50>)
 800237c:	4a12      	ldr	r2, [pc, #72]	; (80023c8 <MX_I2C1_Init+0x58>)
 800237e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002380:	4b0f      	ldr	r3, [pc, #60]	; (80023c0 <MX_I2C1_Init+0x50>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002386:	4b0e      	ldr	r3, [pc, #56]	; (80023c0 <MX_I2C1_Init+0x50>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800238c:	4b0c      	ldr	r3, [pc, #48]	; (80023c0 <MX_I2C1_Init+0x50>)
 800238e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002392:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002394:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <MX_I2C1_Init+0x50>)
 8002396:	2200      	movs	r2, #0
 8002398:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <MX_I2C1_Init+0x50>)
 800239c:	2200      	movs	r2, #0
 800239e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023a0:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <MX_I2C1_Init+0x50>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80023a6:	4b06      	ldr	r3, [pc, #24]	; (80023c0 <MX_I2C1_Init+0x50>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80023ac:	4804      	ldr	r0, [pc, #16]	; (80023c0 <MX_I2C1_Init+0x50>)
 80023ae:	f001 fe51 	bl	8004054 <HAL_I2C_Init>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80023b8:	f000 fa4c 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023bc:	bf00      	nop
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	2000078c 	.word	0x2000078c
 80023c4:	40005400 	.word	0x40005400
 80023c8:	000186a0 	.word	0x000186a0

080023cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80023d0:	4b17      	ldr	r3, [pc, #92]	; (8002430 <MX_SPI2_Init+0x64>)
 80023d2:	4a18      	ldr	r2, [pc, #96]	; (8002434 <MX_SPI2_Init+0x68>)
 80023d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023d6:	4b16      	ldr	r3, [pc, #88]	; (8002430 <MX_SPI2_Init+0x64>)
 80023d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80023de:	4b14      	ldr	r3, [pc, #80]	; (8002430 <MX_SPI2_Init+0x64>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80023e4:	4b12      	ldr	r3, [pc, #72]	; (8002430 <MX_SPI2_Init+0x64>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023ea:	4b11      	ldr	r3, [pc, #68]	; (8002430 <MX_SPI2_Init+0x64>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023f0:	4b0f      	ldr	r3, [pc, #60]	; (8002430 <MX_SPI2_Init+0x64>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80023f6:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <MX_SPI2_Init+0x64>)
 80023f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023fe:	4b0c      	ldr	r3, [pc, #48]	; (8002430 <MX_SPI2_Init+0x64>)
 8002400:	2200      	movs	r2, #0
 8002402:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002404:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <MX_SPI2_Init+0x64>)
 8002406:	2200      	movs	r2, #0
 8002408:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <MX_SPI2_Init+0x64>)
 800240c:	2200      	movs	r2, #0
 800240e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002410:	4b07      	ldr	r3, [pc, #28]	; (8002430 <MX_SPI2_Init+0x64>)
 8002412:	2200      	movs	r2, #0
 8002414:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002416:	4b06      	ldr	r3, [pc, #24]	; (8002430 <MX_SPI2_Init+0x64>)
 8002418:	220a      	movs	r2, #10
 800241a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800241c:	4804      	ldr	r0, [pc, #16]	; (8002430 <MX_SPI2_Init+0x64>)
 800241e:	f003 fecb 	bl	80061b8 <HAL_SPI_Init>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002428:	f000 fa14 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800242c:	bf00      	nop
 800242e:	bd80      	pop	{r7, pc}
 8002430:	200006b0 	.word	0x200006b0
 8002434:	40003800 	.word	0x40003800

08002438 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b096      	sub	sp, #88	; 0x58
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800243e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800244c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002456:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	609a      	str	r2, [r3, #8]
 8002462:	60da      	str	r2, [r3, #12]
 8002464:	611a      	str	r2, [r3, #16]
 8002466:	615a      	str	r2, [r3, #20]
 8002468:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800246a:	1d3b      	adds	r3, r7, #4
 800246c:	2220      	movs	r2, #32
 800246e:	2100      	movs	r1, #0
 8002470:	4618      	mov	r0, r3
 8002472:	f005 fb0f 	bl	8007a94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002476:	4b3f      	ldr	r3, [pc, #252]	; (8002574 <MX_TIM1_Init+0x13c>)
 8002478:	4a3f      	ldr	r2, [pc, #252]	; (8002578 <MX_TIM1_Init+0x140>)
 800247a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15600;
 800247c:	4b3d      	ldr	r3, [pc, #244]	; (8002574 <MX_TIM1_Init+0x13c>)
 800247e:	f643 42f0 	movw	r2, #15600	; 0x3cf0
 8002482:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002484:	4b3b      	ldr	r3, [pc, #236]	; (8002574 <MX_TIM1_Init+0x13c>)
 8002486:	2200      	movs	r2, #0
 8002488:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4000;
 800248a:	4b3a      	ldr	r3, [pc, #232]	; (8002574 <MX_TIM1_Init+0x13c>)
 800248c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002490:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002492:	4b38      	ldr	r3, [pc, #224]	; (8002574 <MX_TIM1_Init+0x13c>)
 8002494:	2200      	movs	r2, #0
 8002496:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002498:	4b36      	ldr	r3, [pc, #216]	; (8002574 <MX_TIM1_Init+0x13c>)
 800249a:	2200      	movs	r2, #0
 800249c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800249e:	4b35      	ldr	r3, [pc, #212]	; (8002574 <MX_TIM1_Init+0x13c>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024a4:	4833      	ldr	r0, [pc, #204]	; (8002574 <MX_TIM1_Init+0x13c>)
 80024a6:	f003 fee8 	bl	800627a <HAL_TIM_Base_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80024b0:	f000 f9d0 	bl	8002854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024b8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80024be:	4619      	mov	r1, r3
 80024c0:	482c      	ldr	r0, [pc, #176]	; (8002574 <MX_TIM1_Init+0x13c>)
 80024c2:	f004 f92b 	bl	800671c <HAL_TIM_ConfigClockSource>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80024cc:	f000 f9c2 	bl	8002854 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024d0:	4828      	ldr	r0, [pc, #160]	; (8002574 <MX_TIM1_Init+0x13c>)
 80024d2:	f003 ff20 	bl	8006316 <HAL_TIM_PWM_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80024dc:	f000 f9ba 	bl	8002854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e0:	2300      	movs	r3, #0
 80024e2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e4:	2300      	movs	r3, #0
 80024e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024ec:	4619      	mov	r1, r3
 80024ee:	4821      	ldr	r0, [pc, #132]	; (8002574 <MX_TIM1_Init+0x13c>)
 80024f0:	f004 fc70 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80024fa:	f000 f9ab 	bl	8002854 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024fe:	2360      	movs	r3, #96	; 0x60
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2000;
 8002502:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002506:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002508:	2300      	movs	r3, #0
 800250a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800250c:	2300      	movs	r3, #0
 800250e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002514:	2300      	movs	r3, #0
 8002516:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002518:	2300      	movs	r3, #0
 800251a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800251c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002520:	2200      	movs	r2, #0
 8002522:	4619      	mov	r1, r3
 8002524:	4813      	ldr	r0, [pc, #76]	; (8002574 <MX_TIM1_Init+0x13c>)
 8002526:	f004 f833 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002530:	f000 f990 	bl	8002854 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002534:	2300      	movs	r3, #0
 8002536:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002540:	2300      	movs	r3, #0
 8002542:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002548:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800254c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	4619      	mov	r1, r3
 8002556:	4807      	ldr	r0, [pc, #28]	; (8002574 <MX_TIM1_Init+0x13c>)
 8002558:	f004 fc80 	bl	8006e5c <HAL_TIMEx_ConfigBreakDeadTime>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8002562:	f000 f977 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002566:	4803      	ldr	r0, [pc, #12]	; (8002574 <MX_TIM1_Init+0x13c>)
 8002568:	f000 fdfa 	bl	8003160 <HAL_TIM_MspPostInit>

}
 800256c:	bf00      	nop
 800256e:	3758      	adds	r7, #88	; 0x58
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000820 	.word	0x20000820
 8002578:	40012c00 	.word	0x40012c00

0800257c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002582:	f107 0308 	add.w	r3, r7, #8
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	609a      	str	r2, [r3, #8]
 800258e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002590:	463b      	mov	r3, r7
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002598:	4b1e      	ldr	r3, [pc, #120]	; (8002614 <MX_TIM2_Init+0x98>)
 800259a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800259e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440;
 80025a0:	4b1c      	ldr	r3, [pc, #112]	; (8002614 <MX_TIM2_Init+0x98>)
 80025a2:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 80025a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a8:	4b1a      	ldr	r3, [pc, #104]	; (8002614 <MX_TIM2_Init+0x98>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 80025ae:	4b19      	ldr	r3, [pc, #100]	; (8002614 <MX_TIM2_Init+0x98>)
 80025b0:	f24c 3250 	movw	r2, #50000	; 0xc350
 80025b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b6:	4b17      	ldr	r3, [pc, #92]	; (8002614 <MX_TIM2_Init+0x98>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025bc:	4b15      	ldr	r3, [pc, #84]	; (8002614 <MX_TIM2_Init+0x98>)
 80025be:	2200      	movs	r2, #0
 80025c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025c2:	4814      	ldr	r0, [pc, #80]	; (8002614 <MX_TIM2_Init+0x98>)
 80025c4:	f003 fe59 	bl	800627a <HAL_TIM_Base_Init>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80025ce:	f000 f941 	bl	8002854 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025d8:	f107 0308 	add.w	r3, r7, #8
 80025dc:	4619      	mov	r1, r3
 80025de:	480d      	ldr	r0, [pc, #52]	; (8002614 <MX_TIM2_Init+0x98>)
 80025e0:	f004 f89c 	bl	800671c <HAL_TIM_ConfigClockSource>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80025ea:	f000 f933 	bl	8002854 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ee:	2300      	movs	r3, #0
 80025f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f2:	2300      	movs	r3, #0
 80025f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025f6:	463b      	mov	r3, r7
 80025f8:	4619      	mov	r1, r3
 80025fa:	4806      	ldr	r0, [pc, #24]	; (8002614 <MX_TIM2_Init+0x98>)
 80025fc:	f004 fbea 	bl	8006dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002606:	f000 f925 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000860 	.word	0x20000860

08002618 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <MX_USART1_UART_Init+0x50>)
 8002620:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002624:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002628:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002632:	2200      	movs	r2, #0
 8002634:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002636:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002638:	2200      	movs	r2, #0
 800263a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800263e:	220c      	movs	r2, #12
 8002640:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800264a:	2200      	movs	r2, #0
 800264c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800264e:	4805      	ldr	r0, [pc, #20]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002650:	f004 fc67 	bl	8006f22 <HAL_UART_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800265a:	f000 f8fb 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	200007e0 	.word	0x200007e0
 8002668:	40013800 	.word	0x40013800

0800266c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002670:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 8002672:	4a12      	ldr	r2, [pc, #72]	; (80026bc <MX_USART2_UART_Init+0x50>)
 8002674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002676:	4b10      	ldr	r3, [pc, #64]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 8002678:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800267c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 8002680:	2200      	movs	r2, #0
 8002682:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002684:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 8002686:	2200      	movs	r2, #0
 8002688:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800268a:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 800268c:	2200      	movs	r2, #0
 800268e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 8002692:	220c      	movs	r2, #12
 8002694:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002696:	4b08      	ldr	r3, [pc, #32]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 8002698:	2200      	movs	r2, #0
 800269a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800269c:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 800269e:	2200      	movs	r2, #0
 80026a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026a2:	4805      	ldr	r0, [pc, #20]	; (80026b8 <MX_USART2_UART_Init+0x4c>)
 80026a4:	f004 fc3d 	bl	8006f22 <HAL_UART_Init>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026ae:	f000 f8d1 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	200008a0 	.word	0x200008a0
 80026bc:	40004400 	.word	0x40004400

080026c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026c4:	4b11      	ldr	r3, [pc, #68]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026c6:	4a12      	ldr	r2, [pc, #72]	; (8002710 <MX_USART3_UART_Init+0x50>)
 80026c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80026ca:	4b10      	ldr	r3, [pc, #64]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80026d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026d2:	4b0e      	ldr	r3, [pc, #56]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026d8:	4b0c      	ldr	r3, [pc, #48]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026de:	4b0b      	ldr	r3, [pc, #44]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026e4:	4b09      	ldr	r3, [pc, #36]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026e6:	220c      	movs	r2, #12
 80026e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ea:	4b08      	ldr	r3, [pc, #32]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026f0:	4b06      	ldr	r3, [pc, #24]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026f6:	4805      	ldr	r0, [pc, #20]	; (800270c <MX_USART3_UART_Init+0x4c>)
 80026f8:	f004 fc13 	bl	8006f22 <HAL_UART_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002702:	f000 f8a7 	bl	8002854 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	2000074c 	.word	0x2000074c
 8002710:	40004800 	.word	0x40004800

08002714 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800271a:	4b0c      	ldr	r3, [pc, #48]	; (800274c <MX_DMA_Init+0x38>)
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	4a0b      	ldr	r2, [pc, #44]	; (800274c <MX_DMA_Init+0x38>)
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	6153      	str	r3, [r2, #20]
 8002726:	4b09      	ldr	r3, [pc, #36]	; (800274c <MX_DMA_Init+0x38>)
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2100      	movs	r1, #0
 8002736:	200d      	movs	r0, #13
 8002738:	f001 f87f 	bl	800383a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800273c:	200d      	movs	r0, #13
 800273e:	f001 f898 	bl	8003872 <HAL_NVIC_EnableIRQ>

}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40021000 	.word	0x40021000

08002750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002756:	f107 0310 	add.w	r3, r7, #16
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]
 8002760:	609a      	str	r2, [r3, #8]
 8002762:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002764:	4b2e      	ldr	r3, [pc, #184]	; (8002820 <MX_GPIO_Init+0xd0>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	4a2d      	ldr	r2, [pc, #180]	; (8002820 <MX_GPIO_Init+0xd0>)
 800276a:	f043 0310 	orr.w	r3, r3, #16
 800276e:	6193      	str	r3, [r2, #24]
 8002770:	4b2b      	ldr	r3, [pc, #172]	; (8002820 <MX_GPIO_Init+0xd0>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	f003 0310 	and.w	r3, r3, #16
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800277c:	4b28      	ldr	r3, [pc, #160]	; (8002820 <MX_GPIO_Init+0xd0>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	4a27      	ldr	r2, [pc, #156]	; (8002820 <MX_GPIO_Init+0xd0>)
 8002782:	f043 0320 	orr.w	r3, r3, #32
 8002786:	6193      	str	r3, [r2, #24]
 8002788:	4b25      	ldr	r3, [pc, #148]	; (8002820 <MX_GPIO_Init+0xd0>)
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 0320 	and.w	r3, r3, #32
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002794:	4b22      	ldr	r3, [pc, #136]	; (8002820 <MX_GPIO_Init+0xd0>)
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	4a21      	ldr	r2, [pc, #132]	; (8002820 <MX_GPIO_Init+0xd0>)
 800279a:	f043 0304 	orr.w	r3, r3, #4
 800279e:	6193      	str	r3, [r2, #24]
 80027a0:	4b1f      	ldr	r3, [pc, #124]	; (8002820 <MX_GPIO_Init+0xd0>)
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	f003 0304 	and.w	r3, r3, #4
 80027a8:	607b      	str	r3, [r7, #4]
 80027aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ac:	4b1c      	ldr	r3, [pc, #112]	; (8002820 <MX_GPIO_Init+0xd0>)
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	4a1b      	ldr	r2, [pc, #108]	; (8002820 <MX_GPIO_Init+0xd0>)
 80027b2:	f043 0308 	orr.w	r3, r3, #8
 80027b6:	6193      	str	r3, [r2, #24]
 80027b8:	4b19      	ldr	r3, [pc, #100]	; (8002820 <MX_GPIO_Init+0xd0>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	603b      	str	r3, [r7, #0]
 80027c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80027c4:	2200      	movs	r2, #0
 80027c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027ca:	4816      	ldr	r0, [pc, #88]	; (8002824 <MX_GPIO_Init+0xd4>)
 80027cc:	f001 fc2a 	bl	8004024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_M25Q_GPIO_Port, CS_M25Q_Pin, GPIO_PIN_RESET);
 80027d0:	2200      	movs	r2, #0
 80027d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027d6:	4814      	ldr	r0, [pc, #80]	; (8002828 <MX_GPIO_Init+0xd8>)
 80027d8:	f001 fc24 	bl	8004024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80027dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e2:	2301      	movs	r3, #1
 80027e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	2302      	movs	r3, #2
 80027ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ee:	f107 0310 	add.w	r3, r7, #16
 80027f2:	4619      	mov	r1, r3
 80027f4:	480b      	ldr	r0, [pc, #44]	; (8002824 <MX_GPIO_Init+0xd4>)
 80027f6:	f001 fabb 	bl	8003d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_M25Q_Pin */
  GPIO_InitStruct.Pin = CS_M25Q_Pin;
 80027fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002800:	2301      	movs	r3, #1
 8002802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002804:	2300      	movs	r3, #0
 8002806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002808:	2301      	movs	r3, #1
 800280a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_M25Q_GPIO_Port, &GPIO_InitStruct);
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	4619      	mov	r1, r3
 8002812:	4805      	ldr	r0, [pc, #20]	; (8002828 <MX_GPIO_Init+0xd8>)
 8002814:	f001 faac 	bl	8003d70 <HAL_GPIO_Init>

}
 8002818:	bf00      	nop
 800281a:	3720      	adds	r7, #32
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40021000 	.word	0x40021000
 8002824:	40011000 	.word	0x40011000
 8002828:	40010c00 	.word	0x40010c00

0800282c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */


// ----------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
        if(htim->Instance == TIM2) //check if the interrupt comes from TIM2
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800283c:	d102      	bne.n	8002844 <HAL_TIM_PeriodElapsedCallback+0x18>
        {
        	//read_T_and_H_SI7021();
        	interrupt_flag = 1;
 800283e:	4b04      	ldr	r3, [pc, #16]	; (8002850 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002840:	2201      	movs	r2, #1
 8002842:	701a      	strb	r2, [r3, #0]
        }
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	2000020f 	.word	0x2000020f

08002854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <init_oled>:

extern TIM_HandleTypeDef htim1;

// -----------------------------------------------------------------------------------
void init_oled(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8002864:	f000 f9ac 	bl	8002bc0 <ssd1306_Init>
	HAL_Delay(500);
 8002868:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800286c:	f000 feec 	bl	8003648 <HAL_Delay>
	ssd1306_Fill(Black);
 8002870:	2000      	movs	r0, #0
 8002872:	f000 fa11 	bl	8002c98 <ssd1306_Fill>
	ssd1306_UpdateScreen();
 8002876:	f000 fa31 	bl	8002cdc <ssd1306_UpdateScreen>
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <OLED_prinr_all_data>:
		}
	}
}
// -----------------------------------------------------------------------------------
void OLED_prinr_all_data(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b094      	sub	sp, #80	; 0x50
 8002884:	af00      	add	r7, sp, #0
	// Print temperature and humidity 'si7021'
	ssd1306_SetCursor(0, 0);
 8002886:	2100      	movs	r1, #0
 8002888:	2000      	movs	r0, #0
 800288a:	f000 fb5d 	bl	8002f48 <ssd1306_SetCursor>
	ssd1306_WriteString(temperature_si7021, Font_7x10, White);
 800288e:	4ab3      	ldr	r2, [pc, #716]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 8002890:	2301      	movs	r3, #1
 8002892:	ca06      	ldmia	r2, {r1, r2}
 8002894:	48b2      	ldr	r0, [pc, #712]	; (8002b60 <OLED_prinr_all_data+0x2e0>)
 8002896:	f000 fb31 	bl	8002efc <ssd1306_WriteString>

	ssd1306_SetCursor(35, 0);
 800289a:	2100      	movs	r1, #0
 800289c:	2023      	movs	r0, #35	; 0x23
 800289e:	f000 fb53 	bl	8002f48 <ssd1306_SetCursor>
	ssd1306_WriteString(humidity_si7021, Font_7x10, White);
 80028a2:	4aae      	ldr	r2, [pc, #696]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 80028a4:	2301      	movs	r3, #1
 80028a6:	ca06      	ldmia	r2, {r1, r2}
 80028a8:	48ae      	ldr	r0, [pc, #696]	; (8002b64 <OLED_prinr_all_data+0x2e4>)
 80028aa:	f000 fb27 	bl	8002efc <ssd1306_WriteString>
    ///////////////////////////////////////////

	// Print GPS data
	char str[50]={0};
 80028ae:	f107 030c 	add.w	r3, r7, #12
 80028b2:	2232      	movs	r2, #50	; 0x32
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f005 f8ec 	bl	8007a94 <memset>
    memset(str, 0 , sizeof(str));
 80028bc:	f107 030c 	add.w	r3, r7, #12
 80028c0:	2232      	movs	r2, #50	; 0x32
 80028c2:	2100      	movs	r1, #0
 80028c4:	4618      	mov	r0, r3
 80028c6:	f005 f8e5 	bl	8007a94 <memset>

	// Print data from GPS module  ( Lat )
    ssd1306_SetCursor(0, 16);
 80028ca:	2110      	movs	r1, #16
 80028cc:	2000      	movs	r0, #0
 80028ce:	f000 fb3b 	bl	8002f48 <ssd1306_SetCursor>
	ssd1306_WriteString(gps_latitude, Font_7x10, White);
 80028d2:	4aa2      	ldr	r2, [pc, #648]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 80028d4:	2301      	movs	r3, #1
 80028d6:	ca06      	ldmia	r2, {r1, r2}
 80028d8:	48a3      	ldr	r0, [pc, #652]	; (8002b68 <OLED_prinr_all_data+0x2e8>)
 80028da:	f000 fb0f 	bl	8002efc <ssd1306_WriteString>

	// Print data from GPS module  ( Lon )
	ssd1306_SetCursor(0, 26);
 80028de:	211a      	movs	r1, #26
 80028e0:	2000      	movs	r0, #0
 80028e2:	f000 fb31 	bl	8002f48 <ssd1306_SetCursor>
    ssd1306_WriteString(gps_lontitude, Font_7x10, White);
 80028e6:	4a9d      	ldr	r2, [pc, #628]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 80028e8:	2301      	movs	r3, #1
 80028ea:	ca06      	ldmia	r2, {r1, r2}
 80028ec:	489f      	ldr	r0, [pc, #636]	; (8002b6c <OLED_prinr_all_data+0x2ec>)
 80028ee:	f000 fb05 	bl	8002efc <ssd1306_WriteString>

    // Print data from GPS module  ( Speed )
    memset(str, 0 , sizeof(str));
 80028f2:	f107 030c 	add.w	r3, r7, #12
 80028f6:	2232      	movs	r2, #50	; 0x32
 80028f8:	2100      	movs	r1, #0
 80028fa:	4618      	mov	r0, r3
 80028fc:	f005 f8ca 	bl	8007a94 <memset>
    sprintf(str,"%skm/h\0", gps_speed);
 8002900:	f107 030c 	add.w	r3, r7, #12
 8002904:	4a9a      	ldr	r2, [pc, #616]	; (8002b70 <OLED_prinr_all_data+0x2f0>)
 8002906:	499b      	ldr	r1, [pc, #620]	; (8002b74 <OLED_prinr_all_data+0x2f4>)
 8002908:	4618      	mov	r0, r3
 800290a:	f005 f8cb 	bl	8007aa4 <siprintf>
    ssd1306_SetCursor(75, 16);
 800290e:	2110      	movs	r1, #16
 8002910:	204b      	movs	r0, #75	; 0x4b
 8002912:	f000 fb19 	bl	8002f48 <ssd1306_SetCursor>
    ssd1306_WriteString(str, Font_7x10, White);
 8002916:	4a91      	ldr	r2, [pc, #580]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 8002918:	f107 000c 	add.w	r0, r7, #12
 800291c:	2301      	movs	r3, #1
 800291e:	ca06      	ldmia	r2, {r1, r2}
 8002920:	f000 faec 	bl	8002efc <ssd1306_WriteString>

    // Print data from GPS module  ( Number of satalits)
    memset(str, 0 , sizeof(str));
 8002924:	f107 030c 	add.w	r3, r7, #12
 8002928:	2232      	movs	r2, #50	; 0x32
 800292a:	2100      	movs	r1, #0
 800292c:	4618      	mov	r0, r3
 800292e:	f005 f8b1 	bl	8007a94 <memset>
    int satalits = atoi(gps_number_of_satellites);
 8002932:	4891      	ldr	r0, [pc, #580]	; (8002b78 <OLED_prinr_all_data+0x2f8>)
 8002934:	f005 f85b 	bl	80079ee <atoi>
 8002938:	64b8      	str	r0, [r7, #72]	; 0x48
    if(satalits<=9)                 // clean zero sign
 800293a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800293c:	2b09      	cmp	r3, #9
 800293e:	dc11      	bgt.n	8002964 <OLED_prinr_all_data+0xe4>
    {
    	 sprintf(str,"N:%s\0", "  ");
 8002940:	f107 030c 	add.w	r3, r7, #12
 8002944:	4a8d      	ldr	r2, [pc, #564]	; (8002b7c <OLED_prinr_all_data+0x2fc>)
 8002946:	498e      	ldr	r1, [pc, #568]	; (8002b80 <OLED_prinr_all_data+0x300>)
 8002948:	4618      	mov	r0, r3
 800294a:	f005 f8ab 	bl	8007aa4 <siprintf>
    	 ssd1306_SetCursor(95, 26);
 800294e:	211a      	movs	r1, #26
 8002950:	205f      	movs	r0, #95	; 0x5f
 8002952:	f000 faf9 	bl	8002f48 <ssd1306_SetCursor>
    	 ssd1306_WriteString(str, Font_7x10, White);
 8002956:	4a81      	ldr	r2, [pc, #516]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 8002958:	f107 000c 	add.w	r0, r7, #12
 800295c:	2301      	movs	r3, #1
 800295e:	ca06      	ldmia	r2, {r1, r2}
 8002960:	f000 facc 	bl	8002efc <ssd1306_WriteString>
    }
    sprintf(str,"N:%d\0", satalits);
 8002964:	f107 030c 	add.w	r3, r7, #12
 8002968:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800296a:	4986      	ldr	r1, [pc, #536]	; (8002b84 <OLED_prinr_all_data+0x304>)
 800296c:	4618      	mov	r0, r3
 800296e:	f005 f899 	bl	8007aa4 <siprintf>
    ssd1306_SetCursor(95, 26);
 8002972:	211a      	movs	r1, #26
 8002974:	205f      	movs	r0, #95	; 0x5f
 8002976:	f000 fae7 	bl	8002f48 <ssd1306_SetCursor>
    ssd1306_WriteString(str, Font_7x10, White);
 800297a:	4a78      	ldr	r2, [pc, #480]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 800297c:	f107 000c 	add.w	r0, r7, #12
 8002980:	2301      	movs	r3, #1
 8002982:	ca06      	ldmia	r2, {r1, r2}
 8002984:	f000 faba 	bl	8002efc <ssd1306_WriteString>

    // Print data from GPS module (Time)
    char hours[2]={0};
 8002988:	2300      	movs	r3, #0
 800298a:	813b      	strh	r3, [r7, #8]
    char minutes[2]={0};
 800298c:	2300      	movs	r3, #0
 800298e:	80bb      	strh	r3, [r7, #4]
    char semicolum = ':';
 8002990:	233a      	movs	r3, #58	; 0x3a
 8002992:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // divide hours and minutes
    uint8_t i=0;
 8002996:	2300      	movs	r3, #0
 8002998:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    for(i=0; i<=3; i++)
 800299c:	2300      	movs	r3, #0
 800299e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80029a2:	e020      	b.n	80029e6 <OLED_prinr_all_data+0x166>
    {
    	if(i<=1)
 80029a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d80b      	bhi.n	80029c4 <OLED_prinr_all_data+0x144>
    	{
    		hours[i] = gps_time[i];
 80029ac:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80029b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029b4:	4974      	ldr	r1, [pc, #464]	; (8002b88 <OLED_prinr_all_data+0x308>)
 80029b6:	5c8a      	ldrb	r2, [r1, r2]
 80029b8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80029bc:	440b      	add	r3, r1
 80029be:	f803 2c48 	strb.w	r2, [r3, #-72]
 80029c2:	e00b      	b.n	80029dc <OLED_prinr_all_data+0x15c>
    	}
    	else
    	{
    		minutes[i-2] = gps_time[i];
 80029c4:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80029c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029cc:	3b02      	subs	r3, #2
 80029ce:	496e      	ldr	r1, [pc, #440]	; (8002b88 <OLED_prinr_all_data+0x308>)
 80029d0:	5c8a      	ldrb	r2, [r1, r2]
 80029d2:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80029d6:	440b      	add	r3, r1
 80029d8:	f803 2c4c 	strb.w	r2, [r3, #-76]
    for(i=0; i<=3; i++)
 80029dc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029e0:	3301      	adds	r3, #1
 80029e2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80029e6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d9da      	bls.n	80029a4 <OLED_prinr_all_data+0x124>
    	}
    }
    // Add 3 hours
    int int_hours = 0;
 80029ee:	2300      	movs	r3, #0
 80029f0:	643b      	str	r3, [r7, #64]	; 0x40
    uint8_t dozens = 0;
 80029f2:	2300      	movs	r3, #0
 80029f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t units = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	dozens = hours[0];
 80029fe:	7a3b      	ldrb	r3, [r7, #8]
 8002a00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	units = hours[1];
 8002a04:	7a7b      	ldrb	r3, [r7, #9]
 8002a06:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	dozens = dozens - 48;
 8002a0a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002a0e:	3b30      	subs	r3, #48	; 0x30
 8002a10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	units = units - 48;
 8002a14:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002a18:	3b30      	subs	r3, #48	; 0x30
 8002a1a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	int_hours = units +(dozens *10);
 8002a1e:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 8002a22:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	440b      	add	r3, r1
 8002a30:	643b      	str	r3, [r7, #64]	; 0x40
	int_hours = int_hours+3;
 8002a32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a34:	3303      	adds	r3, #3
 8002a36:	643b      	str	r3, [r7, #64]	; 0x40

	dozens = (int_hours/10) + 48;
 8002a38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a3a:	4a54      	ldr	r2, [pc, #336]	; (8002b8c <OLED_prinr_all_data+0x30c>)
 8002a3c:	fb82 1203 	smull	r1, r2, r2, r3
 8002a40:	1092      	asrs	r2, r2, #2
 8002a42:	17db      	asrs	r3, r3, #31
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	3330      	adds	r3, #48	; 0x30
 8002a4a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	units = (int_hours%10) + 48;
 8002a4e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a50:	4b4e      	ldr	r3, [pc, #312]	; (8002b8c <OLED_prinr_all_data+0x30c>)
 8002a52:	fb83 1302 	smull	r1, r3, r3, r2
 8002a56:	1099      	asrs	r1, r3, #2
 8002a58:	17d3      	asrs	r3, r2, #31
 8002a5a:	1ac9      	subs	r1, r1, r3
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	1ad1      	subs	r1, r2, r3
 8002a66:	b2cb      	uxtb	r3, r1
 8002a68:	3330      	adds	r3, #48	; 0x30
 8002a6a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	hours[0] = dozens;
 8002a6e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002a72:	723b      	strb	r3, [r7, #8]
	hours[1] = units;
 8002a74:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002a78:	727b      	strb	r3, [r7, #9]

	if(int_hours == 24)
 8002a7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a7c:	2b18      	cmp	r3, #24
 8002a7e:	d103      	bne.n	8002a88 <OLED_prinr_all_data+0x208>
	{
		hours[0] = '0';
 8002a80:	2330      	movs	r3, #48	; 0x30
 8002a82:	723b      	strb	r3, [r7, #8]
		hours[1] = '0';
 8002a84:	2330      	movs	r3, #48	; 0x30
 8002a86:	727b      	strb	r3, [r7, #9]
	}
	if(int_hours == 25)
 8002a88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a8a:	2b19      	cmp	r3, #25
 8002a8c:	d103      	bne.n	8002a96 <OLED_prinr_all_data+0x216>
	{
		hours[0] = '0';
 8002a8e:	2330      	movs	r3, #48	; 0x30
 8002a90:	723b      	strb	r3, [r7, #8]
		hours[1] = '1';
 8002a92:	2331      	movs	r3, #49	; 0x31
 8002a94:	727b      	strb	r3, [r7, #9]
	}
	if(int_hours == 26)
 8002a96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a98:	2b1a      	cmp	r3, #26
 8002a9a:	d103      	bne.n	8002aa4 <OLED_prinr_all_data+0x224>
	{
		hours[0] = '0';
 8002a9c:	2330      	movs	r3, #48	; 0x30
 8002a9e:	723b      	strb	r3, [r7, #8]
		hours[1] = '2';
 8002aa0:	2332      	movs	r3, #50	; 0x32
 8002aa2:	727b      	strb	r3, [r7, #9]
	}

	if((int_hours >=0) && (int_hours<=9))
 8002aa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	db09      	blt.n	8002abe <OLED_prinr_all_data+0x23e>
 8002aaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aac:	2b09      	cmp	r3, #9
 8002aae:	dc06      	bgt.n	8002abe <OLED_prinr_all_data+0x23e>
	{
		hours[0] = '0';
 8002ab0:	2330      	movs	r3, #48	; 0x30
 8002ab2:	723b      	strb	r3, [r7, #8]
		hours[1] = int_hours +48;
 8002ab4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	3330      	adds	r3, #48	; 0x30
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	727b      	strb	r3, [r7, #9]
	}

    // connect  hours and minutes with colon
    //i=5;
    for(i=0; i<5; i++)
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002ac4:	e034      	b.n	8002b30 <OLED_prinr_all_data+0x2b0>
    {
    	if(i<=1)
 8002ac6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d80e      	bhi.n	8002aec <OLED_prinr_all_data+0x26c>
    	{
    		str[i] = hours[i];
 8002ace:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8002ad2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002ad6:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002ada:	440a      	add	r2, r1
 8002adc:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8002ae0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002ae4:	440b      	add	r3, r1
 8002ae6:	f803 2c44 	strb.w	r2, [r3, #-68]
 8002aea:	e01c      	b.n	8002b26 <OLED_prinr_all_data+0x2a6>
    	}
    	else
    	{
    		if(i==2)
 8002aec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d109      	bne.n	8002b08 <OLED_prinr_all_data+0x288>
    		{
    			str[i] = semicolum;
 8002af4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002af8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002afc:	4413      	add	r3, r2
 8002afe:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8002b02:	f803 2c44 	strb.w	r2, [r3, #-68]
 8002b06:	e00e      	b.n	8002b26 <OLED_prinr_all_data+0x2a6>
    		}
    		else
    		{
    			str[i]=minutes[i-3];
 8002b08:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002b0c:	1eda      	subs	r2, r3, #3
 8002b0e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002b12:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002b16:	440a      	add	r2, r1
 8002b18:	f812 2c4c 	ldrb.w	r2, [r2, #-76]
 8002b1c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002b20:	440b      	add	r3, r1
 8002b22:	f803 2c44 	strb.w	r2, [r3, #-68]
    for(i=0; i<5; i++)
 8002b26:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8002b30:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d9c6      	bls.n	8002ac6 <OLED_prinr_all_data+0x246>
    		}
    	}
    }

    ssd1306_SetCursor(90, 00);
 8002b38:	2100      	movs	r1, #0
 8002b3a:	205a      	movs	r0, #90	; 0x5a
 8002b3c:	f000 fa04 	bl	8002f48 <ssd1306_SetCursor>
    ssd1306_WriteString(str, Font_7x10, White);
 8002b40:	4a06      	ldr	r2, [pc, #24]	; (8002b5c <OLED_prinr_all_data+0x2dc>)
 8002b42:	f107 000c 	add.w	r0, r7, #12
 8002b46:	2301      	movs	r3, #1
 8002b48:	ca06      	ldmia	r2, {r1, r2}
 8002b4a:	f000 f9d7 	bl	8002efc <ssd1306_WriteString>
//    sprintf(str,"%s", "TEST 0123456789");
//    ssd1306_SetCursor(00, 46);
//    ssd1306_WriteString(str, Font_7x10, White);


	ssd1306_UpdateScreen();
 8002b4e:	f000 f8c5 	bl	8002cdc <ssd1306_UpdateScreen>

}
 8002b52:	bf00      	nop
 8002b54:	3750      	adds	r7, #80	; 0x50
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000000 	.word	0x20000000
 8002b60:	2000062c 	.word	0x2000062c
 8002b64:	20000634 	.word	0x20000634
 8002b68:	20000644 	.word	0x20000644
 8002b6c:	200006a0 	.word	0x200006a0
 8002b70:	2000063c 	.word	0x2000063c
 8002b74:	0800b090 	.word	0x0800b090
 8002b78:	20000660 	.word	0x20000660
 8002b7c:	0800b098 	.word	0x0800b098
 8002b80:	0800b09c 	.word	0x0800b09c
 8002b84:	0800b0a4 	.word	0x0800b0a4
 8002b88:	20000670 	.word	0x20000670
 8002b8c:	66666667 	.word	0x66666667

08002b90 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af04      	add	r7, sp, #16
 8002b96:	4603      	mov	r3, r0
 8002b98:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 8002b9a:	230a      	movs	r3, #10
 8002b9c:	9302      	str	r3, [sp, #8]
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	9301      	str	r3, [sp, #4]
 8002ba2:	1dfb      	adds	r3, r7, #7
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2178      	movs	r1, #120	; 0x78
 8002bac:	4803      	ldr	r0, [pc, #12]	; (8002bbc <ssd1306_WriteCommand+0x2c>)
 8002bae:	f001 fee1 	bl	8004974 <HAL_I2C_Mem_Write>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	2000078c 	.word	0x2000078c

08002bc0 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{	
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 8002bc4:	2064      	movs	r0, #100	; 0x64
 8002bc6:	f000 fd3f 	bl	8003648 <HAL_Delay>
	
	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 8002bca:	20ae      	movs	r0, #174	; 0xae
 8002bcc:	f7ff ffe0 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8002bd0:	2020      	movs	r0, #32
 8002bd2:	f7ff ffdd 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002bd6:	2010      	movs	r0, #16
 8002bd8:	f7ff ffda 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002bdc:	20b0      	movs	r0, #176	; 0xb0
 8002bde:	f7ff ffd7 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002be2:	20c8      	movs	r0, #200	; 0xc8
 8002be4:	f7ff ffd4 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8002be8:	2000      	movs	r0, #0
 8002bea:	f7ff ffd1 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 8002bee:	2010      	movs	r0, #16
 8002bf0:	f7ff ffce 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 8002bf4:	2040      	movs	r0, #64	; 0x40
 8002bf6:	f7ff ffcb 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 8002bfa:	2081      	movs	r0, #129	; 0x81
 8002bfc:	f7ff ffc8 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8002c00:	20ff      	movs	r0, #255	; 0xff
 8002c02:	f7ff ffc5 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 8002c06:	20a1      	movs	r0, #161	; 0xa1
 8002c08:	f7ff ffc2 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 8002c0c:	20a6      	movs	r0, #166	; 0xa6
 8002c0e:	f7ff ffbf 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 8002c12:	20a8      	movs	r0, #168	; 0xa8
 8002c14:	f7ff ffbc 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8002c18:	203f      	movs	r0, #63	; 0x3f
 8002c1a:	f7ff ffb9 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002c1e:	20a4      	movs	r0, #164	; 0xa4
 8002c20:	f7ff ffb6 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 8002c24:	20d3      	movs	r0, #211	; 0xd3
 8002c26:	f7ff ffb3 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	f7ff ffb0 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002c30:	20d5      	movs	r0, #213	; 0xd5
 8002c32:	f7ff ffad 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002c36:	20f0      	movs	r0, #240	; 0xf0
 8002c38:	f7ff ffaa 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002c3c:	20d9      	movs	r0, #217	; 0xd9
 8002c3e:	f7ff ffa7 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8002c42:	2022      	movs	r0, #34	; 0x22
 8002c44:	f7ff ffa4 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8002c48:	20da      	movs	r0, #218	; 0xda
 8002c4a:	f7ff ffa1 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 8002c4e:	2012      	movs	r0, #18
 8002c50:	f7ff ff9e 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 8002c54:	20db      	movs	r0, #219	; 0xdb
 8002c56:	f7ff ff9b 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002c5a:	2020      	movs	r0, #32
 8002c5c:	f7ff ff98 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002c60:	208d      	movs	r0, #141	; 0x8d
 8002c62:	f7ff ff95 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 8002c66:	2014      	movs	r0, #20
 8002c68:	f7ff ff92 	bl	8002b90 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8002c6c:	20af      	movs	r0, #175	; 0xaf
 8002c6e:	f7ff ff8f 	bl	8002b90 <ssd1306_WriteCommand>
	
	// Clear screen
	ssd1306_Fill(Black);
 8002c72:	2000      	movs	r0, #0
 8002c74:	f000 f810 	bl	8002c98 <ssd1306_Fill>
	
	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8002c78:	f000 f830 	bl	8002cdc <ssd1306_UpdateScreen>
	
	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <ssd1306_Init+0xd4>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002c82:	4b04      	ldr	r3, [pc, #16]	; (8002c94 <ssd1306_Init+0xd4>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	805a      	strh	r2, [r3, #2]
	
	SSD1306.Initialized = 1;
 8002c88:	4b02      	ldr	r3, [pc, #8]	; (8002c94 <ssd1306_Init+0xd4>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	715a      	strb	r2, [r3, #5]
	
	return 1;
 8002c8e:	2301      	movs	r3, #1
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20000610 	.word	0x20000610

08002c98 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color) 
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	e00d      	b.n	8002cc4 <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <ssd1306_Fill+0x1a>
 8002cae:	2100      	movs	r1, #0
 8002cb0:	e000      	b.n	8002cb4 <ssd1306_Fill+0x1c>
 8002cb2:	21ff      	movs	r1, #255	; 0xff
 8002cb4:	4a08      	ldr	r2, [pc, #32]	; (8002cd8 <ssd1306_Fill+0x40>)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4413      	add	r3, r2
 8002cba:	460a      	mov	r2, r1
 8002cbc:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cca:	d3ed      	bcc.n	8002ca8 <ssd1306_Fill+0x10>
	}
}
 8002ccc:	bf00      	nop
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20000210 	.word	0x20000210

08002cdc <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void) 
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af04      	add	r7, sp, #16
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	71fb      	strb	r3, [r7, #7]
 8002ce6:	e01d      	b.n	8002d24 <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	3b50      	subs	r3, #80	; 0x50
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff ff4e 	bl	8002b90 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 8002cf4:	2000      	movs	r0, #0
 8002cf6:	f7ff ff4b 	bl	8002b90 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 8002cfa:	2010      	movs	r0, #16
 8002cfc:	f7ff ff48 	bl	8002b90 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	01db      	lsls	r3, r3, #7
 8002d04:	4a0b      	ldr	r2, [pc, #44]	; (8002d34 <ssd1306_UpdateScreen+0x58>)
 8002d06:	4413      	add	r3, r2
 8002d08:	2264      	movs	r2, #100	; 0x64
 8002d0a:	9202      	str	r2, [sp, #8]
 8002d0c:	2280      	movs	r2, #128	; 0x80
 8002d0e:	9201      	str	r2, [sp, #4]
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	2301      	movs	r3, #1
 8002d14:	2240      	movs	r2, #64	; 0x40
 8002d16:	2178      	movs	r1, #120	; 0x78
 8002d18:	4807      	ldr	r0, [pc, #28]	; (8002d38 <ssd1306_UpdateScreen+0x5c>)
 8002d1a:	f001 fe2b 	bl	8004974 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	3301      	adds	r3, #1
 8002d22:	71fb      	strb	r3, [r7, #7]
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	2b07      	cmp	r3, #7
 8002d28:	d9de      	bls.n	8002ce8 <ssd1306_UpdateScreen+0xc>
	}
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20000210 	.word	0x20000210
 8002d38:	2000078c 	.word	0x2000078c

08002d3c <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
 8002d46:	460b      	mov	r3, r1
 8002d48:	71bb      	strb	r3, [r7, #6]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8002d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	db48      	blt.n	8002de8 <ssd1306_DrawPixel+0xac>
 8002d56:	79bb      	ldrb	r3, [r7, #6]
 8002d58:	2b3f      	cmp	r3, #63	; 0x3f
 8002d5a:	d845      	bhi.n	8002de8 <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}
	
	// Check if pixel should be inverted
	if (SSD1306.Inverted) 
 8002d5c:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <ssd1306_DrawPixel+0xb8>)
 8002d5e:	791b      	ldrb	r3, [r3, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d006      	beq.n	8002d72 <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 8002d64:	797b      	ldrb	r3, [r7, #5]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	bf0c      	ite	eq
 8002d6a:	2301      	moveq	r3, #1
 8002d6c:	2300      	movne	r3, #0
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	717b      	strb	r3, [r7, #5]
	}
	
	// Draw in the right color
	if (color == White)
 8002d72:	797b      	ldrb	r3, [r7, #5]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d11a      	bne.n	8002dae <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002d78:	79fa      	ldrb	r2, [r7, #7]
 8002d7a:	79bb      	ldrb	r3, [r7, #6]
 8002d7c:	08db      	lsrs	r3, r3, #3
 8002d7e:	b2d8      	uxtb	r0, r3
 8002d80:	4603      	mov	r3, r0
 8002d82:	01db      	lsls	r3, r3, #7
 8002d84:	4413      	add	r3, r2
 8002d86:	4a1c      	ldr	r2, [pc, #112]	; (8002df8 <ssd1306_DrawPixel+0xbc>)
 8002d88:	5cd3      	ldrb	r3, [r2, r3]
 8002d8a:	b25a      	sxtb	r2, r3
 8002d8c:	79bb      	ldrb	r3, [r7, #6]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	2101      	movs	r1, #1
 8002d94:	fa01 f303 	lsl.w	r3, r1, r3
 8002d98:	b25b      	sxtb	r3, r3
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	b259      	sxtb	r1, r3
 8002d9e:	79fa      	ldrb	r2, [r7, #7]
 8002da0:	4603      	mov	r3, r0
 8002da2:	01db      	lsls	r3, r3, #7
 8002da4:	4413      	add	r3, r2
 8002da6:	b2c9      	uxtb	r1, r1
 8002da8:	4a13      	ldr	r2, [pc, #76]	; (8002df8 <ssd1306_DrawPixel+0xbc>)
 8002daa:	54d1      	strb	r1, [r2, r3]
 8002dac:	e01d      	b.n	8002dea <ssd1306_DrawPixel+0xae>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002dae:	79fa      	ldrb	r2, [r7, #7]
 8002db0:	79bb      	ldrb	r3, [r7, #6]
 8002db2:	08db      	lsrs	r3, r3, #3
 8002db4:	b2d8      	uxtb	r0, r3
 8002db6:	4603      	mov	r3, r0
 8002db8:	01db      	lsls	r3, r3, #7
 8002dba:	4413      	add	r3, r2
 8002dbc:	4a0e      	ldr	r2, [pc, #56]	; (8002df8 <ssd1306_DrawPixel+0xbc>)
 8002dbe:	5cd3      	ldrb	r3, [r2, r3]
 8002dc0:	b25a      	sxtb	r2, r3
 8002dc2:	79bb      	ldrb	r3, [r7, #6]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	2101      	movs	r1, #1
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	b25b      	sxtb	r3, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	b25b      	sxtb	r3, r3
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	b259      	sxtb	r1, r3
 8002dd8:	79fa      	ldrb	r2, [r7, #7]
 8002dda:	4603      	mov	r3, r0
 8002ddc:	01db      	lsls	r3, r3, #7
 8002dde:	4413      	add	r3, r2
 8002de0:	b2c9      	uxtb	r1, r1
 8002de2:	4a05      	ldr	r2, [pc, #20]	; (8002df8 <ssd1306_DrawPixel+0xbc>)
 8002de4:	54d1      	strb	r1, [r2, r3]
 8002de6:	e000      	b.n	8002dea <ssd1306_DrawPixel+0xae>
		return;
 8002de8:	bf00      	nop
	}
}
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bc80      	pop	{r7}
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	20000610 	.word	0x20000610
 8002df8:	20000210 	.word	0x20000210

08002dfc <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8002dfc:	b590      	push	{r4, r7, lr}
 8002dfe:	b089      	sub	sp, #36	; 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4604      	mov	r4, r0
 8002e04:	1d38      	adds	r0, r7, #4
 8002e06:	e880 0006 	stmia.w	r0, {r1, r2}
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4623      	mov	r3, r4
 8002e0e:	73fb      	strb	r3, [r7, #15]
 8002e10:	4613      	mov	r3, r2
 8002e12:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8002e14:	4b38      	ldr	r3, [pc, #224]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	461a      	mov	r2, r3
 8002e1a:	793b      	ldrb	r3, [r7, #4]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	2b7f      	cmp	r3, #127	; 0x7f
 8002e20:	dc06      	bgt.n	8002e30 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8002e22:	4b35      	ldr	r3, [pc, #212]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002e24:	885b      	ldrh	r3, [r3, #2]
 8002e26:	461a      	mov	r2, r3
 8002e28:	797b      	ldrb	r3, [r7, #5]
 8002e2a:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8002e2c:	2b3f      	cmp	r3, #63	; 0x3f
 8002e2e:	dd01      	ble.n	8002e34 <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e05d      	b.n	8002ef0 <ssd1306_WriteChar+0xf4>
	}
	
	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 8002e34:	2300      	movs	r3, #0
 8002e36:	61fb      	str	r3, [r7, #28]
 8002e38:	e04c      	b.n	8002ed4 <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
 8002e3e:	3b20      	subs	r3, #32
 8002e40:	7979      	ldrb	r1, [r7, #5]
 8002e42:	fb01 f303 	mul.w	r3, r1, r3
 8002e46:	4619      	mov	r1, r3
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	440b      	add	r3, r1
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	4413      	add	r3, r2
 8002e50:	881b      	ldrh	r3, [r3, #0]
 8002e52:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 8002e54:	2300      	movs	r3, #0
 8002e56:	61bb      	str	r3, [r7, #24]
 8002e58:	e034      	b.n	8002ec4 <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d012      	beq.n	8002e90 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002e6a:	4b23      	ldr	r3, [pc, #140]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002e6c:	881b      	ldrh	r3, [r3, #0]
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	4413      	add	r3, r2
 8002e76:	b2d8      	uxtb	r0, r3
 8002e78:	4b1f      	ldr	r3, [pc, #124]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002e7a:	885b      	ldrh	r3, [r3, #2]
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	4413      	add	r3, r2
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	7bba      	ldrb	r2, [r7, #14]
 8002e88:	4619      	mov	r1, r3
 8002e8a:	f7ff ff57 	bl	8002d3c <ssd1306_DrawPixel>
 8002e8e:	e016      	b.n	8002ebe <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002e90:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002e92:	881b      	ldrh	r3, [r3, #0]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	4413      	add	r3, r2
 8002e9c:	b2d8      	uxtb	r0, r3
 8002e9e:	4b16      	ldr	r3, [pc, #88]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002ea0:	885b      	ldrh	r3, [r3, #2]
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	4413      	add	r3, r2
 8002eaa:	b2d9      	uxtb	r1, r3
 8002eac:	7bbb      	ldrb	r3, [r7, #14]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f7ff ff3f 	bl	8002d3c <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	61bb      	str	r3, [r7, #24]
 8002ec4:	793b      	ldrb	r3, [r7, #4]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d3c5      	bcc.n	8002e5a <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	797b      	ldrb	r3, [r7, #5]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d3ad      	bcc.n	8002e3a <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002ee0:	881a      	ldrh	r2, [r3, #0]
 8002ee2:	793b      	ldrb	r3, [r7, #4]
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	4413      	add	r3, r2
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	4b03      	ldr	r3, [pc, #12]	; (8002ef8 <ssd1306_WriteChar+0xfc>)
 8002eec:	801a      	strh	r2, [r3, #0]
	
	// Return written char for validation
	return ch;
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3724      	adds	r7, #36	; 0x24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd90      	pop	{r4, r7, pc}
 8002ef8:	20000610 	.word	0x20000610

08002efc <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	1d38      	adds	r0, r7, #4
 8002f06:	e880 0006 	stmia.w	r0, {r1, r2}
 8002f0a:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str) 
 8002f0c:	e012      	b.n	8002f34 <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	7818      	ldrb	r0, [r3, #0]
 8002f12:	78fb      	ldrb	r3, [r7, #3]
 8002f14:	1d3a      	adds	r2, r7, #4
 8002f16:	ca06      	ldmia	r2, {r1, r2}
 8002f18:	f7ff ff70 	bl	8002dfc <ssd1306_WriteChar>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	461a      	mov	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d002      	beq.n	8002f2e <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	e008      	b.n	8002f40 <ssd1306_WriteString+0x44>
		}
		
		// Next char
		str++;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	3301      	adds	r3, #1
 8002f32:	60fb      	str	r3, [r7, #12]
	while (*str) 
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1e8      	bne.n	8002f0e <ssd1306_WriteString+0x12>
	}
	
	// Everything ok
	return *str;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	781b      	ldrb	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	460a      	mov	r2, r1
 8002f52:	71fb      	strb	r3, [r7, #7]
 8002f54:	4613      	mov	r3, r2
 8002f56:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8002f58:	79fb      	ldrb	r3, [r7, #7]
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	4b05      	ldr	r3, [pc, #20]	; (8002f74 <ssd1306_SetCursor+0x2c>)
 8002f5e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8002f60:	79bb      	ldrb	r3, [r7, #6]
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	4b03      	ldr	r3, [pc, #12]	; (8002f74 <ssd1306_SetCursor+0x2c>)
 8002f66:	805a      	strh	r2, [r3, #2]
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20000610 	.word	0x20000610

08002f78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002f7e:	4b15      	ldr	r3, [pc, #84]	; (8002fd4 <HAL_MspInit+0x5c>)
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	4a14      	ldr	r2, [pc, #80]	; (8002fd4 <HAL_MspInit+0x5c>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6193      	str	r3, [r2, #24]
 8002f8a:	4b12      	ldr	r3, [pc, #72]	; (8002fd4 <HAL_MspInit+0x5c>)
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	60bb      	str	r3, [r7, #8]
 8002f94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f96:	4b0f      	ldr	r3, [pc, #60]	; (8002fd4 <HAL_MspInit+0x5c>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	4a0e      	ldr	r2, [pc, #56]	; (8002fd4 <HAL_MspInit+0x5c>)
 8002f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	61d3      	str	r3, [r2, #28]
 8002fa2:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <HAL_MspInit+0x5c>)
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002faa:	607b      	str	r3, [r7, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002fae:	4b0a      	ldr	r3, [pc, #40]	; (8002fd8 <HAL_MspInit+0x60>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	60fb      	str	r3, [r7, #12]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	4a04      	ldr	r2, [pc, #16]	; (8002fd8 <HAL_MspInit+0x60>)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40010000 	.word	0x40010000

08002fdc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b088      	sub	sp, #32
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 0310 	add.w	r3, r7, #16
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a15      	ldr	r2, [pc, #84]	; (800304c <HAL_I2C_MspInit+0x70>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d123      	bne.n	8003044 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ffc:	4b14      	ldr	r3, [pc, #80]	; (8003050 <HAL_I2C_MspInit+0x74>)
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	4a13      	ldr	r2, [pc, #76]	; (8003050 <HAL_I2C_MspInit+0x74>)
 8003002:	f043 0308 	orr.w	r3, r3, #8
 8003006:	6193      	str	r3, [r2, #24]
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <HAL_I2C_MspInit+0x74>)
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003014:	23c0      	movs	r3, #192	; 0xc0
 8003016:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003018:	2312      	movs	r3, #18
 800301a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800301c:	2303      	movs	r3, #3
 800301e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003020:	f107 0310 	add.w	r3, r7, #16
 8003024:	4619      	mov	r1, r3
 8003026:	480b      	ldr	r0, [pc, #44]	; (8003054 <HAL_I2C_MspInit+0x78>)
 8003028:	f000 fea2 	bl	8003d70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <HAL_I2C_MspInit+0x74>)
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	4a07      	ldr	r2, [pc, #28]	; (8003050 <HAL_I2C_MspInit+0x74>)
 8003032:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003036:	61d3      	str	r3, [r2, #28]
 8003038:	4b05      	ldr	r3, [pc, #20]	; (8003050 <HAL_I2C_MspInit+0x74>)
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003044:	bf00      	nop
 8003046:	3720      	adds	r7, #32
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40005400 	.word	0x40005400
 8003050:	40021000 	.word	0x40021000
 8003054:	40010c00 	.word	0x40010c00

08003058 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b088      	sub	sp, #32
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003060:	f107 0310 	add.w	r3, r7, #16
 8003064:	2200      	movs	r2, #0
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	609a      	str	r2, [r3, #8]
 800306c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <HAL_SPI_MspInit+0x8c>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d131      	bne.n	80030dc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003078:	4b1b      	ldr	r3, [pc, #108]	; (80030e8 <HAL_SPI_MspInit+0x90>)
 800307a:	69db      	ldr	r3, [r3, #28]
 800307c:	4a1a      	ldr	r2, [pc, #104]	; (80030e8 <HAL_SPI_MspInit+0x90>)
 800307e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003082:	61d3      	str	r3, [r2, #28]
 8003084:	4b18      	ldr	r3, [pc, #96]	; (80030e8 <HAL_SPI_MspInit+0x90>)
 8003086:	69db      	ldr	r3, [r3, #28]
 8003088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003090:	4b15      	ldr	r3, [pc, #84]	; (80030e8 <HAL_SPI_MspInit+0x90>)
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	4a14      	ldr	r2, [pc, #80]	; (80030e8 <HAL_SPI_MspInit+0x90>)
 8003096:	f043 0308 	orr.w	r3, r3, #8
 800309a:	6193      	str	r3, [r2, #24]
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_SPI_MspInit+0x90>)
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	f003 0308 	and.w	r3, r3, #8
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80030a8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80030ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ae:	2302      	movs	r3, #2
 80030b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030b2:	2303      	movs	r3, #3
 80030b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b6:	f107 0310 	add.w	r3, r7, #16
 80030ba:	4619      	mov	r1, r3
 80030bc:	480b      	ldr	r0, [pc, #44]	; (80030ec <HAL_SPI_MspInit+0x94>)
 80030be:	f000 fe57 	bl	8003d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80030c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030c8:	2300      	movs	r3, #0
 80030ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030d0:	f107 0310 	add.w	r3, r7, #16
 80030d4:	4619      	mov	r1, r3
 80030d6:	4805      	ldr	r0, [pc, #20]	; (80030ec <HAL_SPI_MspInit+0x94>)
 80030d8:	f000 fe4a 	bl	8003d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80030dc:	bf00      	nop
 80030de:	3720      	adds	r7, #32
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40003800 	.word	0x40003800
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40010c00 	.word	0x40010c00

080030f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a16      	ldr	r2, [pc, #88]	; (8003158 <HAL_TIM_Base_MspInit+0x68>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d10c      	bne.n	800311c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003102:	4b16      	ldr	r3, [pc, #88]	; (800315c <HAL_TIM_Base_MspInit+0x6c>)
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	4a15      	ldr	r2, [pc, #84]	; (800315c <HAL_TIM_Base_MspInit+0x6c>)
 8003108:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800310c:	6193      	str	r3, [r2, #24]
 800310e:	4b13      	ldr	r3, [pc, #76]	; (800315c <HAL_TIM_Base_MspInit+0x6c>)
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800311a:	e018      	b.n	800314e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003124:	d113      	bne.n	800314e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003126:	4b0d      	ldr	r3, [pc, #52]	; (800315c <HAL_TIM_Base_MspInit+0x6c>)
 8003128:	69db      	ldr	r3, [r3, #28]
 800312a:	4a0c      	ldr	r2, [pc, #48]	; (800315c <HAL_TIM_Base_MspInit+0x6c>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	61d3      	str	r3, [r2, #28]
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_TIM_Base_MspInit+0x6c>)
 8003134:	69db      	ldr	r3, [r3, #28]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	60bb      	str	r3, [r7, #8]
 800313c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800313e:	2200      	movs	r2, #0
 8003140:	2100      	movs	r1, #0
 8003142:	201c      	movs	r0, #28
 8003144:	f000 fb79 	bl	800383a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003148:	201c      	movs	r0, #28
 800314a:	f000 fb92 	bl	8003872 <HAL_NVIC_EnableIRQ>
}
 800314e:	bf00      	nop
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40012c00 	.word	0x40012c00
 800315c:	40021000 	.word	0x40021000

08003160 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003168:	f107 0310 	add.w	r3, r7, #16
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	609a      	str	r2, [r3, #8]
 8003174:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a10      	ldr	r2, [pc, #64]	; (80031bc <HAL_TIM_MspPostInit+0x5c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d118      	bne.n	80031b2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003180:	4b0f      	ldr	r3, [pc, #60]	; (80031c0 <HAL_TIM_MspPostInit+0x60>)
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	4a0e      	ldr	r2, [pc, #56]	; (80031c0 <HAL_TIM_MspPostInit+0x60>)
 8003186:	f043 0304 	orr.w	r3, r3, #4
 800318a:	6193      	str	r3, [r2, #24]
 800318c:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <HAL_TIM_MspPostInit+0x60>)
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003198:	f44f 7380 	mov.w	r3, #256	; 0x100
 800319c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319e:	2302      	movs	r3, #2
 80031a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	2302      	movs	r3, #2
 80031a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a6:	f107 0310 	add.w	r3, r7, #16
 80031aa:	4619      	mov	r1, r3
 80031ac:	4805      	ldr	r0, [pc, #20]	; (80031c4 <HAL_TIM_MspPostInit+0x64>)
 80031ae:	f000 fddf 	bl	8003d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80031b2:	bf00      	nop
 80031b4:	3720      	adds	r7, #32
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40012c00 	.word	0x40012c00
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40010800 	.word	0x40010800

080031c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08c      	sub	sp, #48	; 0x30
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d0:	f107 0320 	add.w	r3, r7, #32
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	605a      	str	r2, [r3, #4]
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a6f      	ldr	r2, [pc, #444]	; (80033a0 <HAL_UART_MspInit+0x1d8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d132      	bne.n	800324e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031e8:	4b6e      	ldr	r3, [pc, #440]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	4a6d      	ldr	r2, [pc, #436]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80031ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f2:	6193      	str	r3, [r2, #24]
 80031f4:	4b6b      	ldr	r3, [pc, #428]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031fc:	61fb      	str	r3, [r7, #28]
 80031fe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003200:	4b68      	ldr	r3, [pc, #416]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	4a67      	ldr	r2, [pc, #412]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 8003206:	f043 0304 	orr.w	r3, r3, #4
 800320a:	6193      	str	r3, [r2, #24]
 800320c:	4b65      	ldr	r3, [pc, #404]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	f003 0304 	and.w	r3, r3, #4
 8003214:	61bb      	str	r3, [r7, #24]
 8003216:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003218:	f44f 7300 	mov.w	r3, #512	; 0x200
 800321c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321e:	2302      	movs	r3, #2
 8003220:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003222:	2303      	movs	r3, #3
 8003224:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003226:	f107 0320 	add.w	r3, r7, #32
 800322a:	4619      	mov	r1, r3
 800322c:	485e      	ldr	r0, [pc, #376]	; (80033a8 <HAL_UART_MspInit+0x1e0>)
 800322e:	f000 fd9f 	bl	8003d70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003238:	2300      	movs	r3, #0
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323c:	2300      	movs	r3, #0
 800323e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003240:	f107 0320 	add.w	r3, r7, #32
 8003244:	4619      	mov	r1, r3
 8003246:	4858      	ldr	r0, [pc, #352]	; (80033a8 <HAL_UART_MspInit+0x1e0>)
 8003248:	f000 fd92 	bl	8003d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800324c:	e0a3      	b.n	8003396 <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART2)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a56      	ldr	r2, [pc, #344]	; (80033ac <HAL_UART_MspInit+0x1e4>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d138      	bne.n	80032ca <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003258:	4b52      	ldr	r3, [pc, #328]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	4a51      	ldr	r2, [pc, #324]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 800325e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003262:	61d3      	str	r3, [r2, #28]
 8003264:	4b4f      	ldr	r3, [pc, #316]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003270:	4b4c      	ldr	r3, [pc, #304]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	4a4b      	ldr	r2, [pc, #300]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 8003276:	f043 0304 	orr.w	r3, r3, #4
 800327a:	6193      	str	r3, [r2, #24]
 800327c:	4b49      	ldr	r3, [pc, #292]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	613b      	str	r3, [r7, #16]
 8003286:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003288:	2304      	movs	r3, #4
 800328a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800328c:	2302      	movs	r3, #2
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003290:	2303      	movs	r3, #3
 8003292:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003294:	f107 0320 	add.w	r3, r7, #32
 8003298:	4619      	mov	r1, r3
 800329a:	4843      	ldr	r0, [pc, #268]	; (80033a8 <HAL_UART_MspInit+0x1e0>)
 800329c:	f000 fd68 	bl	8003d70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80032a0:	2308      	movs	r3, #8
 80032a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032a4:	2300      	movs	r3, #0
 80032a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ac:	f107 0320 	add.w	r3, r7, #32
 80032b0:	4619      	mov	r1, r3
 80032b2:	483d      	ldr	r0, [pc, #244]	; (80033a8 <HAL_UART_MspInit+0x1e0>)
 80032b4:	f000 fd5c 	bl	8003d70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80032b8:	2200      	movs	r2, #0
 80032ba:	2100      	movs	r1, #0
 80032bc:	2026      	movs	r0, #38	; 0x26
 80032be:	f000 fabc 	bl	800383a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032c2:	2026      	movs	r0, #38	; 0x26
 80032c4:	f000 fad5 	bl	8003872 <HAL_NVIC_EnableIRQ>
}
 80032c8:	e065      	b.n	8003396 <HAL_UART_MspInit+0x1ce>
  else if(huart->Instance==USART3)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a38      	ldr	r2, [pc, #224]	; (80033b0 <HAL_UART_MspInit+0x1e8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d160      	bne.n	8003396 <HAL_UART_MspInit+0x1ce>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032d4:	4b33      	ldr	r3, [pc, #204]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	4a32      	ldr	r2, [pc, #200]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80032da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032de:	61d3      	str	r3, [r2, #28]
 80032e0:	4b30      	ldr	r3, [pc, #192]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80032e2:	69db      	ldr	r3, [r3, #28]
 80032e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032e8:	60fb      	str	r3, [r7, #12]
 80032ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ec:	4b2d      	ldr	r3, [pc, #180]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	4a2c      	ldr	r2, [pc, #176]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80032f2:	f043 0308 	orr.w	r3, r3, #8
 80032f6:	6193      	str	r3, [r2, #24]
 80032f8:	4b2a      	ldr	r3, [pc, #168]	; (80033a4 <HAL_UART_MspInit+0x1dc>)
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	f003 0308 	and.w	r3, r3, #8
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330a:	2302      	movs	r3, #2
 800330c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800330e:	2303      	movs	r3, #3
 8003310:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003312:	f107 0320 	add.w	r3, r7, #32
 8003316:	4619      	mov	r1, r3
 8003318:	4826      	ldr	r0, [pc, #152]	; (80033b4 <HAL_UART_MspInit+0x1ec>)
 800331a:	f000 fd29 	bl	8003d70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800331e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003324:	2300      	movs	r3, #0
 8003326:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003328:	2300      	movs	r3, #0
 800332a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800332c:	f107 0320 	add.w	r3, r7, #32
 8003330:	4619      	mov	r1, r3
 8003332:	4820      	ldr	r0, [pc, #128]	; (80033b4 <HAL_UART_MspInit+0x1ec>)
 8003334:	f000 fd1c 	bl	8003d70 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003338:	4b1f      	ldr	r3, [pc, #124]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 800333a:	4a20      	ldr	r2, [pc, #128]	; (80033bc <HAL_UART_MspInit+0x1f4>)
 800333c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800333e:	4b1e      	ldr	r3, [pc, #120]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 8003340:	2200      	movs	r2, #0
 8003342:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003344:	4b1c      	ldr	r3, [pc, #112]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 8003346:	2200      	movs	r2, #0
 8003348:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800334a:	4b1b      	ldr	r3, [pc, #108]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 800334c:	2280      	movs	r2, #128	; 0x80
 800334e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003350:	4b19      	ldr	r3, [pc, #100]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 8003352:	2200      	movs	r2, #0
 8003354:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003356:	4b18      	ldr	r3, [pc, #96]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 8003358:	2200      	movs	r2, #0
 800335a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800335c:	4b16      	ldr	r3, [pc, #88]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 800335e:	2220      	movs	r2, #32
 8003360:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003362:	4b15      	ldr	r3, [pc, #84]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 8003364:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003368:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800336a:	4813      	ldr	r0, [pc, #76]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 800336c:	f000 fa9c 	bl	80038a8 <HAL_DMA_Init>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 8003376:	f7ff fa6d 	bl	8002854 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a0e      	ldr	r2, [pc, #56]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 800337e:	635a      	str	r2, [r3, #52]	; 0x34
 8003380:	4a0d      	ldr	r2, [pc, #52]	; (80033b8 <HAL_UART_MspInit+0x1f0>)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003386:	2200      	movs	r2, #0
 8003388:	2100      	movs	r1, #0
 800338a:	2027      	movs	r0, #39	; 0x27
 800338c:	f000 fa55 	bl	800383a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003390:	2027      	movs	r0, #39	; 0x27
 8003392:	f000 fa6e 	bl	8003872 <HAL_NVIC_EnableIRQ>
}
 8003396:	bf00      	nop
 8003398:	3730      	adds	r7, #48	; 0x30
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40013800 	.word	0x40013800
 80033a4:	40021000 	.word	0x40021000
 80033a8:	40010800 	.word	0x40010800
 80033ac:	40004400 	.word	0x40004400
 80033b0:	40004800 	.word	0x40004800
 80033b4:	40010c00 	.word	0x40010c00
 80033b8:	20000708 	.word	0x20000708
 80033bc:	40020030 	.word	0x40020030

080033c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033d0:	e7fe      	b.n	80033d0 <HardFault_Handler+0x4>

080033d2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033d2:	b480      	push	{r7}
 80033d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033d6:	e7fe      	b.n	80033d6 <MemManage_Handler+0x4>

080033d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033dc:	e7fe      	b.n	80033dc <BusFault_Handler+0x4>

080033de <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033de:	b480      	push	{r7}
 80033e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033e2:	e7fe      	b.n	80033e2 <UsageFault_Handler+0x4>

080033e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033e8:	bf00      	nop
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr

080033f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033f4:	bf00      	nop
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bc80      	pop	{r7}
 80033fa:	4770      	bx	lr

080033fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003400:	bf00      	nop
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800340c:	f000 f900 	bl	8003610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003410:	bf00      	nop
 8003412:	bd80      	pop	{r7, pc}

08003414 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003418:	4802      	ldr	r0, [pc, #8]	; (8003424 <DMA1_Channel3_IRQHandler+0x10>)
 800341a:	f000 fb75 	bl	8003b08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000708 	.word	0x20000708

08003428 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */


  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800342c:	4802      	ldr	r0, [pc, #8]	; (8003438 <TIM2_IRQHandler+0x10>)
 800342e:	f002 ffa6 	bl	800637e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003432:	bf00      	nop
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000860 	.word	0x20000860

0800343c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003440:	4802      	ldr	r0, [pc, #8]	; (800344c <USART2_IRQHandler+0x10>)
 8003442:	f003 fed5 	bl	80071f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	200008a0 	.word	0x200008a0

08003450 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003454:	4802      	ldr	r0, [pc, #8]	; (8003460 <USART3_IRQHandler+0x10>)
 8003456:	f003 fecb 	bl	80071f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	2000074c 	.word	0x2000074c

08003464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800346c:	4a14      	ldr	r2, [pc, #80]	; (80034c0 <_sbrk+0x5c>)
 800346e:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <_sbrk+0x60>)
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003478:	4b13      	ldr	r3, [pc, #76]	; (80034c8 <_sbrk+0x64>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d102      	bne.n	8003486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003480:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <_sbrk+0x64>)
 8003482:	4a12      	ldr	r2, [pc, #72]	; (80034cc <_sbrk+0x68>)
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <_sbrk+0x64>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	429a      	cmp	r2, r3
 8003492:	d207      	bcs.n	80034a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003494:	f004 fad4 	bl	8007a40 <__errno>
 8003498:	4602      	mov	r2, r0
 800349a:	230c      	movs	r3, #12
 800349c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800349e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034a2:	e009      	b.n	80034b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034a4:	4b08      	ldr	r3, [pc, #32]	; (80034c8 <_sbrk+0x64>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034aa:	4b07      	ldr	r3, [pc, #28]	; (80034c8 <_sbrk+0x64>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4413      	add	r3, r2
 80034b2:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <_sbrk+0x64>)
 80034b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034b6:	68fb      	ldr	r3, [r7, #12]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	20005000 	.word	0x20005000
 80034c4:	00000400 	.word	0x00000400
 80034c8:	20000618 	.word	0x20000618
 80034cc:	200008e8 	.word	0x200008e8

080034d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80034d4:	4b15      	ldr	r3, [pc, #84]	; (800352c <SystemInit+0x5c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a14      	ldr	r2, [pc, #80]	; (800352c <SystemInit+0x5c>)
 80034da:	f043 0301 	orr.w	r3, r3, #1
 80034de:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80034e0:	4b12      	ldr	r3, [pc, #72]	; (800352c <SystemInit+0x5c>)
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	4911      	ldr	r1, [pc, #68]	; (800352c <SystemInit+0x5c>)
 80034e6:	4b12      	ldr	r3, [pc, #72]	; (8003530 <SystemInit+0x60>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80034ec:	4b0f      	ldr	r3, [pc, #60]	; (800352c <SystemInit+0x5c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a0e      	ldr	r2, [pc, #56]	; (800352c <SystemInit+0x5c>)
 80034f2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80034f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034fa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80034fc:	4b0b      	ldr	r3, [pc, #44]	; (800352c <SystemInit+0x5c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a0a      	ldr	r2, [pc, #40]	; (800352c <SystemInit+0x5c>)
 8003502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003506:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003508:	4b08      	ldr	r3, [pc, #32]	; (800352c <SystemInit+0x5c>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4a07      	ldr	r2, [pc, #28]	; (800352c <SystemInit+0x5c>)
 800350e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003512:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003514:	4b05      	ldr	r3, [pc, #20]	; (800352c <SystemInit+0x5c>)
 8003516:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800351a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800351c:	4b05      	ldr	r3, [pc, #20]	; (8003534 <SystemInit+0x64>)
 800351e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003522:	609a      	str	r2, [r3, #8]
#endif 
}
 8003524:	bf00      	nop
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr
 800352c:	40021000 	.word	0x40021000
 8003530:	f8ff0000 	.word	0xf8ff0000
 8003534:	e000ed00 	.word	0xe000ed00

08003538 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003538:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800353a:	e003      	b.n	8003544 <LoopCopyDataInit>

0800353c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800353c:	4b0b      	ldr	r3, [pc, #44]	; (800356c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800353e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003540:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003542:	3104      	adds	r1, #4

08003544 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003544:	480a      	ldr	r0, [pc, #40]	; (8003570 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003546:	4b0b      	ldr	r3, [pc, #44]	; (8003574 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003548:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800354a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800354c:	d3f6      	bcc.n	800353c <CopyDataInit>
  ldr r2, =_sbss
 800354e:	4a0a      	ldr	r2, [pc, #40]	; (8003578 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003550:	e002      	b.n	8003558 <LoopFillZerobss>

08003552 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003552:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003554:	f842 3b04 	str.w	r3, [r2], #4

08003558 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003558:	4b08      	ldr	r3, [pc, #32]	; (800357c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800355a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800355c:	d3f9      	bcc.n	8003552 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800355e:	f7ff ffb7 	bl	80034d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003562:	f004 fa73 	bl	8007a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003566:	f7fe fe5f 	bl	8002228 <main>
  bx lr
 800356a:	4770      	bx	lr
  ldr r3, =_sidata
 800356c:	0800baf8 	.word	0x0800baf8
  ldr r0, =_sdata
 8003570:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003574:	200001ec 	.word	0x200001ec
  ldr r2, =_sbss
 8003578:	200001ec 	.word	0x200001ec
  ldr r3, = _ebss
 800357c:	200008e8 	.word	0x200008e8

08003580 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003580:	e7fe      	b.n	8003580 <ADC1_2_IRQHandler>
	...

08003584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003588:	4b08      	ldr	r3, [pc, #32]	; (80035ac <HAL_Init+0x28>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a07      	ldr	r2, [pc, #28]	; (80035ac <HAL_Init+0x28>)
 800358e:	f043 0310 	orr.w	r3, r3, #16
 8003592:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003594:	2003      	movs	r0, #3
 8003596:	f000 f945 	bl	8003824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800359a:	2000      	movs	r0, #0
 800359c:	f000 f808 	bl	80035b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035a0:	f7ff fcea 	bl	8002f78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40022000 	.word	0x40022000

080035b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035b8:	4b12      	ldr	r3, [pc, #72]	; (8003604 <HAL_InitTick+0x54>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4b12      	ldr	r3, [pc, #72]	; (8003608 <HAL_InitTick+0x58>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	4619      	mov	r1, r3
 80035c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f95d 	bl	800388e <HAL_SYSTICK_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e00e      	b.n	80035fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b0f      	cmp	r3, #15
 80035e2:	d80a      	bhi.n	80035fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035e4:	2200      	movs	r2, #0
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035ec:	f000 f925 	bl	800383a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035f0:	4a06      	ldr	r2, [pc, #24]	; (800360c <HAL_InitTick+0x5c>)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e000      	b.n	80035fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	20000010 	.word	0x20000010
 8003608:	20000018 	.word	0x20000018
 800360c:	20000014 	.word	0x20000014

08003610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003614:	4b05      	ldr	r3, [pc, #20]	; (800362c <HAL_IncTick+0x1c>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	4b05      	ldr	r3, [pc, #20]	; (8003630 <HAL_IncTick+0x20>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4413      	add	r3, r2
 8003620:	4a03      	ldr	r2, [pc, #12]	; (8003630 <HAL_IncTick+0x20>)
 8003622:	6013      	str	r3, [r2, #0]
}
 8003624:	bf00      	nop
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr
 800362c:	20000018 	.word	0x20000018
 8003630:	200008e0 	.word	0x200008e0

08003634 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return uwTick;
 8003638:	4b02      	ldr	r3, [pc, #8]	; (8003644 <HAL_GetTick+0x10>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	bc80      	pop	{r7}
 8003642:	4770      	bx	lr
 8003644:	200008e0 	.word	0x200008e0

08003648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003650:	f7ff fff0 	bl	8003634 <HAL_GetTick>
 8003654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003660:	d005      	beq.n	800366e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003662:	4b09      	ldr	r3, [pc, #36]	; (8003688 <HAL_Delay+0x40>)
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	461a      	mov	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	4413      	add	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800366e:	bf00      	nop
 8003670:	f7ff ffe0 	bl	8003634 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	429a      	cmp	r2, r3
 800367e:	d8f7      	bhi.n	8003670 <HAL_Delay+0x28>
  {
  }
}
 8003680:	bf00      	nop
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	20000018 	.word	0x20000018

0800368c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800368c:	b480      	push	{r7}
 800368e:	b085      	sub	sp, #20
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f003 0307 	and.w	r3, r3, #7
 800369a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800369c:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <__NVIC_SetPriorityGrouping+0x44>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036a8:	4013      	ands	r3, r2
 80036aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036be:	4a04      	ldr	r2, [pc, #16]	; (80036d0 <__NVIC_SetPriorityGrouping+0x44>)
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	60d3      	str	r3, [r2, #12]
}
 80036c4:	bf00      	nop
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	e000ed00 	.word	0xe000ed00

080036d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d8:	4b04      	ldr	r3, [pc, #16]	; (80036ec <__NVIC_GetPriorityGrouping+0x18>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	0a1b      	lsrs	r3, r3, #8
 80036de:	f003 0307 	and.w	r3, r3, #7
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	db0b      	blt.n	800371a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	f003 021f 	and.w	r2, r3, #31
 8003708:	4906      	ldr	r1, [pc, #24]	; (8003724 <__NVIC_EnableIRQ+0x34>)
 800370a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370e:	095b      	lsrs	r3, r3, #5
 8003710:	2001      	movs	r0, #1
 8003712:	fa00 f202 	lsl.w	r2, r0, r2
 8003716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr
 8003724:	e000e100 	.word	0xe000e100

08003728 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	6039      	str	r1, [r7, #0]
 8003732:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003734:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003738:	2b00      	cmp	r3, #0
 800373a:	db0a      	blt.n	8003752 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	b2da      	uxtb	r2, r3
 8003740:	490c      	ldr	r1, [pc, #48]	; (8003774 <__NVIC_SetPriority+0x4c>)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	0112      	lsls	r2, r2, #4
 8003748:	b2d2      	uxtb	r2, r2
 800374a:	440b      	add	r3, r1
 800374c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003750:	e00a      	b.n	8003768 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	b2da      	uxtb	r2, r3
 8003756:	4908      	ldr	r1, [pc, #32]	; (8003778 <__NVIC_SetPriority+0x50>)
 8003758:	79fb      	ldrb	r3, [r7, #7]
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	3b04      	subs	r3, #4
 8003760:	0112      	lsls	r2, r2, #4
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	440b      	add	r3, r1
 8003766:	761a      	strb	r2, [r3, #24]
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	bc80      	pop	{r7}
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	e000e100 	.word	0xe000e100
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800377c:	b480      	push	{r7}
 800377e:	b089      	sub	sp, #36	; 0x24
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f1c3 0307 	rsb	r3, r3, #7
 8003796:	2b04      	cmp	r3, #4
 8003798:	bf28      	it	cs
 800379a:	2304      	movcs	r3, #4
 800379c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	3304      	adds	r3, #4
 80037a2:	2b06      	cmp	r3, #6
 80037a4:	d902      	bls.n	80037ac <NVIC_EncodePriority+0x30>
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	3b03      	subs	r3, #3
 80037aa:	e000      	b.n	80037ae <NVIC_EncodePriority+0x32>
 80037ac:	2300      	movs	r3, #0
 80037ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43da      	mvns	r2, r3
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	401a      	ands	r2, r3
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	fa01 f303 	lsl.w	r3, r1, r3
 80037ce:	43d9      	mvns	r1, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d4:	4313      	orrs	r3, r2
         );
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3724      	adds	r7, #36	; 0x24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr

080037e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3b01      	subs	r3, #1
 80037ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037f0:	d301      	bcc.n	80037f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037f2:	2301      	movs	r3, #1
 80037f4:	e00f      	b.n	8003816 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037f6:	4a0a      	ldr	r2, [pc, #40]	; (8003820 <SysTick_Config+0x40>)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037fe:	210f      	movs	r1, #15
 8003800:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003804:	f7ff ff90 	bl	8003728 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003808:	4b05      	ldr	r3, [pc, #20]	; (8003820 <SysTick_Config+0x40>)
 800380a:	2200      	movs	r2, #0
 800380c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800380e:	4b04      	ldr	r3, [pc, #16]	; (8003820 <SysTick_Config+0x40>)
 8003810:	2207      	movs	r2, #7
 8003812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	e000e010 	.word	0xe000e010

08003824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f7ff ff2d 	bl	800368c <__NVIC_SetPriorityGrouping>
}
 8003832:	bf00      	nop
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800383a:	b580      	push	{r7, lr}
 800383c:	b086      	sub	sp, #24
 800383e:	af00      	add	r7, sp, #0
 8003840:	4603      	mov	r3, r0
 8003842:	60b9      	str	r1, [r7, #8]
 8003844:	607a      	str	r2, [r7, #4]
 8003846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003848:	2300      	movs	r3, #0
 800384a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800384c:	f7ff ff42 	bl	80036d4 <__NVIC_GetPriorityGrouping>
 8003850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	68b9      	ldr	r1, [r7, #8]
 8003856:	6978      	ldr	r0, [r7, #20]
 8003858:	f7ff ff90 	bl	800377c <NVIC_EncodePriority>
 800385c:	4602      	mov	r2, r0
 800385e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003862:	4611      	mov	r1, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff ff5f 	bl	8003728 <__NVIC_SetPriority>
}
 800386a:	bf00      	nop
 800386c:	3718      	adds	r7, #24
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
 8003878:	4603      	mov	r3, r0
 800387a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800387c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff ff35 	bl	80036f0 <__NVIC_EnableIRQ>
}
 8003886:	bf00      	nop
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b082      	sub	sp, #8
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7ff ffa2 	bl	80037e0 <SysTick_Config>
 800389c:	4603      	mov	r3, r0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e043      	b.n	8003946 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	4b22      	ldr	r3, [pc, #136]	; (8003950 <HAL_DMA_Init+0xa8>)
 80038c6:	4413      	add	r3, r2
 80038c8:	4a22      	ldr	r2, [pc, #136]	; (8003954 <HAL_DMA_Init+0xac>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	091b      	lsrs	r3, r3, #4
 80038d0:	009a      	lsls	r2, r3, #2
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a1f      	ldr	r2, [pc, #124]	; (8003958 <HAL_DMA_Init+0xb0>)
 80038da:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80038f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80038f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003900:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800390c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003918:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69db      	ldr	r3, [r3, #28]
 800391e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	4313      	orrs	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr
 8003950:	bffdfff8 	.word	0xbffdfff8
 8003954:	cccccccd 	.word	0xcccccccd
 8003958:	40020000 	.word	0x40020000

0800395c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
 8003968:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d101      	bne.n	800397c <HAL_DMA_Start_IT+0x20>
 8003978:	2302      	movs	r3, #2
 800397a:	e04a      	b.n	8003a12 <HAL_DMA_Start_IT+0xb6>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800398a:	2b01      	cmp	r3, #1
 800398c:	d13a      	bne.n	8003a04 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2202      	movs	r2, #2
 8003992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0201 	bic.w	r2, r2, #1
 80039aa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	68b9      	ldr	r1, [r7, #8]
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 f9ae 	bl	8003d14 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d008      	beq.n	80039d2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 020e 	orr.w	r2, r2, #14
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	e00f      	b.n	80039f2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0204 	bic.w	r2, r2, #4
 80039e0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 020a 	orr.w	r2, r2, #10
 80039f0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f042 0201 	orr.w	r2, r2, #1
 8003a00:	601a      	str	r2, [r3, #0]
 8003a02:	e005      	b.n	8003a10 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d005      	beq.n	8003a3e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2204      	movs	r2, #4
 8003a36:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
 8003a3c:	e051      	b.n	8003ae2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 020e 	bic.w	r2, r2, #14
 8003a4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 0201 	bic.w	r2, r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a22      	ldr	r2, [pc, #136]	; (8003aec <HAL_DMA_Abort_IT+0xd0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d029      	beq.n	8003abc <HAL_DMA_Abort_IT+0xa0>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a20      	ldr	r2, [pc, #128]	; (8003af0 <HAL_DMA_Abort_IT+0xd4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d022      	beq.n	8003ab8 <HAL_DMA_Abort_IT+0x9c>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a1f      	ldr	r2, [pc, #124]	; (8003af4 <HAL_DMA_Abort_IT+0xd8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d01a      	beq.n	8003ab2 <HAL_DMA_Abort_IT+0x96>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a1d      	ldr	r2, [pc, #116]	; (8003af8 <HAL_DMA_Abort_IT+0xdc>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d012      	beq.n	8003aac <HAL_DMA_Abort_IT+0x90>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a1c      	ldr	r2, [pc, #112]	; (8003afc <HAL_DMA_Abort_IT+0xe0>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_DMA_Abort_IT+0x8a>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a1a      	ldr	r2, [pc, #104]	; (8003b00 <HAL_DMA_Abort_IT+0xe4>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d102      	bne.n	8003aa0 <HAL_DMA_Abort_IT+0x84>
 8003a9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a9e:	e00e      	b.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003aa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003aa4:	e00b      	b.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003aa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aaa:	e008      	b.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003aac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ab0:	e005      	b.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003ab2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ab6:	e002      	b.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003ab8:	2310      	movs	r3, #16
 8003aba:	e000      	b.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003abc:	2301      	movs	r3, #1
 8003abe:	4a11      	ldr	r2, [pc, #68]	; (8003b04 <HAL_DMA_Abort_IT+0xe8>)
 8003ac0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	4798      	blx	r3
    } 
  }
  return status;
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40020008 	.word	0x40020008
 8003af0:	4002001c 	.word	0x4002001c
 8003af4:	40020030 	.word	0x40020030
 8003af8:	40020044 	.word	0x40020044
 8003afc:	40020058 	.word	0x40020058
 8003b00:	4002006c 	.word	0x4002006c
 8003b04:	40020000 	.word	0x40020000

08003b08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	2204      	movs	r2, #4
 8003b26:	409a      	lsls	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d04f      	beq.n	8003bd0 <HAL_DMA_IRQHandler+0xc8>
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	f003 0304 	and.w	r3, r3, #4
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d04a      	beq.n	8003bd0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0320 	and.w	r3, r3, #32
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d107      	bne.n	8003b58 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0204 	bic.w	r2, r2, #4
 8003b56:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a66      	ldr	r2, [pc, #408]	; (8003cf8 <HAL_DMA_IRQHandler+0x1f0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d029      	beq.n	8003bb6 <HAL_DMA_IRQHandler+0xae>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a65      	ldr	r2, [pc, #404]	; (8003cfc <HAL_DMA_IRQHandler+0x1f4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d022      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0xaa>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a63      	ldr	r2, [pc, #396]	; (8003d00 <HAL_DMA_IRQHandler+0x1f8>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d01a      	beq.n	8003bac <HAL_DMA_IRQHandler+0xa4>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a62      	ldr	r2, [pc, #392]	; (8003d04 <HAL_DMA_IRQHandler+0x1fc>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d012      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0x9e>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a60      	ldr	r2, [pc, #384]	; (8003d08 <HAL_DMA_IRQHandler+0x200>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d00a      	beq.n	8003ba0 <HAL_DMA_IRQHandler+0x98>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a5f      	ldr	r2, [pc, #380]	; (8003d0c <HAL_DMA_IRQHandler+0x204>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d102      	bne.n	8003b9a <HAL_DMA_IRQHandler+0x92>
 8003b94:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b98:	e00e      	b.n	8003bb8 <HAL_DMA_IRQHandler+0xb0>
 8003b9a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003b9e:	e00b      	b.n	8003bb8 <HAL_DMA_IRQHandler+0xb0>
 8003ba0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003ba4:	e008      	b.n	8003bb8 <HAL_DMA_IRQHandler+0xb0>
 8003ba6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003baa:	e005      	b.n	8003bb8 <HAL_DMA_IRQHandler+0xb0>
 8003bac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bb0:	e002      	b.n	8003bb8 <HAL_DMA_IRQHandler+0xb0>
 8003bb2:	2340      	movs	r3, #64	; 0x40
 8003bb4:	e000      	b.n	8003bb8 <HAL_DMA_IRQHandler+0xb0>
 8003bb6:	2304      	movs	r3, #4
 8003bb8:	4a55      	ldr	r2, [pc, #340]	; (8003d10 <HAL_DMA_IRQHandler+0x208>)
 8003bba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 8094 	beq.w	8003cee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003bce:	e08e      	b.n	8003cee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d056      	beq.n	8003c8e <HAL_DMA_IRQHandler+0x186>
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d051      	beq.n	8003c8e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0320 	and.w	r3, r3, #32
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10b      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f022 020a 	bic.w	r2, r2, #10
 8003c06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a38      	ldr	r2, [pc, #224]	; (8003cf8 <HAL_DMA_IRQHandler+0x1f0>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d029      	beq.n	8003c6e <HAL_DMA_IRQHandler+0x166>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a37      	ldr	r2, [pc, #220]	; (8003cfc <HAL_DMA_IRQHandler+0x1f4>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d022      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x162>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a35      	ldr	r2, [pc, #212]	; (8003d00 <HAL_DMA_IRQHandler+0x1f8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d01a      	beq.n	8003c64 <HAL_DMA_IRQHandler+0x15c>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a34      	ldr	r2, [pc, #208]	; (8003d04 <HAL_DMA_IRQHandler+0x1fc>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d012      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x156>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a32      	ldr	r2, [pc, #200]	; (8003d08 <HAL_DMA_IRQHandler+0x200>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d00a      	beq.n	8003c58 <HAL_DMA_IRQHandler+0x150>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a31      	ldr	r2, [pc, #196]	; (8003d0c <HAL_DMA_IRQHandler+0x204>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d102      	bne.n	8003c52 <HAL_DMA_IRQHandler+0x14a>
 8003c4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c50:	e00e      	b.n	8003c70 <HAL_DMA_IRQHandler+0x168>
 8003c52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c56:	e00b      	b.n	8003c70 <HAL_DMA_IRQHandler+0x168>
 8003c58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c5c:	e008      	b.n	8003c70 <HAL_DMA_IRQHandler+0x168>
 8003c5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c62:	e005      	b.n	8003c70 <HAL_DMA_IRQHandler+0x168>
 8003c64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c68:	e002      	b.n	8003c70 <HAL_DMA_IRQHandler+0x168>
 8003c6a:	2320      	movs	r3, #32
 8003c6c:	e000      	b.n	8003c70 <HAL_DMA_IRQHandler+0x168>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	4a27      	ldr	r2, [pc, #156]	; (8003d10 <HAL_DMA_IRQHandler+0x208>)
 8003c72:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d034      	beq.n	8003cee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c8c:	e02f      	b.n	8003cee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	2208      	movs	r2, #8
 8003c94:	409a      	lsls	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d028      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x1e8>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d023      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 020e 	bic.w	r2, r2, #14
 8003cb6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d004      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	4798      	blx	r3
    }
  }
  return;
 8003cee:	bf00      	nop
 8003cf0:	bf00      	nop
}
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40020008 	.word	0x40020008
 8003cfc:	4002001c 	.word	0x4002001c
 8003d00:	40020030 	.word	0x40020030
 8003d04:	40020044 	.word	0x40020044
 8003d08:	40020058 	.word	0x40020058
 8003d0c:	4002006c 	.word	0x4002006c
 8003d10:	40020000 	.word	0x40020000

08003d14 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
 8003d20:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b10      	cmp	r3, #16
 8003d40:	d108      	bne.n	8003d54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d52:	e007      	b.n	8003d64 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	60da      	str	r2, [r3, #12]
}
 8003d64:	bf00      	nop
 8003d66:	3714      	adds	r7, #20
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bc80      	pop	{r7}
 8003d6c:	4770      	bx	lr
	...

08003d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b08b      	sub	sp, #44	; 0x2c
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d82:	e127      	b.n	8003fd4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d84:	2201      	movs	r2, #1
 8003d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69fa      	ldr	r2, [r7, #28]
 8003d94:	4013      	ands	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	f040 8116 	bne.w	8003fce <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2b12      	cmp	r3, #18
 8003da8:	d034      	beq.n	8003e14 <HAL_GPIO_Init+0xa4>
 8003daa:	2b12      	cmp	r3, #18
 8003dac:	d80d      	bhi.n	8003dca <HAL_GPIO_Init+0x5a>
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d02b      	beq.n	8003e0a <HAL_GPIO_Init+0x9a>
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d804      	bhi.n	8003dc0 <HAL_GPIO_Init+0x50>
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d031      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d01c      	beq.n	8003df8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003dbe:	e048      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003dc0:	2b03      	cmp	r3, #3
 8003dc2:	d043      	beq.n	8003e4c <HAL_GPIO_Init+0xdc>
 8003dc4:	2b11      	cmp	r3, #17
 8003dc6:	d01b      	beq.n	8003e00 <HAL_GPIO_Init+0x90>
          break;
 8003dc8:	e043      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003dca:	4a89      	ldr	r2, [pc, #548]	; (8003ff0 <HAL_GPIO_Init+0x280>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d026      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
 8003dd0:	4a87      	ldr	r2, [pc, #540]	; (8003ff0 <HAL_GPIO_Init+0x280>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d806      	bhi.n	8003de4 <HAL_GPIO_Init+0x74>
 8003dd6:	4a87      	ldr	r2, [pc, #540]	; (8003ff4 <HAL_GPIO_Init+0x284>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d020      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
 8003ddc:	4a86      	ldr	r2, [pc, #536]	; (8003ff8 <HAL_GPIO_Init+0x288>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d01d      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
          break;
 8003de2:	e036      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003de4:	4a85      	ldr	r2, [pc, #532]	; (8003ffc <HAL_GPIO_Init+0x28c>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d019      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
 8003dea:	4a85      	ldr	r2, [pc, #532]	; (8004000 <HAL_GPIO_Init+0x290>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d016      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
 8003df0:	4a84      	ldr	r2, [pc, #528]	; (8004004 <HAL_GPIO_Init+0x294>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d013      	beq.n	8003e1e <HAL_GPIO_Init+0xae>
          break;
 8003df6:	e02c      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	623b      	str	r3, [r7, #32]
          break;
 8003dfe:	e028      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	3304      	adds	r3, #4
 8003e06:	623b      	str	r3, [r7, #32]
          break;
 8003e08:	e023      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	3308      	adds	r3, #8
 8003e10:	623b      	str	r3, [r7, #32]
          break;
 8003e12:	e01e      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	330c      	adds	r3, #12
 8003e1a:	623b      	str	r3, [r7, #32]
          break;
 8003e1c:	e019      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d102      	bne.n	8003e2c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e26:	2304      	movs	r3, #4
 8003e28:	623b      	str	r3, [r7, #32]
          break;
 8003e2a:	e012      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d105      	bne.n	8003e40 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e34:	2308      	movs	r3, #8
 8003e36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69fa      	ldr	r2, [r7, #28]
 8003e3c:	611a      	str	r2, [r3, #16]
          break;
 8003e3e:	e008      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e40:	2308      	movs	r3, #8
 8003e42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	69fa      	ldr	r2, [r7, #28]
 8003e48:	615a      	str	r2, [r3, #20]
          break;
 8003e4a:	e002      	b.n	8003e52 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	623b      	str	r3, [r7, #32]
          break;
 8003e50:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	2bff      	cmp	r3, #255	; 0xff
 8003e56:	d801      	bhi.n	8003e5c <HAL_GPIO_Init+0xec>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	e001      	b.n	8003e60 <HAL_GPIO_Init+0xf0>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3304      	adds	r3, #4
 8003e60:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	2bff      	cmp	r3, #255	; 0xff
 8003e66:	d802      	bhi.n	8003e6e <HAL_GPIO_Init+0xfe>
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	e002      	b.n	8003e74 <HAL_GPIO_Init+0x104>
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e70:	3b08      	subs	r3, #8
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	210f      	movs	r1, #15
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e82:	43db      	mvns	r3, r3
 8003e84:	401a      	ands	r2, r3
 8003e86:	6a39      	ldr	r1, [r7, #32]
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 8096 	beq.w	8003fce <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ea2:	4b59      	ldr	r3, [pc, #356]	; (8004008 <HAL_GPIO_Init+0x298>)
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	4a58      	ldr	r2, [pc, #352]	; (8004008 <HAL_GPIO_Init+0x298>)
 8003ea8:	f043 0301 	orr.w	r3, r3, #1
 8003eac:	6193      	str	r3, [r2, #24]
 8003eae:	4b56      	ldr	r3, [pc, #344]	; (8004008 <HAL_GPIO_Init+0x298>)
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	60bb      	str	r3, [r7, #8]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003eba:	4a54      	ldr	r2, [pc, #336]	; (800400c <HAL_GPIO_Init+0x29c>)
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebe:	089b      	lsrs	r3, r3, #2
 8003ec0:	3302      	adds	r3, #2
 8003ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	220f      	movs	r2, #15
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4013      	ands	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a4b      	ldr	r2, [pc, #300]	; (8004010 <HAL_GPIO_Init+0x2a0>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d013      	beq.n	8003f0e <HAL_GPIO_Init+0x19e>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a4a      	ldr	r2, [pc, #296]	; (8004014 <HAL_GPIO_Init+0x2a4>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00d      	beq.n	8003f0a <HAL_GPIO_Init+0x19a>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a49      	ldr	r2, [pc, #292]	; (8004018 <HAL_GPIO_Init+0x2a8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <HAL_GPIO_Init+0x196>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a48      	ldr	r2, [pc, #288]	; (800401c <HAL_GPIO_Init+0x2ac>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_GPIO_Init+0x192>
 8003efe:	2303      	movs	r3, #3
 8003f00:	e006      	b.n	8003f10 <HAL_GPIO_Init+0x1a0>
 8003f02:	2304      	movs	r3, #4
 8003f04:	e004      	b.n	8003f10 <HAL_GPIO_Init+0x1a0>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e002      	b.n	8003f10 <HAL_GPIO_Init+0x1a0>
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e000      	b.n	8003f10 <HAL_GPIO_Init+0x1a0>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f12:	f002 0203 	and.w	r2, r2, #3
 8003f16:	0092      	lsls	r2, r2, #2
 8003f18:	4093      	lsls	r3, r2
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f20:	493a      	ldr	r1, [pc, #232]	; (800400c <HAL_GPIO_Init+0x29c>)
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	089b      	lsrs	r3, r3, #2
 8003f26:	3302      	adds	r3, #2
 8003f28:	68fa      	ldr	r2, [r7, #12]
 8003f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d006      	beq.n	8003f48 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f3a:	4b39      	ldr	r3, [pc, #228]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	4938      	ldr	r1, [pc, #224]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	600b      	str	r3, [r1, #0]
 8003f46:	e006      	b.n	8003f56 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f48:	4b35      	ldr	r3, [pc, #212]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	4933      	ldr	r1, [pc, #204]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f52:	4013      	ands	r3, r2
 8003f54:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d006      	beq.n	8003f70 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f62:	4b2f      	ldr	r3, [pc, #188]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	492e      	ldr	r1, [pc, #184]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	604b      	str	r3, [r1, #4]
 8003f6e:	e006      	b.n	8003f7e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f70:	4b2b      	ldr	r3, [pc, #172]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	4929      	ldr	r1, [pc, #164]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d006      	beq.n	8003f98 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f8a:	4b25      	ldr	r3, [pc, #148]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f8c:	689a      	ldr	r2, [r3, #8]
 8003f8e:	4924      	ldr	r1, [pc, #144]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	608b      	str	r3, [r1, #8]
 8003f96:	e006      	b.n	8003fa6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f98:	4b21      	ldr	r3, [pc, #132]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	43db      	mvns	r3, r3
 8003fa0:	491f      	ldr	r1, [pc, #124]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d006      	beq.n	8003fc0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003fb2:	4b1b      	ldr	r3, [pc, #108]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003fb4:	68da      	ldr	r2, [r3, #12]
 8003fb6:	491a      	ldr	r1, [pc, #104]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60cb      	str	r3, [r1, #12]
 8003fbe:	e006      	b.n	8003fce <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003fc0:	4b17      	ldr	r3, [pc, #92]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003fc2:	68da      	ldr	r2, [r3, #12]
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	4915      	ldr	r1, [pc, #84]	; (8004020 <HAL_GPIO_Init+0x2b0>)
 8003fca:	4013      	ands	r3, r2
 8003fcc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fda:	fa22 f303 	lsr.w	r3, r2, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f47f aed0 	bne.w	8003d84 <HAL_GPIO_Init+0x14>
  }
}
 8003fe4:	bf00      	nop
 8003fe6:	372c      	adds	r7, #44	; 0x2c
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bc80      	pop	{r7}
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	10210000 	.word	0x10210000
 8003ff4:	10110000 	.word	0x10110000
 8003ff8:	10120000 	.word	0x10120000
 8003ffc:	10310000 	.word	0x10310000
 8004000:	10320000 	.word	0x10320000
 8004004:	10220000 	.word	0x10220000
 8004008:	40021000 	.word	0x40021000
 800400c:	40010000 	.word	0x40010000
 8004010:	40010800 	.word	0x40010800
 8004014:	40010c00 	.word	0x40010c00
 8004018:	40011000 	.word	0x40011000
 800401c:	40011400 	.word	0x40011400
 8004020:	40010400 	.word	0x40010400

08004024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	460b      	mov	r3, r1
 800402e:	807b      	strh	r3, [r7, #2]
 8004030:	4613      	mov	r3, r2
 8004032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004034:	787b      	ldrb	r3, [r7, #1]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800403a:	887a      	ldrh	r2, [r7, #2]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004040:	e003      	b.n	800404a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004042:	887b      	ldrh	r3, [r7, #2]
 8004044:	041a      	lsls	r2, r3, #16
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	611a      	str	r2, [r3, #16]
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	bc80      	pop	{r7}
 8004052:	4770      	bx	lr

08004054 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e11f      	b.n	80042a6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d106      	bne.n	8004080 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7fe ffae 	bl	8002fdc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2224      	movs	r2, #36	; 0x24
 8004084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0201 	bic.w	r2, r2, #1
 8004096:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80040b8:	f002 f838 	bl	800612c <HAL_RCC_GetPCLK1Freq>
 80040bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	4a7b      	ldr	r2, [pc, #492]	; (80042b0 <HAL_I2C_Init+0x25c>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d807      	bhi.n	80040d8 <HAL_I2C_Init+0x84>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	4a7a      	ldr	r2, [pc, #488]	; (80042b4 <HAL_I2C_Init+0x260>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	bf94      	ite	ls
 80040d0:	2301      	movls	r3, #1
 80040d2:	2300      	movhi	r3, #0
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	e006      	b.n	80040e6 <HAL_I2C_Init+0x92>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4a77      	ldr	r2, [pc, #476]	; (80042b8 <HAL_I2C_Init+0x264>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	bf94      	ite	ls
 80040e0:	2301      	movls	r3, #1
 80040e2:	2300      	movhi	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e0db      	b.n	80042a6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	4a72      	ldr	r2, [pc, #456]	; (80042bc <HAL_I2C_Init+0x268>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	0c9b      	lsrs	r3, r3, #18
 80040f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	4a64      	ldr	r2, [pc, #400]	; (80042b0 <HAL_I2C_Init+0x25c>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d802      	bhi.n	8004128 <HAL_I2C_Init+0xd4>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	3301      	adds	r3, #1
 8004126:	e009      	b.n	800413c <HAL_I2C_Init+0xe8>
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800412e:	fb02 f303 	mul.w	r3, r2, r3
 8004132:	4a63      	ldr	r2, [pc, #396]	; (80042c0 <HAL_I2C_Init+0x26c>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	099b      	lsrs	r3, r3, #6
 800413a:	3301      	adds	r3, #1
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6812      	ldr	r2, [r2, #0]
 8004140:	430b      	orrs	r3, r1
 8004142:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800414e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	4956      	ldr	r1, [pc, #344]	; (80042b0 <HAL_I2C_Init+0x25c>)
 8004158:	428b      	cmp	r3, r1
 800415a:	d80d      	bhi.n	8004178 <HAL_I2C_Init+0x124>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	1e59      	subs	r1, r3, #1
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	fbb1 f3f3 	udiv	r3, r1, r3
 800416a:	3301      	adds	r3, #1
 800416c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004170:	2b04      	cmp	r3, #4
 8004172:	bf38      	it	cc
 8004174:	2304      	movcc	r3, #4
 8004176:	e04f      	b.n	8004218 <HAL_I2C_Init+0x1c4>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d111      	bne.n	80041a4 <HAL_I2C_Init+0x150>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	1e58      	subs	r0, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6859      	ldr	r1, [r3, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	440b      	add	r3, r1
 800418e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004192:	3301      	adds	r3, #1
 8004194:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	e012      	b.n	80041ca <HAL_I2C_Init+0x176>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	1e58      	subs	r0, r3, #1
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6859      	ldr	r1, [r3, #4]
 80041ac:	460b      	mov	r3, r1
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	440b      	add	r3, r1
 80041b2:	0099      	lsls	r1, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ba:	3301      	adds	r3, #1
 80041bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Init+0x17e>
 80041ce:	2301      	movs	r3, #1
 80041d0:	e022      	b.n	8004218 <HAL_I2C_Init+0x1c4>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10e      	bne.n	80041f8 <HAL_I2C_Init+0x1a4>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1e58      	subs	r0, r3, #1
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6859      	ldr	r1, [r3, #4]
 80041e2:	460b      	mov	r3, r1
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	440b      	add	r3, r1
 80041e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ec:	3301      	adds	r3, #1
 80041ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041f6:	e00f      	b.n	8004218 <HAL_I2C_Init+0x1c4>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	1e58      	subs	r0, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6859      	ldr	r1, [r3, #4]
 8004200:	460b      	mov	r3, r1
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	0099      	lsls	r1, r3, #2
 8004208:	440b      	add	r3, r1
 800420a:	fbb0 f3f3 	udiv	r3, r0, r3
 800420e:	3301      	adds	r3, #1
 8004210:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004214:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004218:	6879      	ldr	r1, [r7, #4]
 800421a:	6809      	ldr	r1, [r1, #0]
 800421c:	4313      	orrs	r3, r2
 800421e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69da      	ldr	r2, [r3, #28]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004246:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6911      	ldr	r1, [r2, #16]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68d2      	ldr	r2, [r2, #12]
 8004252:	4311      	orrs	r1, r2
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	6812      	ldr	r2, [r2, #0]
 8004258:	430b      	orrs	r3, r1
 800425a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	695a      	ldr	r2, [r3, #20]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	431a      	orrs	r2, r3
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 0201 	orr.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	000186a0 	.word	0x000186a0
 80042b4:	001e847f 	.word	0x001e847f
 80042b8:	003d08ff 	.word	0x003d08ff
 80042bc:	431bde83 	.word	0x431bde83
 80042c0:	10624dd3 	.word	0x10624dd3

080042c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b088      	sub	sp, #32
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	607a      	str	r2, [r7, #4]
 80042ce:	461a      	mov	r2, r3
 80042d0:	460b      	mov	r3, r1
 80042d2:	817b      	strh	r3, [r7, #10]
 80042d4:	4613      	mov	r3, r2
 80042d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042d8:	f7ff f9ac 	bl	8003634 <HAL_GetTick>
 80042dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b20      	cmp	r3, #32
 80042e8:	f040 80e0 	bne.w	80044ac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	2319      	movs	r3, #25
 80042f2:	2201      	movs	r2, #1
 80042f4:	4970      	ldr	r1, [pc, #448]	; (80044b8 <HAL_I2C_Master_Transmit+0x1f4>)
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f001 f966 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004302:	2302      	movs	r3, #2
 8004304:	e0d3      	b.n	80044ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800430c:	2b01      	cmp	r3, #1
 800430e:	d101      	bne.n	8004314 <HAL_I2C_Master_Transmit+0x50>
 8004310:	2302      	movs	r3, #2
 8004312:	e0cc      	b.n	80044ae <HAL_I2C_Master_Transmit+0x1ea>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b01      	cmp	r3, #1
 8004328:	d007      	beq.n	800433a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 0201 	orr.w	r2, r2, #1
 8004338:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681a      	ldr	r2, [r3, #0]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004348:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2221      	movs	r2, #33	; 0x21
 800434e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2210      	movs	r2, #16
 8004356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	893a      	ldrh	r2, [r7, #8]
 800436a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004370:	b29a      	uxth	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	4a50      	ldr	r2, [pc, #320]	; (80044bc <HAL_I2C_Master_Transmit+0x1f8>)
 800437a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800437c:	8979      	ldrh	r1, [r7, #10]
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	6a3a      	ldr	r2, [r7, #32]
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 fe52 	bl	800502c <I2C_MasterRequestWrite>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e08d      	b.n	80044ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004392:	2300      	movs	r3, #0
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80043a8:	e066      	b.n	8004478 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043aa:	697a      	ldr	r2, [r7, #20]
 80043ac:	6a39      	ldr	r1, [r7, #32]
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f001 f9e0 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00d      	beq.n	80043d6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d107      	bne.n	80043d2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e06b      	b.n	80044ae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	781a      	ldrb	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e6:	1c5a      	adds	r2, r3, #1
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	3b01      	subs	r3, #1
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fe:	3b01      	subs	r3, #1
 8004400:	b29a      	uxth	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b04      	cmp	r3, #4
 8004412:	d11b      	bne.n	800444c <HAL_I2C_Master_Transmit+0x188>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004418:	2b00      	cmp	r3, #0
 800441a:	d017      	beq.n	800444c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	781a      	ldrb	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004436:	b29b      	uxth	r3, r3
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004444:	3b01      	subs	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	6a39      	ldr	r1, [r7, #32]
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f001 f9d0 	bl	80057f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00d      	beq.n	8004478 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004460:	2b04      	cmp	r3, #4
 8004462:	d107      	bne.n	8004474 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004472:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e01a      	b.n	80044ae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800447c:	2b00      	cmp	r3, #0
 800447e:	d194      	bne.n	80043aa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800448e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2220      	movs	r2, #32
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80044a8:	2300      	movs	r3, #0
 80044aa:	e000      	b.n	80044ae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80044ac:	2302      	movs	r3, #2
  }
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	00100002 	.word	0x00100002
 80044bc:	ffff0000 	.word	0xffff0000

080044c0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08c      	sub	sp, #48	; 0x30
 80044c4:	af02      	add	r7, sp, #8
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	607a      	str	r2, [r7, #4]
 80044ca:	461a      	mov	r2, r3
 80044cc:	460b      	mov	r3, r1
 80044ce:	817b      	strh	r3, [r7, #10]
 80044d0:	4613      	mov	r3, r2
 80044d2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80044d8:	f7ff f8ac 	bl	8003634 <HAL_GetTick>
 80044dc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b20      	cmp	r3, #32
 80044e8:	f040 8238 	bne.w	800495c <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	2319      	movs	r3, #25
 80044f2:	2201      	movs	r2, #1
 80044f4:	497e      	ldr	r1, [pc, #504]	; (80046f0 <HAL_I2C_Master_Receive+0x230>)
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f001 f866 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004502:	2302      	movs	r3, #2
 8004504:	e22b      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800450c:	2b01      	cmp	r3, #1
 800450e:	d101      	bne.n	8004514 <HAL_I2C_Master_Receive+0x54>
 8004510:	2302      	movs	r3, #2
 8004512:	e224      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b01      	cmp	r3, #1
 8004528:	d007      	beq.n	800453a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 0201 	orr.w	r2, r2, #1
 8004538:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004548:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2222      	movs	r2, #34	; 0x22
 800454e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2210      	movs	r2, #16
 8004556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	893a      	ldrh	r2, [r7, #8]
 800456a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004570:	b29a      	uxth	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	4a5e      	ldr	r2, [pc, #376]	; (80046f4 <HAL_I2C_Master_Receive+0x234>)
 800457a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800457c:	8979      	ldrh	r1, [r7, #10]
 800457e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004580:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 fdd4 	bl	8005130 <I2C_MasterRequestRead>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e1e5      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004596:	2b00      	cmp	r3, #0
 8004598:	d113      	bne.n	80045c2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800459a:	2300      	movs	r3, #0
 800459c:	61fb      	str	r3, [r7, #28]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	61fb      	str	r3, [r7, #28]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	61fb      	str	r3, [r7, #28]
 80045ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045be:	601a      	str	r2, [r3, #0]
 80045c0:	e1b9      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d11d      	bne.n	8004606 <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045d8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80045da:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045dc:	2300      	movs	r3, #0
 80045de:	61bb      	str	r3, [r7, #24]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	61bb      	str	r3, [r7, #24]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004600:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004602:	b662      	cpsie	i
 8004604:	e197      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800460a:	2b02      	cmp	r3, #2
 800460c:	d11d      	bne.n	800464a <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800461c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800461e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004620:	2300      	movs	r3, #0
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	617b      	str	r3, [r7, #20]
 8004634:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004644:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004646:	b662      	cpsie	i
 8004648:	e175      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004658:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800465a:	2300      	movs	r3, #0
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	695b      	ldr	r3, [r3, #20]
 8004664:	613b      	str	r3, [r7, #16]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	613b      	str	r3, [r7, #16]
 800466e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004670:	e161      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004676:	2b03      	cmp	r3, #3
 8004678:	f200 811a 	bhi.w	80048b0 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004680:	2b01      	cmp	r3, #1
 8004682:	d123      	bne.n	80046cc <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004686:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f001 f8f5 	bl	8005878 <I2C_WaitOnRXNEFlagUntilTimeout>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e162      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691a      	ldr	r2, [r3, #16]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	1c5a      	adds	r2, r3, #1
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29a      	uxth	r2, r3
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046ca:	e134      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d150      	bne.n	8004776 <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046da:	2200      	movs	r2, #0
 80046dc:	4906      	ldr	r1, [pc, #24]	; (80046f8 <HAL_I2C_Master_Receive+0x238>)
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 ff72 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d008      	beq.n	80046fc <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e137      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
 80046ee:	bf00      	nop
 80046f0:	00100002 	.word	0x00100002
 80046f4:	ffff0000 	.word	0xffff0000
 80046f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80046fc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800470c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800472a:	3b01      	subs	r3, #1
 800472c:	b29a      	uxth	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004736:	b29b      	uxth	r3, r3
 8004738:	3b01      	subs	r3, #1
 800473a:	b29a      	uxth	r2, r3
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004740:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	691a      	ldr	r2, [r3, #16]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800475e:	3b01      	subs	r3, #1
 8004760:	b29a      	uxth	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800476a:	b29b      	uxth	r3, r3
 800476c:	3b01      	subs	r3, #1
 800476e:	b29a      	uxth	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004774:	e0df      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477c:	2200      	movs	r2, #0
 800477e:	497a      	ldr	r1, [pc, #488]	; (8004968 <HAL_I2C_Master_Receive+0x4a8>)
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f000 ff21 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e0e6      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800479e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80047a0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	691a      	ldr	r2, [r3, #16]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ac:	b2d2      	uxtb	r2, r2
 80047ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047be:	3b01      	subs	r3, #1
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80047d4:	4b65      	ldr	r3, [pc, #404]	; (800496c <HAL_I2C_Master_Receive+0x4ac>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	08db      	lsrs	r3, r3, #3
 80047da:	4a65      	ldr	r2, [pc, #404]	; (8004970 <HAL_I2C_Master_Receive+0x4b0>)
 80047dc:	fba2 2303 	umull	r2, r3, r2, r3
 80047e0:	0a1a      	lsrs	r2, r3, #8
 80047e2:	4613      	mov	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4413      	add	r3, r2
 80047e8:	00da      	lsls	r2, r3, #3
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80047ee:	6a3b      	ldr	r3, [r7, #32]
 80047f0:	3b01      	subs	r3, #1
 80047f2:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80047f4:	6a3b      	ldr	r3, [r7, #32]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d117      	bne.n	800482a <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004814:	f043 0220 	orr.w	r2, r3, #32
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800481c:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e099      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	2b04      	cmp	r3, #4
 8004836:	d1da      	bne.n	80047ee <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004846:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	691a      	ldr	r2, [r3, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	855a      	strh	r2, [r3, #42]	; 0x2a
 800487a:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691a      	ldr	r2, [r3, #16]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004886:	b2d2      	uxtb	r2, r2
 8004888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004898:	3b01      	subs	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	3b01      	subs	r3, #1
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048ae:	e042      	b.n	8004936 <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 ffdf 	bl	8005878 <I2C_WaitOnRXNEFlagUntilTimeout>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e04c      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691a      	ldr	r2, [r3, #16]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	f003 0304 	and.w	r3, r3, #4
 8004900:	2b04      	cmp	r3, #4
 8004902:	d118      	bne.n	8004936 <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	691a      	ldr	r2, [r3, #16]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493a:	2b00      	cmp	r3, #0
 800493c:	f47f ae99 	bne.w	8004672 <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004958:	2300      	movs	r3, #0
 800495a:	e000      	b.n	800495e <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 800495c:	2302      	movs	r3, #2
  }
}
 800495e:	4618      	mov	r0, r3
 8004960:	3728      	adds	r7, #40	; 0x28
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	00010004 	.word	0x00010004
 800496c:	20000010 	.word	0x20000010
 8004970:	14f8b589 	.word	0x14f8b589

08004974 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b088      	sub	sp, #32
 8004978:	af02      	add	r7, sp, #8
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	4608      	mov	r0, r1
 800497e:	4611      	mov	r1, r2
 8004980:	461a      	mov	r2, r3
 8004982:	4603      	mov	r3, r0
 8004984:	817b      	strh	r3, [r7, #10]
 8004986:	460b      	mov	r3, r1
 8004988:	813b      	strh	r3, [r7, #8]
 800498a:	4613      	mov	r3, r2
 800498c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800498e:	f7fe fe51 	bl	8003634 <HAL_GetTick>
 8004992:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b20      	cmp	r3, #32
 800499e:	f040 80d9 	bne.w	8004b54 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	2319      	movs	r3, #25
 80049a8:	2201      	movs	r2, #1
 80049aa:	496d      	ldr	r1, [pc, #436]	; (8004b60 <HAL_I2C_Mem_Write+0x1ec>)
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 fe0b 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d001      	beq.n	80049bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80049b8:	2302      	movs	r3, #2
 80049ba:	e0cc      	b.n	8004b56 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_I2C_Mem_Write+0x56>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e0c5      	b.n	8004b56 <HAL_I2C_Mem_Write+0x1e2>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d007      	beq.n	80049f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0201 	orr.w	r2, r2, #1
 80049ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2221      	movs	r2, #33	; 0x21
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2240      	movs	r2, #64	; 0x40
 8004a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a3a      	ldr	r2, [r7, #32]
 8004a1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a20:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	4a4d      	ldr	r2, [pc, #308]	; (8004b64 <HAL_I2C_Mem_Write+0x1f0>)
 8004a30:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a32:	88f8      	ldrh	r0, [r7, #6]
 8004a34:	893a      	ldrh	r2, [r7, #8]
 8004a36:	8979      	ldrh	r1, [r7, #10]
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	9301      	str	r3, [sp, #4]
 8004a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3e:	9300      	str	r3, [sp, #0]
 8004a40:	4603      	mov	r3, r0
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 fc42 	bl	80052cc <I2C_RequestMemoryWrite>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d052      	beq.n	8004af4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e081      	b.n	8004b56 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f000 fe8c 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00d      	beq.n	8004a7e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	2b04      	cmp	r3, #4
 8004a68:	d107      	bne.n	8004a7a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e06b      	b.n	8004b56 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a82:	781a      	ldrb	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b04      	cmp	r3, #4
 8004aba:	d11b      	bne.n	8004af4 <HAL_I2C_Mem_Write+0x180>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d017      	beq.n	8004af4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac8:	781a      	ldrb	r2, [r3, #0]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	3b01      	subs	r3, #1
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d1aa      	bne.n	8004a52 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 fe78 	bl	80057f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d00d      	beq.n	8004b28 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b10:	2b04      	cmp	r3, #4
 8004b12:	d107      	bne.n	8004b24 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b22:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e016      	b.n	8004b56 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2220      	movs	r2, #32
 8004b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	e000      	b.n	8004b56 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b54:	2302      	movs	r3, #2
  }
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3718      	adds	r7, #24
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	00100002 	.word	0x00100002
 8004b64:	ffff0000 	.word	0xffff0000

08004b68 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b08c      	sub	sp, #48	; 0x30
 8004b6c:	af02      	add	r7, sp, #8
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	4608      	mov	r0, r1
 8004b72:	4611      	mov	r1, r2
 8004b74:	461a      	mov	r2, r3
 8004b76:	4603      	mov	r3, r0
 8004b78:	817b      	strh	r3, [r7, #10]
 8004b7a:	460b      	mov	r3, r1
 8004b7c:	813b      	strh	r3, [r7, #8]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b86:	f7fe fd55 	bl	8003634 <HAL_GetTick>
 8004b8a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b20      	cmp	r3, #32
 8004b96:	f040 823d 	bne.w	8005014 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	2319      	movs	r3, #25
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	4981      	ldr	r1, [pc, #516]	; (8004da8 <HAL_I2C_Mem_Read+0x240>)
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fd0f 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e230      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_I2C_Mem_Read+0x5a>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e229      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d007      	beq.n	8004be8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f042 0201 	orr.w	r2, r2, #1
 8004be6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bf6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2222      	movs	r2, #34	; 0x22
 8004bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2240      	movs	r2, #64	; 0x40
 8004c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004c18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1e:	b29a      	uxth	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	4a61      	ldr	r2, [pc, #388]	; (8004dac <HAL_I2C_Mem_Read+0x244>)
 8004c28:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c2a:	88f8      	ldrh	r0, [r7, #6]
 8004c2c:	893a      	ldrh	r2, [r7, #8]
 8004c2e:	8979      	ldrh	r1, [r7, #10]
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	9301      	str	r3, [sp, #4]
 8004c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	4603      	mov	r3, r0
 8004c3a:	68f8      	ldr	r0, [r7, #12]
 8004c3c:	f000 fbdc 	bl	80053f8 <I2C_RequestMemoryRead>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e1e5      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d113      	bne.n	8004c7a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c52:	2300      	movs	r3, #0
 8004c54:	61fb      	str	r3, [r7, #28]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	61fb      	str	r3, [r7, #28]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	61fb      	str	r3, [r7, #28]
 8004c66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	e1b9      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d11d      	bne.n	8004cbe <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c92:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c94:	2300      	movs	r3, #0
 8004c96:	61bb      	str	r3, [r7, #24]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	61bb      	str	r3, [r7, #24]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	699b      	ldr	r3, [r3, #24]
 8004ca6:	61bb      	str	r3, [r7, #24]
 8004ca8:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004cba:	b662      	cpsie	i
 8004cbc:	e197      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d11d      	bne.n	8004d02 <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cd4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004cd6:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cd8:	2300      	movs	r3, #0
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	617b      	str	r3, [r7, #20]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	617b      	str	r3, [r7, #20]
 8004cec:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cfc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004cfe:	b662      	cpsie	i
 8004d00:	e175      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d10:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d12:	2300      	movs	r3, #0
 8004d14:	613b      	str	r3, [r7, #16]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	613b      	str	r3, [r7, #16]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004d28:	e161      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d2e:	2b03      	cmp	r3, #3
 8004d30:	f200 811a 	bhi.w	8004f68 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d123      	bne.n	8004d84 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 fd99 	bl	8005878 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d46:	4603      	mov	r3, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d001      	beq.n	8004d50 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e162      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	691a      	ldr	r2, [r3, #16]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5a:	b2d2      	uxtb	r2, r2
 8004d5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d62:	1c5a      	adds	r2, r3, #1
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d82:	e134      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d150      	bne.n	8004e2e <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d92:	2200      	movs	r2, #0
 8004d94:	4906      	ldr	r1, [pc, #24]	; (8004db0 <HAL_I2C_Mem_Read+0x248>)
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f000 fc16 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d008      	beq.n	8004db4 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e137      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
 8004da6:	bf00      	nop
 8004da8:	00100002 	.word	0x00100002
 8004dac:	ffff0000 	.word	0xffff0000
 8004db0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004db4:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dc4:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	691a      	ldr	r2, [r3, #16]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	3b01      	subs	r3, #1
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004df8:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	691a      	ldr	r2, [r3, #16]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	b2d2      	uxtb	r2, r2
 8004e06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0c:	1c5a      	adds	r2, r3, #1
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e16:	3b01      	subs	r3, #1
 8004e18:	b29a      	uxth	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	3b01      	subs	r3, #1
 8004e26:	b29a      	uxth	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e2c:	e0df      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e34:	2200      	movs	r2, #0
 8004e36:	497a      	ldr	r1, [pc, #488]	; (8005020 <HAL_I2C_Mem_Read+0x4b8>)
 8004e38:	68f8      	ldr	r0, [r7, #12]
 8004e3a:	f000 fbc5 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e0e6      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e56:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e58:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	691a      	ldr	r2, [r3, #16]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	b2d2      	uxtb	r2, r2
 8004e66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e8c:	4b65      	ldr	r3, [pc, #404]	; (8005024 <HAL_I2C_Mem_Read+0x4bc>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	08db      	lsrs	r3, r3, #3
 8004e92:	4a65      	ldr	r2, [pc, #404]	; (8005028 <HAL_I2C_Mem_Read+0x4c0>)
 8004e94:	fba2 2303 	umull	r2, r3, r2, r3
 8004e98:	0a1a      	lsrs	r2, r3, #8
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	4413      	add	r3, r2
 8004ea0:	00da      	lsls	r2, r3, #3
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d117      	bne.n	8004ee2 <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ecc:	f043 0220 	orr.w	r2, r3, #32
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004ed4:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e099      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d1da      	bne.n	8004ea6 <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004efe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	691a      	ldr	r2, [r3, #16]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	b2d2      	uxtb	r2, r2
 8004f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f12:	1c5a      	adds	r2, r3, #1
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f32:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	b2d2      	uxtb	r2, r2
 8004f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f46:	1c5a      	adds	r2, r3, #1
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f50:	3b01      	subs	r3, #1
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f66:	e042      	b.n	8004fee <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f000 fc83 	bl	8005878 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e04c      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f86:	b2d2      	uxtb	r2, r2
 8004f88:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	f003 0304 	and.w	r3, r3, #4
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	d118      	bne.n	8004fee <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	691a      	ldr	r2, [r3, #16]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fce:	1c5a      	adds	r2, r3, #1
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	f47f ae99 	bne.w	8004d2a <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005010:	2300      	movs	r3, #0
 8005012:	e000      	b.n	8005016 <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 8005014:	2302      	movs	r3, #2
  }
}
 8005016:	4618      	mov	r0, r3
 8005018:	3728      	adds	r7, #40	; 0x28
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	00010004 	.word	0x00010004
 8005024:	20000010 	.word	0x20000010
 8005028:	14f8b589 	.word	0x14f8b589

0800502c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b088      	sub	sp, #32
 8005030:	af02      	add	r7, sp, #8
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	607a      	str	r2, [r7, #4]
 8005036:	603b      	str	r3, [r7, #0]
 8005038:	460b      	mov	r3, r1
 800503a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005040:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b08      	cmp	r3, #8
 8005046:	d006      	beq.n	8005056 <I2C_MasterRequestWrite+0x2a>
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d003      	beq.n	8005056 <I2C_MasterRequestWrite+0x2a>
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005054:	d108      	bne.n	8005068 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	e00b      	b.n	8005080 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506c:	2b12      	cmp	r3, #18
 800506e:	d107      	bne.n	8005080 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800507e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 fa9b 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00d      	beq.n	80050b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050a6:	d103      	bne.n	80050b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e035      	b.n	8005120 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050bc:	d108      	bne.n	80050d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050be:	897b      	ldrh	r3, [r7, #10]
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	461a      	mov	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050cc:	611a      	str	r2, [r3, #16]
 80050ce:	e01b      	b.n	8005108 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050d0:	897b      	ldrh	r3, [r7, #10]
 80050d2:	11db      	asrs	r3, r3, #7
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	f003 0306 	and.w	r3, r3, #6
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	f063 030f 	orn	r3, r3, #15
 80050e0:	b2da      	uxtb	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	490e      	ldr	r1, [pc, #56]	; (8005128 <I2C_MasterRequestWrite+0xfc>)
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 fac1 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e010      	b.n	8005120 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050fe:	897b      	ldrh	r3, [r7, #10]
 8005100:	b2da      	uxtb	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	4907      	ldr	r1, [pc, #28]	; (800512c <I2C_MasterRequestWrite+0x100>)
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 fab1 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e000      	b.n	8005120 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3718      	adds	r7, #24
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	00010008 	.word	0x00010008
 800512c:	00010002 	.word	0x00010002

08005130 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af02      	add	r7, sp, #8
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	607a      	str	r2, [r7, #4]
 800513a:	603b      	str	r3, [r7, #0]
 800513c:	460b      	mov	r3, r1
 800513e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005154:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	2b08      	cmp	r3, #8
 800515a:	d006      	beq.n	800516a <I2C_MasterRequestRead+0x3a>
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d003      	beq.n	800516a <I2C_MasterRequestRead+0x3a>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005168:	d108      	bne.n	800517c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005178:	601a      	str	r2, [r3, #0]
 800517a:	e00b      	b.n	8005194 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005180:	2b11      	cmp	r3, #17
 8005182:	d107      	bne.n	8005194 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005192:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 fa11 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00d      	beq.n	80051c8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051ba:	d103      	bne.n	80051c4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e079      	b.n	80052bc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051d0:	d108      	bne.n	80051e4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80051d2:	897b      	ldrh	r3, [r7, #10]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f043 0301 	orr.w	r3, r3, #1
 80051da:	b2da      	uxtb	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	611a      	str	r2, [r3, #16]
 80051e2:	e05f      	b.n	80052a4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80051e4:	897b      	ldrh	r3, [r7, #10]
 80051e6:	11db      	asrs	r3, r3, #7
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	f003 0306 	and.w	r3, r3, #6
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	f063 030f 	orn	r3, r3, #15
 80051f4:	b2da      	uxtb	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	4930      	ldr	r1, [pc, #192]	; (80052c4 <I2C_MasterRequestRead+0x194>)
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 fa37 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e054      	b.n	80052bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005212:	897b      	ldrh	r3, [r7, #10]
 8005214:	b2da      	uxtb	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	4929      	ldr	r1, [pc, #164]	; (80052c8 <I2C_MasterRequestRead+0x198>)
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 fa27 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e044      	b.n	80052bc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005232:	2300      	movs	r3, #0
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	613b      	str	r3, [r7, #16]
 8005246:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005256:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 f9af 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00d      	beq.n	800528c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800527a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800527e:	d103      	bne.n	8005288 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005286:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e017      	b.n	80052bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800528c:	897b      	ldrh	r3, [r7, #10]
 800528e:	11db      	asrs	r3, r3, #7
 8005290:	b2db      	uxtb	r3, r3
 8005292:	f003 0306 	and.w	r3, r3, #6
 8005296:	b2db      	uxtb	r3, r3
 8005298:	f063 030e 	orn	r3, r3, #14
 800529c:	b2da      	uxtb	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	4907      	ldr	r1, [pc, #28]	; (80052c8 <I2C_MasterRequestRead+0x198>)
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f000 f9e3 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e000      	b.n	80052bc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3718      	adds	r7, #24
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	00010008 	.word	0x00010008
 80052c8:	00010002 	.word	0x00010002

080052cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b088      	sub	sp, #32
 80052d0:	af02      	add	r7, sp, #8
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	4608      	mov	r0, r1
 80052d6:	4611      	mov	r1, r2
 80052d8:	461a      	mov	r2, r3
 80052da:	4603      	mov	r3, r0
 80052dc:	817b      	strh	r3, [r7, #10]
 80052de:	460b      	mov	r3, r1
 80052e0:	813b      	strh	r3, [r7, #8]
 80052e2:	4613      	mov	r3, r2
 80052e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	6a3b      	ldr	r3, [r7, #32]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 f960 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d00d      	beq.n	800532a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005318:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800531c:	d103      	bne.n	8005326 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005324:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e05f      	b.n	80053ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800532a:	897b      	ldrh	r3, [r7, #10]
 800532c:	b2db      	uxtb	r3, r3
 800532e:	461a      	mov	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005338:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800533a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533c:	6a3a      	ldr	r2, [r7, #32]
 800533e:	492d      	ldr	r1, [pc, #180]	; (80053f4 <I2C_RequestMemoryWrite+0x128>)
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 f998 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d001      	beq.n	8005350 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e04c      	b.n	80053ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005350:	2300      	movs	r3, #0
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	617b      	str	r3, [r7, #20]
 8005364:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005368:	6a39      	ldr	r1, [r7, #32]
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 fa02 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00d      	beq.n	8005392 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	2b04      	cmp	r3, #4
 800537c:	d107      	bne.n	800538e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800538c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e02b      	b.n	80053ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005392:	88fb      	ldrh	r3, [r7, #6]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d105      	bne.n	80053a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005398:	893b      	ldrh	r3, [r7, #8]
 800539a:	b2da      	uxtb	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	611a      	str	r2, [r3, #16]
 80053a2:	e021      	b.n	80053e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053a4:	893b      	ldrh	r3, [r7, #8]
 80053a6:	0a1b      	lsrs	r3, r3, #8
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b4:	6a39      	ldr	r1, [r7, #32]
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 f9dc 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00d      	beq.n	80053de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c6:	2b04      	cmp	r3, #4
 80053c8:	d107      	bne.n	80053da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e005      	b.n	80053ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053de:	893b      	ldrh	r3, [r7, #8]
 80053e0:	b2da      	uxtb	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	00010002 	.word	0x00010002

080053f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af02      	add	r7, sp, #8
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	4608      	mov	r0, r1
 8005402:	4611      	mov	r1, r2
 8005404:	461a      	mov	r2, r3
 8005406:	4603      	mov	r3, r0
 8005408:	817b      	strh	r3, [r7, #10]
 800540a:	460b      	mov	r3, r1
 800540c:	813b      	strh	r3, [r7, #8]
 800540e:	4613      	mov	r3, r2
 8005410:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005420:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005430:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005434:	9300      	str	r3, [sp, #0]
 8005436:	6a3b      	ldr	r3, [r7, #32]
 8005438:	2200      	movs	r2, #0
 800543a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f000 f8c2 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00d      	beq.n	8005466 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005454:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005458:	d103      	bne.n	8005462 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005460:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e0aa      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005466:	897b      	ldrh	r3, [r7, #10]
 8005468:	b2db      	uxtb	r3, r3
 800546a:	461a      	mov	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005474:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005478:	6a3a      	ldr	r2, [r7, #32]
 800547a:	4952      	ldr	r1, [pc, #328]	; (80055c4 <I2C_RequestMemoryRead+0x1cc>)
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 f8fa 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e097      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800548c:	2300      	movs	r3, #0
 800548e:	617b      	str	r3, [r7, #20]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	617b      	str	r3, [r7, #20]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	617b      	str	r3, [r7, #20]
 80054a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a4:	6a39      	ldr	r1, [r7, #32]
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f964 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00d      	beq.n	80054ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d107      	bne.n	80054ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	e076      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054ce:	88fb      	ldrh	r3, [r7, #6]
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d105      	bne.n	80054e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054d4:	893b      	ldrh	r3, [r7, #8]
 80054d6:	b2da      	uxtb	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	611a      	str	r2, [r3, #16]
 80054de:	e021      	b.n	8005524 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054e0:	893b      	ldrh	r3, [r7, #8]
 80054e2:	0a1b      	lsrs	r3, r3, #8
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	b2da      	uxtb	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f0:	6a39      	ldr	r1, [r7, #32]
 80054f2:	68f8      	ldr	r0, [r7, #12]
 80054f4:	f000 f93e 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00d      	beq.n	800551a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005502:	2b04      	cmp	r3, #4
 8005504:	d107      	bne.n	8005516 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005514:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e050      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800551a:	893b      	ldrh	r3, [r7, #8]
 800551c:	b2da      	uxtb	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005526:	6a39      	ldr	r1, [r7, #32]
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f923 	bl	8005774 <I2C_WaitOnTXEFlagUntilTimeout>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00d      	beq.n	8005550 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005538:	2b04      	cmp	r3, #4
 800553a:	d107      	bne.n	800554c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800554a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e035      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800555e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	6a3b      	ldr	r3, [r7, #32]
 8005566:	2200      	movs	r2, #0
 8005568:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 f82b 	bl	80055c8 <I2C_WaitOnFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00d      	beq.n	8005594 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005582:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005586:	d103      	bne.n	8005590 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800558e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e013      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005594:	897b      	ldrh	r3, [r7, #10]
 8005596:	b2db      	uxtb	r3, r3
 8005598:	f043 0301 	orr.w	r3, r3, #1
 800559c:	b2da      	uxtb	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	6a3a      	ldr	r2, [r7, #32]
 80055a8:	4906      	ldr	r1, [pc, #24]	; (80055c4 <I2C_RequestMemoryRead+0x1cc>)
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f000 f863 	bl	8005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d001      	beq.n	80055ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e000      	b.n	80055bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3718      	adds	r7, #24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	00010002 	.word	0x00010002

080055c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	603b      	str	r3, [r7, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055d8:	e025      	b.n	8005626 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80055e0:	d021      	beq.n	8005626 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e2:	f7fe f827 	bl	8003634 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d302      	bcc.n	80055f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d116      	bne.n	8005626 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005612:	f043 0220 	orr.w	r2, r3, #32
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e023      	b.n	800566e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	0c1b      	lsrs	r3, r3, #16
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b01      	cmp	r3, #1
 800562e:	d10d      	bne.n	800564c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	43da      	mvns	r2, r3
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	4013      	ands	r3, r2
 800563c:	b29b      	uxth	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	bf0c      	ite	eq
 8005642:	2301      	moveq	r3, #1
 8005644:	2300      	movne	r3, #0
 8005646:	b2db      	uxtb	r3, r3
 8005648:	461a      	mov	r2, r3
 800564a:	e00c      	b.n	8005666 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	43da      	mvns	r2, r3
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	4013      	ands	r3, r2
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	bf0c      	ite	eq
 800565e:	2301      	moveq	r3, #1
 8005660:	2300      	movne	r3, #0
 8005662:	b2db      	uxtb	r3, r3
 8005664:	461a      	mov	r2, r3
 8005666:	79fb      	ldrb	r3, [r7, #7]
 8005668:	429a      	cmp	r2, r3
 800566a:	d0b6      	beq.n	80055da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005676:	b580      	push	{r7, lr}
 8005678:	b084      	sub	sp, #16
 800567a:	af00      	add	r7, sp, #0
 800567c:	60f8      	str	r0, [r7, #12]
 800567e:	60b9      	str	r1, [r7, #8]
 8005680:	607a      	str	r2, [r7, #4]
 8005682:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005684:	e051      	b.n	800572a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005690:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005694:	d123      	bne.n	80056de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80056ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2220      	movs	r2, #32
 80056ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	f043 0204 	orr.w	r2, r3, #4
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e046      	b.n	800576c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056e4:	d021      	beq.n	800572a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056e6:	f7fd ffa5 	bl	8003634 <HAL_GetTick>
 80056ea:	4602      	mov	r2, r0
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d302      	bcc.n	80056fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d116      	bne.n	800572a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2220      	movs	r2, #32
 8005706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005716:	f043 0220 	orr.w	r2, r3, #32
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e020      	b.n	800576c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	0c1b      	lsrs	r3, r3, #16
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b01      	cmp	r3, #1
 8005732:	d10c      	bne.n	800574e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	43da      	mvns	r2, r3
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	4013      	ands	r3, r2
 8005740:	b29b      	uxth	r3, r3
 8005742:	2b00      	cmp	r3, #0
 8005744:	bf14      	ite	ne
 8005746:	2301      	movne	r3, #1
 8005748:	2300      	moveq	r3, #0
 800574a:	b2db      	uxtb	r3, r3
 800574c:	e00b      	b.n	8005766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	43da      	mvns	r2, r3
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	4013      	ands	r3, r2
 800575a:	b29b      	uxth	r3, r3
 800575c:	2b00      	cmp	r3, #0
 800575e:	bf14      	ite	ne
 8005760:	2301      	movne	r3, #1
 8005762:	2300      	moveq	r3, #0
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d18d      	bne.n	8005686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005780:	e02d      	b.n	80057de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005782:	68f8      	ldr	r0, [r7, #12]
 8005784:	f000 f8ce 	bl	8005924 <I2C_IsAcknowledgeFailed>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d001      	beq.n	8005792 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e02d      	b.n	80057ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005798:	d021      	beq.n	80057de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800579a:	f7fd ff4b 	bl	8003634 <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d302      	bcc.n	80057b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d116      	bne.n	80057de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	f043 0220 	orr.w	r2, r3, #32
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e007      	b.n	80057ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e8:	2b80      	cmp	r3, #128	; 0x80
 80057ea:	d1ca      	bne.n	8005782 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b084      	sub	sp, #16
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005802:	e02d      	b.n	8005860 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f88d 	bl	8005924 <I2C_IsAcknowledgeFailed>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d001      	beq.n	8005814 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e02d      	b.n	8005870 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800581a:	d021      	beq.n	8005860 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800581c:	f7fd ff0a 	bl	8003634 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	429a      	cmp	r2, r3
 800582a:	d302      	bcc.n	8005832 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d116      	bne.n	8005860 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2220      	movs	r2, #32
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584c:	f043 0220 	orr.w	r2, r3, #32
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e007      	b.n	8005870 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	f003 0304 	and.w	r3, r3, #4
 800586a:	2b04      	cmp	r3, #4
 800586c:	d1ca      	bne.n	8005804 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005884:	e042      	b.n	800590c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	f003 0310 	and.w	r3, r3, #16
 8005890:	2b10      	cmp	r3, #16
 8005892:	d119      	bne.n	80058c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0210 	mvn.w	r2, #16
 800589c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e029      	b.n	800591c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058c8:	f7fd feb4 	bl	8003634 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d302      	bcc.n	80058de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d116      	bne.n	800590c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2220      	movs	r2, #32
 80058e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f8:	f043 0220 	orr.w	r2, r3, #32
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e007      	b.n	800591c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005916:	2b40      	cmp	r3, #64	; 0x40
 8005918:	d1b5      	bne.n	8005886 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800593a:	d11b      	bne.n	8005974 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005944:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2220      	movs	r2, #32
 8005950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005960:	f043 0204 	orr.w	r2, r3, #4
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e000      	b.n	8005976 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	bc80      	pop	{r7}
 800597e:	4770      	bx	lr

08005980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d101      	bne.n	8005992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e26c      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	f000 8087 	beq.w	8005aae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80059a0:	4b92      	ldr	r3, [pc, #584]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f003 030c 	and.w	r3, r3, #12
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d00c      	beq.n	80059c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80059ac:	4b8f      	ldr	r3, [pc, #572]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f003 030c 	and.w	r3, r3, #12
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d112      	bne.n	80059de <HAL_RCC_OscConfig+0x5e>
 80059b8:	4b8c      	ldr	r3, [pc, #560]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059c4:	d10b      	bne.n	80059de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059c6:	4b89      	ldr	r3, [pc, #548]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d06c      	beq.n	8005aac <HAL_RCC_OscConfig+0x12c>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d168      	bne.n	8005aac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e246      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059e6:	d106      	bne.n	80059f6 <HAL_RCC_OscConfig+0x76>
 80059e8:	4b80      	ldr	r3, [pc, #512]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a7f      	ldr	r2, [pc, #508]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 80059ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059f2:	6013      	str	r3, [r2, #0]
 80059f4:	e02e      	b.n	8005a54 <HAL_RCC_OscConfig+0xd4>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10c      	bne.n	8005a18 <HAL_RCC_OscConfig+0x98>
 80059fe:	4b7b      	ldr	r3, [pc, #492]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a7a      	ldr	r2, [pc, #488]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	4b78      	ldr	r3, [pc, #480]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a77      	ldr	r2, [pc, #476]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	e01d      	b.n	8005a54 <HAL_RCC_OscConfig+0xd4>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a20:	d10c      	bne.n	8005a3c <HAL_RCC_OscConfig+0xbc>
 8005a22:	4b72      	ldr	r3, [pc, #456]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a71      	ldr	r2, [pc, #452]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	4b6f      	ldr	r3, [pc, #444]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a6e      	ldr	r2, [pc, #440]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	e00b      	b.n	8005a54 <HAL_RCC_OscConfig+0xd4>
 8005a3c:	4b6b      	ldr	r3, [pc, #428]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a6a      	ldr	r2, [pc, #424]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a46:	6013      	str	r3, [r2, #0]
 8005a48:	4b68      	ldr	r3, [pc, #416]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a67      	ldr	r2, [pc, #412]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d013      	beq.n	8005a84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a5c:	f7fd fdea 	bl	8003634 <HAL_GetTick>
 8005a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a62:	e008      	b.n	8005a76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a64:	f7fd fde6 	bl	8003634 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	2b64      	cmp	r3, #100	; 0x64
 8005a70:	d901      	bls.n	8005a76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e1fa      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a76:	4b5d      	ldr	r3, [pc, #372]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d0f0      	beq.n	8005a64 <HAL_RCC_OscConfig+0xe4>
 8005a82:	e014      	b.n	8005aae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a84:	f7fd fdd6 	bl	8003634 <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a8c:	f7fd fdd2 	bl	8003634 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b64      	cmp	r3, #100	; 0x64
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e1e6      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a9e:	4b53      	ldr	r3, [pc, #332]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1f0      	bne.n	8005a8c <HAL_RCC_OscConfig+0x10c>
 8005aaa:	e000      	b.n	8005aae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d063      	beq.n	8005b82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005aba:	4b4c      	ldr	r3, [pc, #304]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f003 030c 	and.w	r3, r3, #12
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00b      	beq.n	8005ade <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005ac6:	4b49      	ldr	r3, [pc, #292]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 030c 	and.w	r3, r3, #12
 8005ace:	2b08      	cmp	r3, #8
 8005ad0:	d11c      	bne.n	8005b0c <HAL_RCC_OscConfig+0x18c>
 8005ad2:	4b46      	ldr	r3, [pc, #280]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d116      	bne.n	8005b0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ade:	4b43      	ldr	r3, [pc, #268]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0302 	and.w	r3, r3, #2
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d005      	beq.n	8005af6 <HAL_RCC_OscConfig+0x176>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d001      	beq.n	8005af6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e1ba      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005af6:	4b3d      	ldr	r3, [pc, #244]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	4939      	ldr	r1, [pc, #228]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b0a:	e03a      	b.n	8005b82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d020      	beq.n	8005b56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b14:	4b36      	ldr	r3, [pc, #216]	; (8005bf0 <HAL_RCC_OscConfig+0x270>)
 8005b16:	2201      	movs	r2, #1
 8005b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b1a:	f7fd fd8b 	bl	8003634 <HAL_GetTick>
 8005b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b20:	e008      	b.n	8005b34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b22:	f7fd fd87 	bl	8003634 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d901      	bls.n	8005b34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e19b      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b34:	4b2d      	ldr	r3, [pc, #180]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d0f0      	beq.n	8005b22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b40:	4b2a      	ldr	r3, [pc, #168]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	00db      	lsls	r3, r3, #3
 8005b4e:	4927      	ldr	r1, [pc, #156]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	600b      	str	r3, [r1, #0]
 8005b54:	e015      	b.n	8005b82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b56:	4b26      	ldr	r3, [pc, #152]	; (8005bf0 <HAL_RCC_OscConfig+0x270>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b5c:	f7fd fd6a 	bl	8003634 <HAL_GetTick>
 8005b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b64:	f7fd fd66 	bl	8003634 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e17a      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b76:	4b1d      	ldr	r3, [pc, #116]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1f0      	bne.n	8005b64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0308 	and.w	r3, r3, #8
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d03a      	beq.n	8005c04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d019      	beq.n	8005bca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b96:	4b17      	ldr	r3, [pc, #92]	; (8005bf4 <HAL_RCC_OscConfig+0x274>)
 8005b98:	2201      	movs	r2, #1
 8005b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b9c:	f7fd fd4a 	bl	8003634 <HAL_GetTick>
 8005ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ba4:	f7fd fd46 	bl	8003634 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e15a      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	; (8005bec <HAL_RCC_OscConfig+0x26c>)
 8005bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d0f0      	beq.n	8005ba4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005bc2:	2001      	movs	r0, #1
 8005bc4:	f000 fada 	bl	800617c <RCC_Delay>
 8005bc8:	e01c      	b.n	8005c04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bca:	4b0a      	ldr	r3, [pc, #40]	; (8005bf4 <HAL_RCC_OscConfig+0x274>)
 8005bcc:	2200      	movs	r2, #0
 8005bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bd0:	f7fd fd30 	bl	8003634 <HAL_GetTick>
 8005bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd6:	e00f      	b.n	8005bf8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bd8:	f7fd fd2c 	bl	8003634 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d908      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e140      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
 8005bea:	bf00      	nop
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	42420000 	.word	0x42420000
 8005bf4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf8:	4b9e      	ldr	r3, [pc, #632]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d1e9      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 80a6 	beq.w	8005d5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c12:	2300      	movs	r3, #0
 8005c14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c16:	4b97      	ldr	r3, [pc, #604]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c18:	69db      	ldr	r3, [r3, #28]
 8005c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10d      	bne.n	8005c3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c22:	4b94      	ldr	r3, [pc, #592]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	4a93      	ldr	r2, [pc, #588]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c2c:	61d3      	str	r3, [r2, #28]
 8005c2e:	4b91      	ldr	r3, [pc, #580]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c30:	69db      	ldr	r3, [r3, #28]
 8005c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c36:	60bb      	str	r3, [r7, #8]
 8005c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c3e:	4b8e      	ldr	r3, [pc, #568]	; (8005e78 <HAL_RCC_OscConfig+0x4f8>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d118      	bne.n	8005c7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c4a:	4b8b      	ldr	r3, [pc, #556]	; (8005e78 <HAL_RCC_OscConfig+0x4f8>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a8a      	ldr	r2, [pc, #552]	; (8005e78 <HAL_RCC_OscConfig+0x4f8>)
 8005c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c56:	f7fd fced 	bl	8003634 <HAL_GetTick>
 8005c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5c:	e008      	b.n	8005c70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c5e:	f7fd fce9 	bl	8003634 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b64      	cmp	r3, #100	; 0x64
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e0fd      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c70:	4b81      	ldr	r3, [pc, #516]	; (8005e78 <HAL_RCC_OscConfig+0x4f8>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0f0      	beq.n	8005c5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d106      	bne.n	8005c92 <HAL_RCC_OscConfig+0x312>
 8005c84:	4b7b      	ldr	r3, [pc, #492]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	4a7a      	ldr	r2, [pc, #488]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c8a:	f043 0301 	orr.w	r3, r3, #1
 8005c8e:	6213      	str	r3, [r2, #32]
 8005c90:	e02d      	b.n	8005cee <HAL_RCC_OscConfig+0x36e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10c      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x334>
 8005c9a:	4b76      	ldr	r3, [pc, #472]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	4a75      	ldr	r2, [pc, #468]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005ca0:	f023 0301 	bic.w	r3, r3, #1
 8005ca4:	6213      	str	r3, [r2, #32]
 8005ca6:	4b73      	ldr	r3, [pc, #460]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	4a72      	ldr	r2, [pc, #456]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cac:	f023 0304 	bic.w	r3, r3, #4
 8005cb0:	6213      	str	r3, [r2, #32]
 8005cb2:	e01c      	b.n	8005cee <HAL_RCC_OscConfig+0x36e>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	2b05      	cmp	r3, #5
 8005cba:	d10c      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x356>
 8005cbc:	4b6d      	ldr	r3, [pc, #436]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	4a6c      	ldr	r2, [pc, #432]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cc2:	f043 0304 	orr.w	r3, r3, #4
 8005cc6:	6213      	str	r3, [r2, #32]
 8005cc8:	4b6a      	ldr	r3, [pc, #424]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cca:	6a1b      	ldr	r3, [r3, #32]
 8005ccc:	4a69      	ldr	r2, [pc, #420]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cce:	f043 0301 	orr.w	r3, r3, #1
 8005cd2:	6213      	str	r3, [r2, #32]
 8005cd4:	e00b      	b.n	8005cee <HAL_RCC_OscConfig+0x36e>
 8005cd6:	4b67      	ldr	r3, [pc, #412]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	4a66      	ldr	r2, [pc, #408]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005cdc:	f023 0301 	bic.w	r3, r3, #1
 8005ce0:	6213      	str	r3, [r2, #32]
 8005ce2:	4b64      	ldr	r3, [pc, #400]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	4a63      	ldr	r2, [pc, #396]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005ce8:	f023 0304 	bic.w	r3, r3, #4
 8005cec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d015      	beq.n	8005d22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf6:	f7fd fc9d 	bl	8003634 <HAL_GetTick>
 8005cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cfc:	e00a      	b.n	8005d14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cfe:	f7fd fc99 	bl	8003634 <HAL_GetTick>
 8005d02:	4602      	mov	r2, r0
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e0ab      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d14:	4b57      	ldr	r3, [pc, #348]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005d16:	6a1b      	ldr	r3, [r3, #32]
 8005d18:	f003 0302 	and.w	r3, r3, #2
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d0ee      	beq.n	8005cfe <HAL_RCC_OscConfig+0x37e>
 8005d20:	e014      	b.n	8005d4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d22:	f7fd fc87 	bl	8003634 <HAL_GetTick>
 8005d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d28:	e00a      	b.n	8005d40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d2a:	f7fd fc83 	bl	8003634 <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d901      	bls.n	8005d40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e095      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d40:	4b4c      	ldr	r3, [pc, #304]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	f003 0302 	and.w	r3, r3, #2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1ee      	bne.n	8005d2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005d4c:	7dfb      	ldrb	r3, [r7, #23]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d105      	bne.n	8005d5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d52:	4b48      	ldr	r3, [pc, #288]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005d54:	69db      	ldr	r3, [r3, #28]
 8005d56:	4a47      	ldr	r2, [pc, #284]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005d58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f000 8081 	beq.w	8005e6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d68:	4b42      	ldr	r3, [pc, #264]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f003 030c 	and.w	r3, r3, #12
 8005d70:	2b08      	cmp	r3, #8
 8005d72:	d061      	beq.n	8005e38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d146      	bne.n	8005e0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d7c:	4b3f      	ldr	r3, [pc, #252]	; (8005e7c <HAL_RCC_OscConfig+0x4fc>)
 8005d7e:	2200      	movs	r2, #0
 8005d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d82:	f7fd fc57 	bl	8003634 <HAL_GetTick>
 8005d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d88:	e008      	b.n	8005d9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d8a:	f7fd fc53 	bl	8003634 <HAL_GetTick>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d901      	bls.n	8005d9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e067      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d9c:	4b35      	ldr	r3, [pc, #212]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1f0      	bne.n	8005d8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a1b      	ldr	r3, [r3, #32]
 8005dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005db0:	d108      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005db2:	4b30      	ldr	r3, [pc, #192]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	492d      	ldr	r1, [pc, #180]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005dc4:	4b2b      	ldr	r3, [pc, #172]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a19      	ldr	r1, [r3, #32]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd4:	430b      	orrs	r3, r1
 8005dd6:	4927      	ldr	r1, [pc, #156]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ddc:	4b27      	ldr	r3, [pc, #156]	; (8005e7c <HAL_RCC_OscConfig+0x4fc>)
 8005dde:	2201      	movs	r2, #1
 8005de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de2:	f7fd fc27 	bl	8003634 <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005de8:	e008      	b.n	8005dfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dea:	f7fd fc23 	bl	8003634 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d901      	bls.n	8005dfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e037      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005dfc:	4b1d      	ldr	r3, [pc, #116]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0f0      	beq.n	8005dea <HAL_RCC_OscConfig+0x46a>
 8005e08:	e02f      	b.n	8005e6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e0a:	4b1c      	ldr	r3, [pc, #112]	; (8005e7c <HAL_RCC_OscConfig+0x4fc>)
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e10:	f7fd fc10 	bl	8003634 <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e16:	e008      	b.n	8005e2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e18:	f7fd fc0c 	bl	8003634 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e020      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e2a:	4b12      	ldr	r3, [pc, #72]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1f0      	bne.n	8005e18 <HAL_RCC_OscConfig+0x498>
 8005e36:	e018      	b.n	8005e6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	69db      	ldr	r3, [r3, #28]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d101      	bne.n	8005e44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e013      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005e44:	4b0b      	ldr	r3, [pc, #44]	; (8005e74 <HAL_RCC_OscConfig+0x4f4>)
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a1b      	ldr	r3, [r3, #32]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d106      	bne.n	8005e66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d001      	beq.n	8005e6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e000      	b.n	8005e6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3718      	adds	r7, #24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	40021000 	.word	0x40021000
 8005e78:	40007000 	.word	0x40007000
 8005e7c:	42420060 	.word	0x42420060

08005e80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d101      	bne.n	8005e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e0d0      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e94:	4b6a      	ldr	r3, [pc, #424]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d910      	bls.n	8005ec4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea2:	4b67      	ldr	r3, [pc, #412]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 0207 	bic.w	r2, r3, #7
 8005eaa:	4965      	ldr	r1, [pc, #404]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb2:	4b63      	ldr	r3, [pc, #396]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d001      	beq.n	8005ec4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e0b8      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d020      	beq.n	8005f12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0304 	and.w	r3, r3, #4
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d005      	beq.n	8005ee8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005edc:	4b59      	ldr	r3, [pc, #356]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	4a58      	ldr	r2, [pc, #352]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005ee2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005ee6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0308 	and.w	r3, r3, #8
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d005      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ef4:	4b53      	ldr	r3, [pc, #332]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	4a52      	ldr	r2, [pc, #328]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005efa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005efe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f00:	4b50      	ldr	r3, [pc, #320]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	494d      	ldr	r1, [pc, #308]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d040      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d107      	bne.n	8005f36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f26:	4b47      	ldr	r3, [pc, #284]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d115      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e07f      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d107      	bne.n	8005f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f3e:	4b41      	ldr	r3, [pc, #260]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d109      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e073      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f4e:	4b3d      	ldr	r3, [pc, #244]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e06b      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f5e:	4b39      	ldr	r3, [pc, #228]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f023 0203 	bic.w	r2, r3, #3
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	4936      	ldr	r1, [pc, #216]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f70:	f7fd fb60 	bl	8003634 <HAL_GetTick>
 8005f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f76:	e00a      	b.n	8005f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f78:	f7fd fb5c 	bl	8003634 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e053      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8e:	4b2d      	ldr	r3, [pc, #180]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f003 020c 	and.w	r2, r3, #12
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d1eb      	bne.n	8005f78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fa0:	4b27      	ldr	r3, [pc, #156]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0307 	and.w	r3, r3, #7
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d210      	bcs.n	8005fd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fae:	4b24      	ldr	r3, [pc, #144]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f023 0207 	bic.w	r2, r3, #7
 8005fb6:	4922      	ldr	r1, [pc, #136]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fbe:	4b20      	ldr	r3, [pc, #128]	; (8006040 <HAL_RCC_ClockConfig+0x1c0>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	683a      	ldr	r2, [r7, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d001      	beq.n	8005fd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e032      	b.n	8006036 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0304 	and.w	r3, r3, #4
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fdc:	4b19      	ldr	r3, [pc, #100]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	4916      	ldr	r1, [pc, #88]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d009      	beq.n	800600e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ffa:	4b12      	ldr	r3, [pc, #72]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	00db      	lsls	r3, r3, #3
 8006008:	490e      	ldr	r1, [pc, #56]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 800600a:	4313      	orrs	r3, r2
 800600c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800600e:	f000 f821 	bl	8006054 <HAL_RCC_GetSysClockFreq>
 8006012:	4601      	mov	r1, r0
 8006014:	4b0b      	ldr	r3, [pc, #44]	; (8006044 <HAL_RCC_ClockConfig+0x1c4>)
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	091b      	lsrs	r3, r3, #4
 800601a:	f003 030f 	and.w	r3, r3, #15
 800601e:	4a0a      	ldr	r2, [pc, #40]	; (8006048 <HAL_RCC_ClockConfig+0x1c8>)
 8006020:	5cd3      	ldrb	r3, [r2, r3]
 8006022:	fa21 f303 	lsr.w	r3, r1, r3
 8006026:	4a09      	ldr	r2, [pc, #36]	; (800604c <HAL_RCC_ClockConfig+0x1cc>)
 8006028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800602a:	4b09      	ldr	r3, [pc, #36]	; (8006050 <HAL_RCC_ClockConfig+0x1d0>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4618      	mov	r0, r3
 8006030:	f7fd fabe 	bl	80035b0 <HAL_InitTick>

  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40022000 	.word	0x40022000
 8006044:	40021000 	.word	0x40021000
 8006048:	0800b82c 	.word	0x0800b82c
 800604c:	20000010 	.word	0x20000010
 8006050:	20000014 	.word	0x20000014

08006054 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006054:	b490      	push	{r4, r7}
 8006056:	b08a      	sub	sp, #40	; 0x28
 8006058:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800605a:	4b2a      	ldr	r3, [pc, #168]	; (8006104 <HAL_RCC_GetSysClockFreq+0xb0>)
 800605c:	1d3c      	adds	r4, r7, #4
 800605e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006060:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006064:	4b28      	ldr	r3, [pc, #160]	; (8006108 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006066:	881b      	ldrh	r3, [r3, #0]
 8006068:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800606a:	2300      	movs	r3, #0
 800606c:	61fb      	str	r3, [r7, #28]
 800606e:	2300      	movs	r3, #0
 8006070:	61bb      	str	r3, [r7, #24]
 8006072:	2300      	movs	r3, #0
 8006074:	627b      	str	r3, [r7, #36]	; 0x24
 8006076:	2300      	movs	r3, #0
 8006078:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800607a:	2300      	movs	r3, #0
 800607c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800607e:	4b23      	ldr	r3, [pc, #140]	; (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	f003 030c 	and.w	r3, r3, #12
 800608a:	2b04      	cmp	r3, #4
 800608c:	d002      	beq.n	8006094 <HAL_RCC_GetSysClockFreq+0x40>
 800608e:	2b08      	cmp	r3, #8
 8006090:	d003      	beq.n	800609a <HAL_RCC_GetSysClockFreq+0x46>
 8006092:	e02d      	b.n	80060f0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006094:	4b1e      	ldr	r3, [pc, #120]	; (8006110 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006096:	623b      	str	r3, [r7, #32]
      break;
 8006098:	e02d      	b.n	80060f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	0c9b      	lsrs	r3, r3, #18
 800609e:	f003 030f 	and.w	r3, r3, #15
 80060a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80060a6:	4413      	add	r3, r2
 80060a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80060ac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d013      	beq.n	80060e0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80060b8:	4b14      	ldr	r3, [pc, #80]	; (800610c <HAL_RCC_GetSysClockFreq+0xb8>)
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	0c5b      	lsrs	r3, r3, #17
 80060be:	f003 0301 	and.w	r3, r3, #1
 80060c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80060c6:	4413      	add	r3, r2
 80060c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80060cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	4a0f      	ldr	r2, [pc, #60]	; (8006110 <HAL_RCC_GetSysClockFreq+0xbc>)
 80060d2:	fb02 f203 	mul.w	r2, r2, r3
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
 80060de:	e004      	b.n	80060ea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	4a0c      	ldr	r2, [pc, #48]	; (8006114 <HAL_RCC_GetSysClockFreq+0xc0>)
 80060e4:	fb02 f303 	mul.w	r3, r2, r3
 80060e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	623b      	str	r3, [r7, #32]
      break;
 80060ee:	e002      	b.n	80060f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80060f0:	4b07      	ldr	r3, [pc, #28]	; (8006110 <HAL_RCC_GetSysClockFreq+0xbc>)
 80060f2:	623b      	str	r3, [r7, #32]
      break;
 80060f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060f6:	6a3b      	ldr	r3, [r7, #32]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3728      	adds	r7, #40	; 0x28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bc90      	pop	{r4, r7}
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	0800b0ac 	.word	0x0800b0ac
 8006108:	0800b0bc 	.word	0x0800b0bc
 800610c:	40021000 	.word	0x40021000
 8006110:	007a1200 	.word	0x007a1200
 8006114:	003d0900 	.word	0x003d0900

08006118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006118:	b480      	push	{r7}
 800611a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800611c:	4b02      	ldr	r3, [pc, #8]	; (8006128 <HAL_RCC_GetHCLKFreq+0x10>)
 800611e:	681b      	ldr	r3, [r3, #0]
}
 8006120:	4618      	mov	r0, r3
 8006122:	46bd      	mov	sp, r7
 8006124:	bc80      	pop	{r7}
 8006126:	4770      	bx	lr
 8006128:	20000010 	.word	0x20000010

0800612c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006130:	f7ff fff2 	bl	8006118 <HAL_RCC_GetHCLKFreq>
 8006134:	4601      	mov	r1, r0
 8006136:	4b05      	ldr	r3, [pc, #20]	; (800614c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	0a1b      	lsrs	r3, r3, #8
 800613c:	f003 0307 	and.w	r3, r3, #7
 8006140:	4a03      	ldr	r2, [pc, #12]	; (8006150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006142:	5cd3      	ldrb	r3, [r2, r3]
 8006144:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006148:	4618      	mov	r0, r3
 800614a:	bd80      	pop	{r7, pc}
 800614c:	40021000 	.word	0x40021000
 8006150:	0800b83c 	.word	0x0800b83c

08006154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006158:	f7ff ffde 	bl	8006118 <HAL_RCC_GetHCLKFreq>
 800615c:	4601      	mov	r1, r0
 800615e:	4b05      	ldr	r3, [pc, #20]	; (8006174 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	0adb      	lsrs	r3, r3, #11
 8006164:	f003 0307 	and.w	r3, r3, #7
 8006168:	4a03      	ldr	r2, [pc, #12]	; (8006178 <HAL_RCC_GetPCLK2Freq+0x24>)
 800616a:	5cd3      	ldrb	r3, [r2, r3]
 800616c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006170:	4618      	mov	r0, r3
 8006172:	bd80      	pop	{r7, pc}
 8006174:	40021000 	.word	0x40021000
 8006178:	0800b83c 	.word	0x0800b83c

0800617c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006184:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <RCC_Delay+0x34>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a0a      	ldr	r2, [pc, #40]	; (80061b4 <RCC_Delay+0x38>)
 800618a:	fba2 2303 	umull	r2, r3, r2, r3
 800618e:	0a5b      	lsrs	r3, r3, #9
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	fb02 f303 	mul.w	r3, r2, r3
 8006196:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006198:	bf00      	nop
  }
  while (Delay --);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	1e5a      	subs	r2, r3, #1
 800619e:	60fa      	str	r2, [r7, #12]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1f9      	bne.n	8006198 <RCC_Delay+0x1c>
}
 80061a4:	bf00      	nop
 80061a6:	3714      	adds	r7, #20
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	20000010 	.word	0x20000010
 80061b4:	10624dd3 	.word	0x10624dd3

080061b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e053      	b.n	8006272 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d106      	bne.n	80061ea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f7fc ff37 	bl	8003058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2202      	movs	r2, #2
 80061ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006200:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	431a      	orrs	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	431a      	orrs	r2, r3
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	431a      	orrs	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	431a      	orrs	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006226:	431a      	orrs	r2, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	69db      	ldr	r3, [r3, #28]
 800622c:	431a      	orrs	r2, r3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	ea42 0103 	orr.w	r1, r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	430a      	orrs	r2, r1
 8006240:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	0c1a      	lsrs	r2, r3, #16
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f002 0204 	and.w	r2, r2, #4
 8006250:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69da      	ldr	r2, [r3, #28]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006260:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b082      	sub	sp, #8
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e01d      	b.n	80062c8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006292:	b2db      	uxtb	r3, r3
 8006294:	2b00      	cmp	r3, #0
 8006296:	d106      	bne.n	80062a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7fc ff25 	bl	80030f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2202      	movs	r2, #2
 80062aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4619      	mov	r1, r3
 80062b8:	4610      	mov	r0, r2
 80062ba:	f000 fb0b 	bl	80068d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3708      	adds	r7, #8
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68da      	ldr	r2, [r3, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0201 	orr.w	r2, r2, #1
 80062e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 0307 	and.w	r3, r3, #7
 80062f2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2b06      	cmp	r3, #6
 80062f8:	d007      	beq.n	800630a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f042 0201 	orr.w	r2, r2, #1
 8006308:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	bc80      	pop	{r7}
 8006314:	4770      	bx	lr

08006316 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b082      	sub	sp, #8
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e01d      	b.n	8006364 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	d106      	bne.n	8006342 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f815 	bl	800636c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2202      	movs	r2, #2
 8006346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	3304      	adds	r3, #4
 8006352:	4619      	mov	r1, r3
 8006354:	4610      	mov	r0, r2
 8006356:	f000 fabd 	bl	80068d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3708      	adds	r7, #8
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	bc80      	pop	{r7}
 800637c:	4770      	bx	lr

0800637e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b082      	sub	sp, #8
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	f003 0302 	and.w	r3, r3, #2
 8006390:	2b02      	cmp	r3, #2
 8006392:	d122      	bne.n	80063da <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f003 0302 	and.w	r3, r3, #2
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d11b      	bne.n	80063da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f06f 0202 	mvn.w	r2, #2
 80063aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	f003 0303 	and.w	r3, r3, #3
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f000 fa6b 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 80063c6:	e005      	b.n	80063d4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fa5e 	bl	800688a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fa6d 	bl	80068ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	2b04      	cmp	r3, #4
 80063e6:	d122      	bne.n	800642e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	2b04      	cmp	r3, #4
 80063f4:	d11b      	bne.n	800642e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f06f 0204 	mvn.w	r2, #4
 80063fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	699b      	ldr	r3, [r3, #24]
 800640c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 fa41 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 800641a:	e005      	b.n	8006428 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 fa34 	bl	800688a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fa43 	bl	80068ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f003 0308 	and.w	r3, r3, #8
 8006438:	2b08      	cmp	r3, #8
 800643a:	d122      	bne.n	8006482 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	f003 0308 	and.w	r3, r3, #8
 8006446:	2b08      	cmp	r3, #8
 8006448:	d11b      	bne.n	8006482 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f06f 0208 	mvn.w	r2, #8
 8006452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2204      	movs	r2, #4
 8006458:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	f003 0303 	and.w	r3, r3, #3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 fa17 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 800646e:	e005      	b.n	800647c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fa0a 	bl	800688a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fa19 	bl	80068ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	f003 0310 	and.w	r3, r3, #16
 800648c:	2b10      	cmp	r3, #16
 800648e:	d122      	bne.n	80064d6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	f003 0310 	and.w	r3, r3, #16
 800649a:	2b10      	cmp	r3, #16
 800649c:	d11b      	bne.n	80064d6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f06f 0210 	mvn.w	r2, #16
 80064a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2208      	movs	r2, #8
 80064ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	69db      	ldr	r3, [r3, #28]
 80064b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d003      	beq.n	80064c4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f9ed 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 80064c2:	e005      	b.n	80064d0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f9e0 	bl	800688a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 f9ef 	bl	80068ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	691b      	ldr	r3, [r3, #16]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d10e      	bne.n	8006502 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d107      	bne.n	8006502 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f06f 0201 	mvn.w	r2, #1
 80064fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f7fc f995 	bl	800282c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800650c:	2b80      	cmp	r3, #128	; 0x80
 800650e:	d10e      	bne.n	800652e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800651a:	2b80      	cmp	r3, #128	; 0x80
 800651c:	d107      	bne.n	800652e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fcf1 	bl	8006f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006538:	2b40      	cmp	r3, #64	; 0x40
 800653a:	d10e      	bne.n	800655a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006546:	2b40      	cmp	r3, #64	; 0x40
 8006548:	d107      	bne.n	800655a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 f9b3 	bl	80068c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	f003 0320 	and.w	r3, r3, #32
 8006564:	2b20      	cmp	r3, #32
 8006566:	d10e      	bne.n	8006586 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b20      	cmp	r3, #32
 8006574:	d107      	bne.n	8006586 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f06f 0220 	mvn.w	r2, #32
 800657e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fcbc 	bl	8006efe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006586:	bf00      	nop
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d101      	bne.n	80065aa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80065a6:	2302      	movs	r3, #2
 80065a8:	e0b4      	b.n	8006714 <HAL_TIM_PWM_ConfigChannel+0x184>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2202      	movs	r2, #2
 80065b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2b0c      	cmp	r3, #12
 80065be:	f200 809f 	bhi.w	8006700 <HAL_TIM_PWM_ConfigChannel+0x170>
 80065c2:	a201      	add	r2, pc, #4	; (adr r2, 80065c8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80065c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c8:	080065fd 	.word	0x080065fd
 80065cc:	08006701 	.word	0x08006701
 80065d0:	08006701 	.word	0x08006701
 80065d4:	08006701 	.word	0x08006701
 80065d8:	0800663d 	.word	0x0800663d
 80065dc:	08006701 	.word	0x08006701
 80065e0:	08006701 	.word	0x08006701
 80065e4:	08006701 	.word	0x08006701
 80065e8:	0800667f 	.word	0x0800667f
 80065ec:	08006701 	.word	0x08006701
 80065f0:	08006701 	.word	0x08006701
 80065f4:	08006701 	.word	0x08006701
 80065f8:	080066bf 	.word	0x080066bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68b9      	ldr	r1, [r7, #8]
 8006602:	4618      	mov	r0, r3
 8006604:	f000 f9c8 	bl	8006998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	699a      	ldr	r2, [r3, #24]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f042 0208 	orr.w	r2, r2, #8
 8006616:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699a      	ldr	r2, [r3, #24]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f022 0204 	bic.w	r2, r2, #4
 8006626:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	6999      	ldr	r1, [r3, #24]
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	691a      	ldr	r2, [r3, #16]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	619a      	str	r2, [r3, #24]
      break;
 800663a:	e062      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68b9      	ldr	r1, [r7, #8]
 8006642:	4618      	mov	r0, r3
 8006644:	f000 fa0e 	bl	8006a64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	699a      	ldr	r2, [r3, #24]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699a      	ldr	r2, [r3, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6999      	ldr	r1, [r3, #24]
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	021a      	lsls	r2, r3, #8
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	430a      	orrs	r2, r1
 800667a:	619a      	str	r2, [r3, #24]
      break;
 800667c:	e041      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68b9      	ldr	r1, [r7, #8]
 8006684:	4618      	mov	r0, r3
 8006686:	f000 fa57 	bl	8006b38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	69da      	ldr	r2, [r3, #28]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f042 0208 	orr.w	r2, r2, #8
 8006698:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69da      	ldr	r2, [r3, #28]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f022 0204 	bic.w	r2, r2, #4
 80066a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69d9      	ldr	r1, [r3, #28]
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	691a      	ldr	r2, [r3, #16]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	61da      	str	r2, [r3, #28]
      break;
 80066bc:	e021      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 faa1 	bl	8006c0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	69da      	ldr	r2, [r3, #28]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69da      	ldr	r2, [r3, #28]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	69d9      	ldr	r1, [r3, #28]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	021a      	lsls	r2, r3, #8
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	430a      	orrs	r2, r1
 80066fc:	61da      	str	r2, [r3, #28]
      break;
 80066fe:	e000      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006700:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006712:	2300      	movs	r3, #0
}
 8006714:	4618      	mov	r0, r3
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}

0800671c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800672c:	2b01      	cmp	r3, #1
 800672e:	d101      	bne.n	8006734 <HAL_TIM_ConfigClockSource+0x18>
 8006730:	2302      	movs	r3, #2
 8006732:	e0a6      	b.n	8006882 <HAL_TIM_ConfigClockSource+0x166>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2202      	movs	r2, #2
 8006740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006752:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800675a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2b40      	cmp	r3, #64	; 0x40
 800676a:	d067      	beq.n	800683c <HAL_TIM_ConfigClockSource+0x120>
 800676c:	2b40      	cmp	r3, #64	; 0x40
 800676e:	d80b      	bhi.n	8006788 <HAL_TIM_ConfigClockSource+0x6c>
 8006770:	2b10      	cmp	r3, #16
 8006772:	d073      	beq.n	800685c <HAL_TIM_ConfigClockSource+0x140>
 8006774:	2b10      	cmp	r3, #16
 8006776:	d802      	bhi.n	800677e <HAL_TIM_ConfigClockSource+0x62>
 8006778:	2b00      	cmp	r3, #0
 800677a:	d06f      	beq.n	800685c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800677c:	e078      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800677e:	2b20      	cmp	r3, #32
 8006780:	d06c      	beq.n	800685c <HAL_TIM_ConfigClockSource+0x140>
 8006782:	2b30      	cmp	r3, #48	; 0x30
 8006784:	d06a      	beq.n	800685c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006786:	e073      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006788:	2b70      	cmp	r3, #112	; 0x70
 800678a:	d00d      	beq.n	80067a8 <HAL_TIM_ConfigClockSource+0x8c>
 800678c:	2b70      	cmp	r3, #112	; 0x70
 800678e:	d804      	bhi.n	800679a <HAL_TIM_ConfigClockSource+0x7e>
 8006790:	2b50      	cmp	r3, #80	; 0x50
 8006792:	d033      	beq.n	80067fc <HAL_TIM_ConfigClockSource+0xe0>
 8006794:	2b60      	cmp	r3, #96	; 0x60
 8006796:	d041      	beq.n	800681c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006798:	e06a      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800679a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800679e:	d066      	beq.n	800686e <HAL_TIM_ConfigClockSource+0x152>
 80067a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067a4:	d017      	beq.n	80067d6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80067a6:	e063      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6818      	ldr	r0, [r3, #0]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	6899      	ldr	r1, [r3, #8]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f000 faed 	bl	8006d96 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067ca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	609a      	str	r2, [r3, #8]
      break;
 80067d4:	e04c      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6818      	ldr	r0, [r3, #0]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	6899      	ldr	r1, [r3, #8]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	685a      	ldr	r2, [r3, #4]
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	f000 fad6 	bl	8006d96 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	689a      	ldr	r2, [r3, #8]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067f8:	609a      	str	r2, [r3, #8]
      break;
 80067fa:	e039      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6818      	ldr	r0, [r3, #0]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	6859      	ldr	r1, [r3, #4]
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	461a      	mov	r2, r3
 800680a:	f000 fa4d 	bl	8006ca8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2150      	movs	r1, #80	; 0x50
 8006814:	4618      	mov	r0, r3
 8006816:	f000 faa4 	bl	8006d62 <TIM_ITRx_SetConfig>
      break;
 800681a:	e029      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	6859      	ldr	r1, [r3, #4]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	461a      	mov	r2, r3
 800682a:	f000 fa6b 	bl	8006d04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	2160      	movs	r1, #96	; 0x60
 8006834:	4618      	mov	r0, r3
 8006836:	f000 fa94 	bl	8006d62 <TIM_ITRx_SetConfig>
      break;
 800683a:	e019      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6818      	ldr	r0, [r3, #0]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	6859      	ldr	r1, [r3, #4]
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	461a      	mov	r2, r3
 800684a:	f000 fa2d 	bl	8006ca8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2140      	movs	r1, #64	; 0x40
 8006854:	4618      	mov	r0, r3
 8006856:	f000 fa84 	bl	8006d62 <TIM_ITRx_SetConfig>
      break;
 800685a:	e009      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4619      	mov	r1, r3
 8006866:	4610      	mov	r0, r2
 8006868:	f000 fa7b 	bl	8006d62 <TIM_ITRx_SetConfig>
      break;
 800686c:	e000      	b.n	8006870 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800686e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800688a:	b480      	push	{r7}
 800688c:	b083      	sub	sp, #12
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006892:	bf00      	nop
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	bc80      	pop	{r7}
 800689a:	4770      	bx	lr

0800689c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068a4:	bf00      	nop
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bc80      	pop	{r7}
 80068ac:	4770      	bx	lr

080068ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068ae:	b480      	push	{r7}
 80068b0:	b083      	sub	sp, #12
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068b6:	bf00      	nop
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr

080068c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bc80      	pop	{r7}
 80068d0:	4770      	bx	lr
	...

080068d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a29      	ldr	r2, [pc, #164]	; (800698c <TIM_Base_SetConfig+0xb8>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d00b      	beq.n	8006904 <TIM_Base_SetConfig+0x30>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068f2:	d007      	beq.n	8006904 <TIM_Base_SetConfig+0x30>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a26      	ldr	r2, [pc, #152]	; (8006990 <TIM_Base_SetConfig+0xbc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d003      	beq.n	8006904 <TIM_Base_SetConfig+0x30>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a25      	ldr	r2, [pc, #148]	; (8006994 <TIM_Base_SetConfig+0xc0>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d108      	bne.n	8006916 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800690a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	68fa      	ldr	r2, [r7, #12]
 8006912:	4313      	orrs	r3, r2
 8006914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a1c      	ldr	r2, [pc, #112]	; (800698c <TIM_Base_SetConfig+0xb8>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00b      	beq.n	8006936 <TIM_Base_SetConfig+0x62>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006924:	d007      	beq.n	8006936 <TIM_Base_SetConfig+0x62>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a19      	ldr	r2, [pc, #100]	; (8006990 <TIM_Base_SetConfig+0xbc>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_Base_SetConfig+0x62>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a18      	ldr	r2, [pc, #96]	; (8006994 <TIM_Base_SetConfig+0xc0>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d108      	bne.n	8006948 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800693c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4313      	orrs	r3, r2
 8006946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a07      	ldr	r2, [pc, #28]	; (800698c <TIM_Base_SetConfig+0xb8>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d103      	bne.n	800697c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	691a      	ldr	r2, [r3, #16]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	615a      	str	r2, [r3, #20]
}
 8006982:	bf00      	nop
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	bc80      	pop	{r7}
 800698a:	4770      	bx	lr
 800698c:	40012c00 	.word	0x40012c00
 8006990:	40000400 	.word	0x40000400
 8006994:	40000800 	.word	0x40000800

08006998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006998:	b480      	push	{r7}
 800699a:	b087      	sub	sp, #28
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	f023 0201 	bic.w	r2, r3, #1
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0303 	bic.w	r3, r3, #3
 80069ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	f023 0302 	bic.w	r3, r3, #2
 80069e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a1c      	ldr	r2, [pc, #112]	; (8006a60 <TIM_OC1_SetConfig+0xc8>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d10c      	bne.n	8006a0e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	f023 0308 	bic.w	r3, r3, #8
 80069fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f023 0304 	bic.w	r3, r3, #4
 8006a0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a13      	ldr	r2, [pc, #76]	; (8006a60 <TIM_OC1_SetConfig+0xc8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d111      	bne.n	8006a3a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	695b      	ldr	r3, [r3, #20]
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	693a      	ldr	r2, [r7, #16]
 8006a3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	697a      	ldr	r2, [r7, #20]
 8006a52:	621a      	str	r2, [r3, #32]
}
 8006a54:	bf00      	nop
 8006a56:	371c      	adds	r7, #28
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bc80      	pop	{r7}
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	40012c00 	.word	0x40012c00

08006a64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	f023 0210 	bic.w	r2, r3, #16
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	021b      	lsls	r3, r3, #8
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f023 0320 	bic.w	r3, r3, #32
 8006aae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a1d      	ldr	r2, [pc, #116]	; (8006b34 <TIM_OC2_SetConfig+0xd0>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d10d      	bne.n	8006ae0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ade:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a14      	ldr	r2, [pc, #80]	; (8006b34 <TIM_OC2_SetConfig+0xd0>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d113      	bne.n	8006b10 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006aee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006af6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	695b      	ldr	r3, [r3, #20]
 8006afc:	009b      	lsls	r3, r3, #2
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	693a      	ldr	r2, [r7, #16]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	68fa      	ldr	r2, [r7, #12]
 8006b1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	621a      	str	r2, [r3, #32]
}
 8006b2a:	bf00      	nop
 8006b2c:	371c      	adds	r7, #28
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bc80      	pop	{r7}
 8006b32:	4770      	bx	lr
 8006b34:	40012c00 	.word	0x40012c00

08006b38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	69db      	ldr	r3, [r3, #28]
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f023 0303 	bic.w	r3, r3, #3
 8006b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a1d      	ldr	r2, [pc, #116]	; (8006c08 <TIM_OC3_SetConfig+0xd0>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d10d      	bne.n	8006bb2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	021b      	lsls	r3, r3, #8
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a14      	ldr	r2, [pc, #80]	; (8006c08 <TIM_OC3_SetConfig+0xd0>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d113      	bne.n	8006be2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	011b      	lsls	r3, r3, #4
 8006bd0:	693a      	ldr	r2, [r7, #16]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	699b      	ldr	r3, [r3, #24]
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	685a      	ldr	r2, [r3, #4]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	621a      	str	r2, [r3, #32]
}
 8006bfc:	bf00      	nop
 8006bfe:	371c      	adds	r7, #28
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bc80      	pop	{r7}
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop
 8006c08:	40012c00 	.word	0x40012c00

08006c0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	021b      	lsls	r3, r3, #8
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	031b      	lsls	r3, r3, #12
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a0f      	ldr	r2, [pc, #60]	; (8006ca4 <TIM_OC4_SetConfig+0x98>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d109      	bne.n	8006c80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	695b      	ldr	r3, [r3, #20]
 8006c78:	019b      	lsls	r3, r3, #6
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	693a      	ldr	r2, [r7, #16]
 8006c98:	621a      	str	r2, [r3, #32]
}
 8006c9a:	bf00      	nop
 8006c9c:	371c      	adds	r7, #28
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bc80      	pop	{r7}
 8006ca2:	4770      	bx	lr
 8006ca4:	40012c00 	.word	0x40012c00

08006ca8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	f023 0201 	bic.w	r2, r3, #1
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006cd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	011b      	lsls	r3, r3, #4
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	f023 030a 	bic.w	r3, r3, #10
 8006ce4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	693a      	ldr	r2, [r7, #16]
 8006cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	697a      	ldr	r2, [r7, #20]
 8006cf8:	621a      	str	r2, [r3, #32]
}
 8006cfa:	bf00      	nop
 8006cfc:	371c      	adds	r7, #28
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr

08006d04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6a1b      	ldr	r3, [r3, #32]
 8006d14:	f023 0210 	bic.w	r2, r3, #16
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	699b      	ldr	r3, [r3, #24]
 8006d20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	031b      	lsls	r3, r3, #12
 8006d34:	697a      	ldr	r2, [r7, #20]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	011b      	lsls	r3, r3, #4
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	621a      	str	r2, [r3, #32]
}
 8006d58:	bf00      	nop
 8006d5a:	371c      	adds	r7, #28
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bc80      	pop	{r7}
 8006d60:	4770      	bx	lr

08006d62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d62:	b480      	push	{r7}
 8006d64:	b085      	sub	sp, #20
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
 8006d6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d7a:	683a      	ldr	r2, [r7, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	f043 0307 	orr.w	r3, r3, #7
 8006d84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	609a      	str	r2, [r3, #8]
}
 8006d8c:	bf00      	nop
 8006d8e:	3714      	adds	r7, #20
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bc80      	pop	{r7}
 8006d94:	4770      	bx	lr

08006d96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b087      	sub	sp, #28
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	60f8      	str	r0, [r7, #12]
 8006d9e:	60b9      	str	r1, [r7, #8]
 8006da0:	607a      	str	r2, [r7, #4]
 8006da2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006db0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	021a      	lsls	r2, r3, #8
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	431a      	orrs	r2, r3
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	609a      	str	r2, [r3, #8]
}
 8006dca:	bf00      	nop
 8006dcc:	371c      	adds	r7, #28
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bc80      	pop	{r7}
 8006dd2:	4770      	bx	lr

08006dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d101      	bne.n	8006dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006de8:	2302      	movs	r3, #2
 8006dea:	e032      	b.n	8006e52 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e24:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	68ba      	ldr	r2, [r7, #8]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bc80      	pop	{r7}
 8006e5a:	4770      	bx	lr

08006e5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b085      	sub	sp, #20
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e66:	2300      	movs	r3, #0
 8006e68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e74:	2302      	movs	r3, #2
 8006e76:	e03d      	b.n	8006ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	695b      	ldr	r3, [r3, #20]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	69db      	ldr	r3, [r3, #28]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3714      	adds	r7, #20
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bc80      	pop	{r7}
 8006efc:	4770      	bx	lr

08006efe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006efe:	b480      	push	{r7}
 8006f00:	b083      	sub	sp, #12
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f06:	bf00      	nop
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bc80      	pop	{r7}
 8006f0e:	4770      	bx	lr

08006f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bc80      	pop	{r7}
 8006f20:	4770      	bx	lr

08006f22 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b082      	sub	sp, #8
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e03f      	b.n	8006fb4 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d106      	bne.n	8006f4e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7fc f93d 	bl	80031c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2224      	movs	r2, #36	; 0x24
 8006f52:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	68da      	ldr	r2, [r3, #12]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f64:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 fc64 	bl	8007834 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	691a      	ldr	r2, [r3, #16]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f7a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	695a      	ldr	r2, [r3, #20]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f8a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	68da      	ldr	r2, [r3, #12]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f9a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2220      	movs	r2, #32
 8006fa6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2220      	movs	r2, #32
 8006fae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b088      	sub	sp, #32
 8006fc0:	af02      	add	r7, sp, #8
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	603b      	str	r3, [r7, #0]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b20      	cmp	r3, #32
 8006fda:	f040 8083 	bne.w	80070e4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d002      	beq.n	8006fea <HAL_UART_Transmit+0x2e>
 8006fe4:	88fb      	ldrh	r3, [r7, #6]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e07b      	b.n	80070e6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d101      	bne.n	8006ffc <HAL_UART_Transmit+0x40>
 8006ff8:	2302      	movs	r3, #2
 8006ffa:	e074      	b.n	80070e6 <HAL_UART_Transmit+0x12a>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2200      	movs	r2, #0
 8007008:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2221      	movs	r2, #33	; 0x21
 800700e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007012:	f7fc fb0f 	bl	8003634 <HAL_GetTick>
 8007016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	88fa      	ldrh	r2, [r7, #6]
 800701c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	88fa      	ldrh	r2, [r7, #6]
 8007022:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007024:	e042      	b.n	80070ac <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800702a:	b29b      	uxth	r3, r3
 800702c:	3b01      	subs	r3, #1
 800702e:	b29a      	uxth	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800703c:	d122      	bne.n	8007084 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	9300      	str	r3, [sp, #0]
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	2200      	movs	r2, #0
 8007046:	2180      	movs	r1, #128	; 0x80
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f000 fa74 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 800704e:	4603      	mov	r3, r0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d001      	beq.n	8007058 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	e046      	b.n	80070e6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	881b      	ldrh	r3, [r3, #0]
 8007060:	461a      	mov	r2, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800706a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d103      	bne.n	800707c <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	3302      	adds	r3, #2
 8007078:	60bb      	str	r3, [r7, #8]
 800707a:	e017      	b.n	80070ac <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	3301      	adds	r3, #1
 8007080:	60bb      	str	r3, [r7, #8]
 8007082:	e013      	b.n	80070ac <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	2200      	movs	r2, #0
 800708c:	2180      	movs	r1, #128	; 0x80
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 fa51 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e023      	b.n	80070e6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	60ba      	str	r2, [r7, #8]
 80070a4:	781a      	ldrb	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1b7      	bne.n	8007026 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	2200      	movs	r2, #0
 80070be:	2140      	movs	r1, #64	; 0x40
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f000 fa38 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d001      	beq.n	80070d0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80070cc:	2303      	movs	r3, #3
 80070ce:	e00a      	b.n	80070e6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2220      	movs	r2, #32
 80070d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80070e0:	2300      	movs	r3, #0
 80070e2:	e000      	b.n	80070e6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80070e4:	2302      	movs	r3, #2
  }
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	4613      	mov	r3, r2
 80070fc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007104:	b2db      	uxtb	r3, r3
 8007106:	2b20      	cmp	r3, #32
 8007108:	d166      	bne.n	80071d8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d002      	beq.n	8007116 <HAL_UART_Receive_DMA+0x26>
 8007110:	88fb      	ldrh	r3, [r7, #6]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e05f      	b.n	80071da <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007120:	2b01      	cmp	r3, #1
 8007122:	d101      	bne.n	8007128 <HAL_UART_Receive_DMA+0x38>
 8007124:	2302      	movs	r3, #2
 8007126:	e058      	b.n	80071da <HAL_UART_Receive_DMA+0xea>
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2201      	movs	r2, #1
 800712c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	88fa      	ldrh	r2, [r7, #6]
 800713a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2222      	movs	r2, #34	; 0x22
 8007146:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800714e:	4a25      	ldr	r2, [pc, #148]	; (80071e4 <HAL_UART_Receive_DMA+0xf4>)
 8007150:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007156:	4a24      	ldr	r2, [pc, #144]	; (80071e8 <HAL_UART_Receive_DMA+0xf8>)
 8007158:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800715e:	4a23      	ldr	r2, [pc, #140]	; (80071ec <HAL_UART_Receive_DMA+0xfc>)
 8007160:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007166:	2200      	movs	r2, #0
 8007168:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800716a:	f107 0308 	add.w	r3, r7, #8
 800716e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	3304      	adds	r3, #4
 800717a:	4619      	mov	r1, r3
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	88fb      	ldrh	r3, [r7, #6]
 8007182:	f7fc fbeb 	bl	800395c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007186:	2300      	movs	r3, #0
 8007188:	613b      	str	r3, [r7, #16]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	613b      	str	r3, [r7, #16]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	613b      	str	r3, [r7, #16]
 800719a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68da      	ldr	r2, [r3, #12]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071b2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695a      	ldr	r2, [r3, #20]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f042 0201 	orr.w	r2, r2, #1
 80071c2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	695a      	ldr	r2, [r3, #20]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071d2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80071d4:	2300      	movs	r3, #0
 80071d6:	e000      	b.n	80071da <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80071d8:	2302      	movs	r3, #2
  }
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3718      	adds	r7, #24
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
 80071e2:	bf00      	nop
 80071e4:	0800741f 	.word	0x0800741f
 80071e8:	08007487 	.word	0x08007487
 80071ec:	080074a3 	.word	0x080074a3

080071f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b088      	sub	sp, #32
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007210:	2300      	movs	r3, #0
 8007212:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007214:	2300      	movs	r3, #0
 8007216:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	f003 030f 	and.w	r3, r3, #15
 800721e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10d      	bne.n	8007242 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	f003 0320 	and.w	r3, r3, #32
 800722c:	2b00      	cmp	r3, #0
 800722e:	d008      	beq.n	8007242 <HAL_UART_IRQHandler+0x52>
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	f003 0320 	and.w	r3, r3, #32
 8007236:	2b00      	cmp	r3, #0
 8007238:	d003      	beq.n	8007242 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 fa78 	bl	8007730 <UART_Receive_IT>
      return;
 8007240:	e0cc      	b.n	80073dc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 80ab 	beq.w	80073a0 <HAL_UART_IRQHandler+0x1b0>
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	d105      	bne.n	8007260 <HAL_UART_IRQHandler+0x70>
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800725a:	2b00      	cmp	r3, #0
 800725c:	f000 80a0 	beq.w	80073a0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00a      	beq.n	8007280 <HAL_UART_IRQHandler+0x90>
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007270:	2b00      	cmp	r3, #0
 8007272:	d005      	beq.n	8007280 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007278:	f043 0201 	orr.w	r2, r3, #1
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	f003 0304 	and.w	r3, r3, #4
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00a      	beq.n	80072a0 <HAL_UART_IRQHandler+0xb0>
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	2b00      	cmp	r3, #0
 8007292:	d005      	beq.n	80072a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007298:	f043 0202 	orr.w	r2, r3, #2
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072a0:	69fb      	ldr	r3, [r7, #28]
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00a      	beq.n	80072c0 <HAL_UART_IRQHandler+0xd0>
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f003 0301 	and.w	r3, r3, #1
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d005      	beq.n	80072c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b8:	f043 0204 	orr.w	r2, r3, #4
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	f003 0308 	and.w	r3, r3, #8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <HAL_UART_IRQHandler+0xf0>
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d005      	beq.n	80072e0 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d8:	f043 0208 	orr.w	r2, r3, #8
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d078      	beq.n	80073da <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	f003 0320 	and.w	r3, r3, #32
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d007      	beq.n	8007302 <HAL_UART_IRQHandler+0x112>
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	f003 0320 	and.w	r3, r3, #32
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d002      	beq.n	8007302 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 fa17 	bl	8007730 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800730c:	2b00      	cmp	r3, #0
 800730e:	bf14      	ite	ne
 8007310:	2301      	movne	r3, #1
 8007312:	2300      	moveq	r3, #0
 8007314:	b2db      	uxtb	r3, r3
 8007316:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800731c:	f003 0308 	and.w	r3, r3, #8
 8007320:	2b00      	cmp	r3, #0
 8007322:	d102      	bne.n	800732a <HAL_UART_IRQHandler+0x13a>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d031      	beq.n	800738e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f962 	bl	80075f4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733a:	2b00      	cmp	r3, #0
 800733c:	d023      	beq.n	8007386 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	695a      	ldr	r2, [r3, #20]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800734c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007352:	2b00      	cmp	r3, #0
 8007354:	d013      	beq.n	800737e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800735a:	4a22      	ldr	r2, [pc, #136]	; (80073e4 <HAL_UART_IRQHandler+0x1f4>)
 800735c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007362:	4618      	mov	r0, r3
 8007364:	f7fc fb5a 	bl	8003a1c <HAL_DMA_Abort_IT>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d016      	beq.n	800739c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007374:	687a      	ldr	r2, [r7, #4]
 8007376:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007378:	4610      	mov	r0, r2
 800737a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800737c:	e00e      	b.n	800739c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 f844 	bl	800740c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007384:	e00a      	b.n	800739c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 f840 	bl	800740c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800738c:	e006      	b.n	800739c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f83c 	bl	800740c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800739a:	e01e      	b.n	80073da <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800739c:	bf00      	nop
    return;
 800739e:	e01c      	b.n	80073da <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d008      	beq.n	80073bc <HAL_UART_IRQHandler+0x1cc>
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d003      	beq.n	80073bc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f94e 	bl	8007656 <UART_Transmit_IT>
    return;
 80073ba:	e00f      	b.n	80073dc <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00a      	beq.n	80073dc <HAL_UART_IRQHandler+0x1ec>
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d005      	beq.n	80073dc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f995 	bl	8007700 <UART_EndTransmit_IT>
    return;
 80073d6:	bf00      	nop
 80073d8:	e000      	b.n	80073dc <HAL_UART_IRQHandler+0x1ec>
    return;
 80073da:	bf00      	nop
  }
}
 80073dc:	3720      	adds	r7, #32
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	0800762f 	.word	0x0800762f

080073e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bc80      	pop	{r7}
 80073f8:	4770      	bx	lr

080073fa <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007402:	bf00      	nop
 8007404:	370c      	adds	r7, #12
 8007406:	46bd      	mov	sp, r7
 8007408:	bc80      	pop	{r7}
 800740a:	4770      	bx	lr

0800740c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	bc80      	pop	{r7}
 800741c:	4770      	bx	lr

0800741e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800741e:	b580      	push	{r7, lr}
 8007420:	b084      	sub	sp, #16
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0320 	and.w	r3, r3, #32
 8007436:	2b00      	cmp	r3, #0
 8007438:	d11e      	bne.n	8007478 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68da      	ldr	r2, [r3, #12]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800744e:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	695a      	ldr	r2, [r3, #20]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f022 0201 	bic.w	r2, r2, #1
 800745e:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	695a      	ldr	r2, [r3, #20]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800746e:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f7fa fec7 	bl	800220c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800747e:	bf00      	nop
 8007480:	3710      	adds	r7, #16
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}

08007486 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007486:	b580      	push	{r7, lr}
 8007488:	b084      	sub	sp, #16
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007492:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff ffb0 	bl	80073fa <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800749a:	bf00      	nop
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b084      	sub	sp, #16
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074aa:	2300      	movs	r3, #0
 80074ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074be:	2b00      	cmp	r3, #0
 80074c0:	bf14      	ite	ne
 80074c2:	2301      	movne	r3, #1
 80074c4:	2300      	moveq	r3, #0
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	2b21      	cmp	r3, #33	; 0x21
 80074d4:	d108      	bne.n	80074e8 <UART_DMAError+0x46>
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d005      	beq.n	80074e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2200      	movs	r2, #0
 80074e0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80074e2:	68b8      	ldr	r0, [r7, #8]
 80074e4:	f000 f871 	bl	80075ca <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	695b      	ldr	r3, [r3, #20]
 80074ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	bf14      	ite	ne
 80074f6:	2301      	movne	r3, #1
 80074f8:	2300      	moveq	r3, #0
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b22      	cmp	r3, #34	; 0x22
 8007508:	d108      	bne.n	800751c <UART_DMAError+0x7a>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2200      	movs	r2, #0
 8007514:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007516:	68b8      	ldr	r0, [r7, #8]
 8007518:	f000 f86c 	bl	80075f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007520:	f043 0210 	orr.w	r2, r3, #16
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007528:	68b8      	ldr	r0, [r7, #8]
 800752a:	f7ff ff6f 	bl	800740c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800752e:	bf00      	nop
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	60f8      	str	r0, [r7, #12]
 800753e:	60b9      	str	r1, [r7, #8]
 8007540:	603b      	str	r3, [r7, #0]
 8007542:	4613      	mov	r3, r2
 8007544:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007546:	e02c      	b.n	80075a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800754e:	d028      	beq.n	80075a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d007      	beq.n	8007566 <UART_WaitOnFlagUntilTimeout+0x30>
 8007556:	f7fc f86d 	bl	8003634 <HAL_GetTick>
 800755a:	4602      	mov	r2, r0
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	1ad3      	subs	r3, r2, r3
 8007560:	69ba      	ldr	r2, [r7, #24]
 8007562:	429a      	cmp	r2, r3
 8007564:	d21d      	bcs.n	80075a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007574:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	695a      	ldr	r2, [r3, #20]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 0201 	bic.w	r2, r2, #1
 8007584:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2220      	movs	r2, #32
 800758a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2220      	movs	r2, #32
 8007592:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e00f      	b.n	80075c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	4013      	ands	r3, r2
 80075ac:	68ba      	ldr	r2, [r7, #8]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	bf0c      	ite	eq
 80075b2:	2301      	moveq	r3, #1
 80075b4:	2300      	movne	r3, #0
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	461a      	mov	r2, r3
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d0c3      	beq.n	8007548 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80075c0:	2300      	movs	r3, #0
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3710      	adds	r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}

080075ca <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80075ca:	b480      	push	{r7}
 80075cc:	b083      	sub	sp, #12
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68da      	ldr	r2, [r3, #12]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80075e0:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2220      	movs	r2, #32
 80075e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80075ea:	bf00      	nop
 80075ec:	370c      	adds	r7, #12
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bc80      	pop	{r7}
 80075f2:	4770      	bx	lr

080075f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68da      	ldr	r2, [r3, #12]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800760a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	695a      	ldr	r2, [r3, #20]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 0201 	bic.w	r2, r2, #1
 800761a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007624:	bf00      	nop
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	bc80      	pop	{r7}
 800762c:	4770      	bx	lr

0800762e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800762e:	b580      	push	{r7, lr}
 8007630:	b084      	sub	sp, #16
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007648:	68f8      	ldr	r0, [r7, #12]
 800764a:	f7ff fedf 	bl	800740c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800764e:	bf00      	nop
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007656:	b480      	push	{r7}
 8007658:	b085      	sub	sp, #20
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007664:	b2db      	uxtb	r3, r3
 8007666:	2b21      	cmp	r3, #33	; 0x21
 8007668:	d144      	bne.n	80076f4 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007672:	d11a      	bne.n	80076aa <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a1b      	ldr	r3, [r3, #32]
 8007678:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	881b      	ldrh	r3, [r3, #0]
 800767e:	461a      	mov	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007688:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d105      	bne.n	800769e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	1c9a      	adds	r2, r3, #2
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	621a      	str	r2, [r3, #32]
 800769c:	e00e      	b.n	80076bc <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	621a      	str	r2, [r3, #32]
 80076a8:	e008      	b.n	80076bc <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	1c59      	adds	r1, r3, #1
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	6211      	str	r1, [r2, #32]
 80076b4:	781a      	ldrb	r2, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	4619      	mov	r1, r3
 80076ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10f      	bne.n	80076f0 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	68da      	ldr	r2, [r3, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80076de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68da      	ldr	r2, [r3, #12]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80076f0:	2300      	movs	r3, #0
 80076f2:	e000      	b.n	80076f6 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80076f4:	2302      	movs	r3, #2
  }
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3714      	adds	r7, #20
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bc80      	pop	{r7}
 80076fe:	4770      	bx	lr

08007700 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68da      	ldr	r2, [r3, #12]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007716:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2220      	movs	r2, #32
 800771c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f7ff fe61 	bl	80073e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3708      	adds	r7, #8
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800773e:	b2db      	uxtb	r3, r3
 8007740:	2b22      	cmp	r3, #34	; 0x22
 8007742:	d171      	bne.n	8007828 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800774c:	d123      	bne.n	8007796 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007752:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	691b      	ldr	r3, [r3, #16]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d10e      	bne.n	800777a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	b29b      	uxth	r3, r3
 8007764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007768:	b29a      	uxth	r2, r3
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007772:	1c9a      	adds	r2, r3, #2
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	629a      	str	r2, [r3, #40]	; 0x28
 8007778:	e029      	b.n	80077ce <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	b29b      	uxth	r3, r3
 8007782:	b2db      	uxtb	r3, r3
 8007784:	b29a      	uxth	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778e:	1c5a      	adds	r2, r3, #1
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	629a      	str	r2, [r3, #40]	; 0x28
 8007794:	e01b      	b.n	80077ce <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d10a      	bne.n	80077b4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6858      	ldr	r0, [r3, #4]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077a8:	1c59      	adds	r1, r3, #1
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	6291      	str	r1, [r2, #40]	; 0x28
 80077ae:	b2c2      	uxtb	r2, r0
 80077b0:	701a      	strb	r2, [r3, #0]
 80077b2:	e00c      	b.n	80077ce <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	b2da      	uxtb	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c0:	1c58      	adds	r0, r3, #1
 80077c2:	6879      	ldr	r1, [r7, #4]
 80077c4:	6288      	str	r0, [r1, #40]	; 0x28
 80077c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80077ca:	b2d2      	uxtb	r2, r2
 80077cc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	3b01      	subs	r3, #1
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	4619      	mov	r1, r3
 80077dc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d120      	bne.n	8007824 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68da      	ldr	r2, [r3, #12]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 0220 	bic.w	r2, r2, #32
 80077f0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007800:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	695a      	ldr	r2, [r3, #20]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f022 0201 	bic.w	r2, r2, #1
 8007810:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2220      	movs	r2, #32
 8007816:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f7fa fcf6 	bl	800220c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007820:	2300      	movs	r3, #0
 8007822:	e002      	b.n	800782a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	e000      	b.n	800782a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007828:	2302      	movs	r3, #2
  }
}
 800782a:	4618      	mov	r0, r3
 800782c:	3710      	adds	r7, #16
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	68da      	ldr	r2, [r3, #12]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	430a      	orrs	r2, r1
 8007850:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	689a      	ldr	r2, [r3, #8]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	431a      	orrs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	4313      	orrs	r3, r2
 8007862:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800786e:	f023 030c 	bic.w	r3, r3, #12
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	6812      	ldr	r2, [r2, #0]
 8007876:	68f9      	ldr	r1, [r7, #12]
 8007878:	430b      	orrs	r3, r1
 800787a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	699a      	ldr	r2, [r3, #24]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	430a      	orrs	r2, r1
 8007890:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a52      	ldr	r2, [pc, #328]	; (80079e0 <UART_SetConfig+0x1ac>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d14e      	bne.n	800793a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800789c:	f7fe fc5a 	bl	8006154 <HAL_RCC_GetPCLK2Freq>
 80078a0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078a2:	68ba      	ldr	r2, [r7, #8]
 80078a4:	4613      	mov	r3, r2
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4413      	add	r3, r2
 80078aa:	009a      	lsls	r2, r3, #2
 80078ac:	441a      	add	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80078b8:	4a4a      	ldr	r2, [pc, #296]	; (80079e4 <UART_SetConfig+0x1b0>)
 80078ba:	fba2 2303 	umull	r2, r3, r2, r3
 80078be:	095b      	lsrs	r3, r3, #5
 80078c0:	0119      	lsls	r1, r3, #4
 80078c2:	68ba      	ldr	r2, [r7, #8]
 80078c4:	4613      	mov	r3, r2
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	4413      	add	r3, r2
 80078ca:	009a      	lsls	r2, r3, #2
 80078cc:	441a      	add	r2, r3
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80078d8:	4b42      	ldr	r3, [pc, #264]	; (80079e4 <UART_SetConfig+0x1b0>)
 80078da:	fba3 0302 	umull	r0, r3, r3, r2
 80078de:	095b      	lsrs	r3, r3, #5
 80078e0:	2064      	movs	r0, #100	; 0x64
 80078e2:	fb00 f303 	mul.w	r3, r0, r3
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	011b      	lsls	r3, r3, #4
 80078ea:	3332      	adds	r3, #50	; 0x32
 80078ec:	4a3d      	ldr	r2, [pc, #244]	; (80079e4 <UART_SetConfig+0x1b0>)
 80078ee:	fba2 2303 	umull	r2, r3, r2, r3
 80078f2:	095b      	lsrs	r3, r3, #5
 80078f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078f8:	4419      	add	r1, r3
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	4613      	mov	r3, r2
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	4413      	add	r3, r2
 8007902:	009a      	lsls	r2, r3, #2
 8007904:	441a      	add	r2, r3
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007910:	4b34      	ldr	r3, [pc, #208]	; (80079e4 <UART_SetConfig+0x1b0>)
 8007912:	fba3 0302 	umull	r0, r3, r3, r2
 8007916:	095b      	lsrs	r3, r3, #5
 8007918:	2064      	movs	r0, #100	; 0x64
 800791a:	fb00 f303 	mul.w	r3, r0, r3
 800791e:	1ad3      	subs	r3, r2, r3
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	3332      	adds	r3, #50	; 0x32
 8007924:	4a2f      	ldr	r2, [pc, #188]	; (80079e4 <UART_SetConfig+0x1b0>)
 8007926:	fba2 2303 	umull	r2, r3, r2, r3
 800792a:	095b      	lsrs	r3, r3, #5
 800792c:	f003 020f 	and.w	r2, r3, #15
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	440a      	add	r2, r1
 8007936:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8007938:	e04d      	b.n	80079d6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800793a:	f7fe fbf7 	bl	800612c <HAL_RCC_GetPCLK1Freq>
 800793e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007940:	68ba      	ldr	r2, [r7, #8]
 8007942:	4613      	mov	r3, r2
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4413      	add	r3, r2
 8007948:	009a      	lsls	r2, r3, #2
 800794a:	441a      	add	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	fbb2 f3f3 	udiv	r3, r2, r3
 8007956:	4a23      	ldr	r2, [pc, #140]	; (80079e4 <UART_SetConfig+0x1b0>)
 8007958:	fba2 2303 	umull	r2, r3, r2, r3
 800795c:	095b      	lsrs	r3, r3, #5
 800795e:	0119      	lsls	r1, r3, #4
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	4613      	mov	r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	4413      	add	r3, r2
 8007968:	009a      	lsls	r2, r3, #2
 800796a:	441a      	add	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	fbb2 f2f3 	udiv	r2, r2, r3
 8007976:	4b1b      	ldr	r3, [pc, #108]	; (80079e4 <UART_SetConfig+0x1b0>)
 8007978:	fba3 0302 	umull	r0, r3, r3, r2
 800797c:	095b      	lsrs	r3, r3, #5
 800797e:	2064      	movs	r0, #100	; 0x64
 8007980:	fb00 f303 	mul.w	r3, r0, r3
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	3332      	adds	r3, #50	; 0x32
 800798a:	4a16      	ldr	r2, [pc, #88]	; (80079e4 <UART_SetConfig+0x1b0>)
 800798c:	fba2 2303 	umull	r2, r3, r2, r3
 8007990:	095b      	lsrs	r3, r3, #5
 8007992:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007996:	4419      	add	r1, r3
 8007998:	68ba      	ldr	r2, [r7, #8]
 800799a:	4613      	mov	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4413      	add	r3, r2
 80079a0:	009a      	lsls	r2, r3, #2
 80079a2:	441a      	add	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80079ae:	4b0d      	ldr	r3, [pc, #52]	; (80079e4 <UART_SetConfig+0x1b0>)
 80079b0:	fba3 0302 	umull	r0, r3, r3, r2
 80079b4:	095b      	lsrs	r3, r3, #5
 80079b6:	2064      	movs	r0, #100	; 0x64
 80079b8:	fb00 f303 	mul.w	r3, r0, r3
 80079bc:	1ad3      	subs	r3, r2, r3
 80079be:	011b      	lsls	r3, r3, #4
 80079c0:	3332      	adds	r3, #50	; 0x32
 80079c2:	4a08      	ldr	r2, [pc, #32]	; (80079e4 <UART_SetConfig+0x1b0>)
 80079c4:	fba2 2303 	umull	r2, r3, r2, r3
 80079c8:	095b      	lsrs	r3, r3, #5
 80079ca:	f003 020f 	and.w	r2, r3, #15
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	440a      	add	r2, r1
 80079d4:	609a      	str	r2, [r3, #8]
}
 80079d6:	bf00      	nop
 80079d8:	3710      	adds	r7, #16
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}
 80079de:	bf00      	nop
 80079e0:	40013800 	.word	0x40013800
 80079e4:	51eb851f 	.word	0x51eb851f

080079e8 <atof>:
 80079e8:	2100      	movs	r1, #0
 80079ea:	f000 becd 	b.w	8008788 <strtod>

080079ee <atoi>:
 80079ee:	220a      	movs	r2, #10
 80079f0:	2100      	movs	r1, #0
 80079f2:	f000 bf57 	b.w	80088a4 <strtol>
	...

080079f8 <gcvt>:
 80079f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079fa:	461c      	mov	r4, r3
 80079fc:	b085      	sub	sp, #20
 80079fe:	2300      	movs	r3, #0
 8007a00:	4615      	mov	r5, r2
 8007a02:	2200      	movs	r2, #0
 8007a04:	4606      	mov	r6, r0
 8007a06:	460f      	mov	r7, r1
 8007a08:	f7f8 ffd8 	bl	80009bc <__aeabi_dcmplt>
 8007a0c:	4623      	mov	r3, r4
 8007a0e:	b118      	cbz	r0, 8007a18 <gcvt+0x20>
 8007a10:	222d      	movs	r2, #45	; 0x2d
 8007a12:	3d01      	subs	r5, #1
 8007a14:	f803 2b01 	strb.w	r2, [r3], #1
 8007a18:	2267      	movs	r2, #103	; 0x67
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	e9cd 5300 	strd	r5, r3, [sp]
 8007a20:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8007a24:	4905      	ldr	r1, [pc, #20]	; (8007a3c <gcvt+0x44>)
 8007a26:	4632      	mov	r2, r6
 8007a28:	463b      	mov	r3, r7
 8007a2a:	6808      	ldr	r0, [r1, #0]
 8007a2c:	f000 ffc4 	bl	80089b8 <_gcvt>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	bf14      	ite	ne
 8007a34:	4620      	movne	r0, r4
 8007a36:	2000      	moveq	r0, #0
 8007a38:	b005      	add	sp, #20
 8007a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a3c:	2000001c 	.word	0x2000001c

08007a40 <__errno>:
 8007a40:	4b01      	ldr	r3, [pc, #4]	; (8007a48 <__errno+0x8>)
 8007a42:	6818      	ldr	r0, [r3, #0]
 8007a44:	4770      	bx	lr
 8007a46:	bf00      	nop
 8007a48:	2000001c 	.word	0x2000001c

08007a4c <__libc_init_array>:
 8007a4c:	b570      	push	{r4, r5, r6, lr}
 8007a4e:	2500      	movs	r5, #0
 8007a50:	4e0c      	ldr	r6, [pc, #48]	; (8007a84 <__libc_init_array+0x38>)
 8007a52:	4c0d      	ldr	r4, [pc, #52]	; (8007a88 <__libc_init_array+0x3c>)
 8007a54:	1ba4      	subs	r4, r4, r6
 8007a56:	10a4      	asrs	r4, r4, #2
 8007a58:	42a5      	cmp	r5, r4
 8007a5a:	d109      	bne.n	8007a70 <__libc_init_array+0x24>
 8007a5c:	f003 fa6a 	bl	800af34 <_init>
 8007a60:	2500      	movs	r5, #0
 8007a62:	4e0a      	ldr	r6, [pc, #40]	; (8007a8c <__libc_init_array+0x40>)
 8007a64:	4c0a      	ldr	r4, [pc, #40]	; (8007a90 <__libc_init_array+0x44>)
 8007a66:	1ba4      	subs	r4, r4, r6
 8007a68:	10a4      	asrs	r4, r4, #2
 8007a6a:	42a5      	cmp	r5, r4
 8007a6c:	d105      	bne.n	8007a7a <__libc_init_array+0x2e>
 8007a6e:	bd70      	pop	{r4, r5, r6, pc}
 8007a70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a74:	4798      	blx	r3
 8007a76:	3501      	adds	r5, #1
 8007a78:	e7ee      	b.n	8007a58 <__libc_init_array+0xc>
 8007a7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007a7e:	4798      	blx	r3
 8007a80:	3501      	adds	r5, #1
 8007a82:	e7f2      	b.n	8007a6a <__libc_init_array+0x1e>
 8007a84:	0800baf0 	.word	0x0800baf0
 8007a88:	0800baf0 	.word	0x0800baf0
 8007a8c:	0800baf0 	.word	0x0800baf0
 8007a90:	0800baf4 	.word	0x0800baf4

08007a94 <memset>:
 8007a94:	4603      	mov	r3, r0
 8007a96:	4402      	add	r2, r0
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d100      	bne.n	8007a9e <memset+0xa>
 8007a9c:	4770      	bx	lr
 8007a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007aa2:	e7f9      	b.n	8007a98 <memset+0x4>

08007aa4 <siprintf>:
 8007aa4:	b40e      	push	{r1, r2, r3}
 8007aa6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007aaa:	b500      	push	{lr}
 8007aac:	b09c      	sub	sp, #112	; 0x70
 8007aae:	ab1d      	add	r3, sp, #116	; 0x74
 8007ab0:	9002      	str	r0, [sp, #8]
 8007ab2:	9006      	str	r0, [sp, #24]
 8007ab4:	9107      	str	r1, [sp, #28]
 8007ab6:	9104      	str	r1, [sp, #16]
 8007ab8:	4808      	ldr	r0, [pc, #32]	; (8007adc <siprintf+0x38>)
 8007aba:	4909      	ldr	r1, [pc, #36]	; (8007ae0 <siprintf+0x3c>)
 8007abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac0:	9105      	str	r1, [sp, #20]
 8007ac2:	6800      	ldr	r0, [r0, #0]
 8007ac4:	a902      	add	r1, sp, #8
 8007ac6:	9301      	str	r3, [sp, #4]
 8007ac8:	f002 f88c 	bl	8009be4 <_svfiprintf_r>
 8007acc:	2200      	movs	r2, #0
 8007ace:	9b02      	ldr	r3, [sp, #8]
 8007ad0:	701a      	strb	r2, [r3, #0]
 8007ad2:	b01c      	add	sp, #112	; 0x70
 8007ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ad8:	b003      	add	sp, #12
 8007ada:	4770      	bx	lr
 8007adc:	2000001c 	.word	0x2000001c
 8007ae0:	ffff0208 	.word	0xffff0208

08007ae4 <strchr>:
 8007ae4:	b2c9      	uxtb	r1, r1
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007aec:	b11a      	cbz	r2, 8007af6 <strchr+0x12>
 8007aee:	428a      	cmp	r2, r1
 8007af0:	d1f9      	bne.n	8007ae6 <strchr+0x2>
 8007af2:	4618      	mov	r0, r3
 8007af4:	4770      	bx	lr
 8007af6:	2900      	cmp	r1, #0
 8007af8:	bf18      	it	ne
 8007afa:	2300      	movne	r3, #0
 8007afc:	e7f9      	b.n	8007af2 <strchr+0xe>

08007afe <strcpy>:
 8007afe:	4603      	mov	r3, r0
 8007b00:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b04:	f803 2b01 	strb.w	r2, [r3], #1
 8007b08:	2a00      	cmp	r2, #0
 8007b0a:	d1f9      	bne.n	8007b00 <strcpy+0x2>
 8007b0c:	4770      	bx	lr

08007b0e <strstr>:
 8007b0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b10:	7803      	ldrb	r3, [r0, #0]
 8007b12:	b17b      	cbz	r3, 8007b34 <strstr+0x26>
 8007b14:	4604      	mov	r4, r0
 8007b16:	7823      	ldrb	r3, [r4, #0]
 8007b18:	4620      	mov	r0, r4
 8007b1a:	1c66      	adds	r6, r4, #1
 8007b1c:	b17b      	cbz	r3, 8007b3e <strstr+0x30>
 8007b1e:	1e4a      	subs	r2, r1, #1
 8007b20:	1e63      	subs	r3, r4, #1
 8007b22:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8007b26:	b14d      	cbz	r5, 8007b3c <strstr+0x2e>
 8007b28:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8007b2c:	4634      	mov	r4, r6
 8007b2e:	42af      	cmp	r7, r5
 8007b30:	d0f7      	beq.n	8007b22 <strstr+0x14>
 8007b32:	e7f0      	b.n	8007b16 <strstr+0x8>
 8007b34:	780b      	ldrb	r3, [r1, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	bf18      	it	ne
 8007b3a:	2000      	movne	r0, #0
 8007b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	e7fc      	b.n	8007b3c <strstr+0x2e>

08007b42 <sulp>:
 8007b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b46:	460f      	mov	r7, r1
 8007b48:	4690      	mov	r8, r2
 8007b4a:	f001 fe17 	bl	800977c <__ulp>
 8007b4e:	4604      	mov	r4, r0
 8007b50:	460d      	mov	r5, r1
 8007b52:	f1b8 0f00 	cmp.w	r8, #0
 8007b56:	d011      	beq.n	8007b7c <sulp+0x3a>
 8007b58:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007b5c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	dd0b      	ble.n	8007b7c <sulp+0x3a>
 8007b64:	2400      	movs	r4, #0
 8007b66:	051b      	lsls	r3, r3, #20
 8007b68:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007b6c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007b70:	4622      	mov	r2, r4
 8007b72:	462b      	mov	r3, r5
 8007b74:	f7f8 fcb0 	bl	80004d8 <__aeabi_dmul>
 8007b78:	4604      	mov	r4, r0
 8007b7a:	460d      	mov	r5, r1
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	4629      	mov	r1, r5
 8007b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b84:	0000      	movs	r0, r0
	...

08007b88 <_strtod_l>:
 8007b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8c:	461f      	mov	r7, r3
 8007b8e:	2300      	movs	r3, #0
 8007b90:	b0a1      	sub	sp, #132	; 0x84
 8007b92:	4683      	mov	fp, r0
 8007b94:	4638      	mov	r0, r7
 8007b96:	460e      	mov	r6, r1
 8007b98:	9217      	str	r2, [sp, #92]	; 0x5c
 8007b9a:	931c      	str	r3, [sp, #112]	; 0x70
 8007b9c:	f001 fb05 	bl	80091aa <__localeconv_l>
 8007ba0:	4680      	mov	r8, r0
 8007ba2:	6800      	ldr	r0, [r0, #0]
 8007ba4:	f7f8 fad4 	bl	8000150 <strlen>
 8007ba8:	f04f 0900 	mov.w	r9, #0
 8007bac:	4604      	mov	r4, r0
 8007bae:	f04f 0a00 	mov.w	sl, #0
 8007bb2:	961b      	str	r6, [sp, #108]	; 0x6c
 8007bb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bb6:	781a      	ldrb	r2, [r3, #0]
 8007bb8:	2a0d      	cmp	r2, #13
 8007bba:	d832      	bhi.n	8007c22 <_strtod_l+0x9a>
 8007bbc:	2a09      	cmp	r2, #9
 8007bbe:	d236      	bcs.n	8007c2e <_strtod_l+0xa6>
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	d03e      	beq.n	8007c42 <_strtod_l+0xba>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	930d      	str	r3, [sp, #52]	; 0x34
 8007bc8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007bca:	782b      	ldrb	r3, [r5, #0]
 8007bcc:	2b30      	cmp	r3, #48	; 0x30
 8007bce:	f040 80ac 	bne.w	8007d2a <_strtod_l+0x1a2>
 8007bd2:	786b      	ldrb	r3, [r5, #1]
 8007bd4:	2b58      	cmp	r3, #88	; 0x58
 8007bd6:	d001      	beq.n	8007bdc <_strtod_l+0x54>
 8007bd8:	2b78      	cmp	r3, #120	; 0x78
 8007bda:	d167      	bne.n	8007cac <_strtod_l+0x124>
 8007bdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bde:	9702      	str	r7, [sp, #8]
 8007be0:	9301      	str	r3, [sp, #4]
 8007be2:	ab1c      	add	r3, sp, #112	; 0x70
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	4a89      	ldr	r2, [pc, #548]	; (8007e0c <_strtod_l+0x284>)
 8007be8:	ab1d      	add	r3, sp, #116	; 0x74
 8007bea:	a91b      	add	r1, sp, #108	; 0x6c
 8007bec:	4658      	mov	r0, fp
 8007bee:	f001 f801 	bl	8008bf4 <__gethex>
 8007bf2:	f010 0407 	ands.w	r4, r0, #7
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	d005      	beq.n	8007c06 <_strtod_l+0x7e>
 8007bfa:	2c06      	cmp	r4, #6
 8007bfc:	d12b      	bne.n	8007c56 <_strtod_l+0xce>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	3501      	adds	r5, #1
 8007c02:	951b      	str	r5, [sp, #108]	; 0x6c
 8007c04:	930d      	str	r3, [sp, #52]	; 0x34
 8007c06:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	f040 85a6 	bne.w	800875a <_strtod_l+0xbd2>
 8007c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c10:	b1e3      	cbz	r3, 8007c4c <_strtod_l+0xc4>
 8007c12:	464a      	mov	r2, r9
 8007c14:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8007c18:	4610      	mov	r0, r2
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	b021      	add	sp, #132	; 0x84
 8007c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c22:	2a2b      	cmp	r2, #43	; 0x2b
 8007c24:	d015      	beq.n	8007c52 <_strtod_l+0xca>
 8007c26:	2a2d      	cmp	r2, #45	; 0x2d
 8007c28:	d004      	beq.n	8007c34 <_strtod_l+0xac>
 8007c2a:	2a20      	cmp	r2, #32
 8007c2c:	d1ca      	bne.n	8007bc4 <_strtod_l+0x3c>
 8007c2e:	3301      	adds	r3, #1
 8007c30:	931b      	str	r3, [sp, #108]	; 0x6c
 8007c32:	e7bf      	b.n	8007bb4 <_strtod_l+0x2c>
 8007c34:	2201      	movs	r2, #1
 8007c36:	920d      	str	r2, [sp, #52]	; 0x34
 8007c38:	1c5a      	adds	r2, r3, #1
 8007c3a:	921b      	str	r2, [sp, #108]	; 0x6c
 8007c3c:	785b      	ldrb	r3, [r3, #1]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1c2      	bne.n	8007bc8 <_strtod_l+0x40>
 8007c42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007c44:	961b      	str	r6, [sp, #108]	; 0x6c
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f040 8585 	bne.w	8008756 <_strtod_l+0xbce>
 8007c4c:	464a      	mov	r2, r9
 8007c4e:	4653      	mov	r3, sl
 8007c50:	e7e2      	b.n	8007c18 <_strtod_l+0x90>
 8007c52:	2200      	movs	r2, #0
 8007c54:	e7ef      	b.n	8007c36 <_strtod_l+0xae>
 8007c56:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007c58:	b13a      	cbz	r2, 8007c6a <_strtod_l+0xe2>
 8007c5a:	2135      	movs	r1, #53	; 0x35
 8007c5c:	a81e      	add	r0, sp, #120	; 0x78
 8007c5e:	f001 fe9d 	bl	800999c <__copybits>
 8007c62:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007c64:	4658      	mov	r0, fp
 8007c66:	f001 faf3 	bl	8009250 <_Bfree>
 8007c6a:	3c01      	subs	r4, #1
 8007c6c:	2c04      	cmp	r4, #4
 8007c6e:	d806      	bhi.n	8007c7e <_strtod_l+0xf6>
 8007c70:	e8df f004 	tbb	[pc, r4]
 8007c74:	1714030a 	.word	0x1714030a
 8007c78:	0a          	.byte	0x0a
 8007c79:	00          	.byte	0x00
 8007c7a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8007c7e:	0731      	lsls	r1, r6, #28
 8007c80:	d5c1      	bpl.n	8007c06 <_strtod_l+0x7e>
 8007c82:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8007c86:	e7be      	b.n	8007c06 <_strtod_l+0x7e>
 8007c88:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007c8a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8007c8e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007c92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007c96:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8007c9a:	e7f0      	b.n	8007c7e <_strtod_l+0xf6>
 8007c9c:	f8df a170 	ldr.w	sl, [pc, #368]	; 8007e10 <_strtod_l+0x288>
 8007ca0:	e7ed      	b.n	8007c7e <_strtod_l+0xf6>
 8007ca2:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8007ca6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007caa:	e7e8      	b.n	8007c7e <_strtod_l+0xf6>
 8007cac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007cae:	1c5a      	adds	r2, r3, #1
 8007cb0:	921b      	str	r2, [sp, #108]	; 0x6c
 8007cb2:	785b      	ldrb	r3, [r3, #1]
 8007cb4:	2b30      	cmp	r3, #48	; 0x30
 8007cb6:	d0f9      	beq.n	8007cac <_strtod_l+0x124>
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d0a4      	beq.n	8007c06 <_strtod_l+0x7e>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	2500      	movs	r5, #0
 8007cc0:	220a      	movs	r2, #10
 8007cc2:	9307      	str	r3, [sp, #28]
 8007cc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007cc6:	9506      	str	r5, [sp, #24]
 8007cc8:	9308      	str	r3, [sp, #32]
 8007cca:	9504      	str	r5, [sp, #16]
 8007ccc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007cce:	7807      	ldrb	r7, [r0, #0]
 8007cd0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007cd4:	b2d9      	uxtb	r1, r3
 8007cd6:	2909      	cmp	r1, #9
 8007cd8:	d929      	bls.n	8007d2e <_strtod_l+0x1a6>
 8007cda:	4622      	mov	r2, r4
 8007cdc:	f8d8 1000 	ldr.w	r1, [r8]
 8007ce0:	f002 fa10 	bl	800a104 <strncmp>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d031      	beq.n	8007d4c <_strtod_l+0x1c4>
 8007ce8:	2000      	movs	r0, #0
 8007cea:	463b      	mov	r3, r7
 8007cec:	4602      	mov	r2, r0
 8007cee:	9c04      	ldr	r4, [sp, #16]
 8007cf0:	9005      	str	r0, [sp, #20]
 8007cf2:	2b65      	cmp	r3, #101	; 0x65
 8007cf4:	d001      	beq.n	8007cfa <_strtod_l+0x172>
 8007cf6:	2b45      	cmp	r3, #69	; 0x45
 8007cf8:	d114      	bne.n	8007d24 <_strtod_l+0x19c>
 8007cfa:	b924      	cbnz	r4, 8007d06 <_strtod_l+0x17e>
 8007cfc:	b910      	cbnz	r0, 8007d04 <_strtod_l+0x17c>
 8007cfe:	9b07      	ldr	r3, [sp, #28]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d09e      	beq.n	8007c42 <_strtod_l+0xba>
 8007d04:	2400      	movs	r4, #0
 8007d06:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007d08:	1c73      	adds	r3, r6, #1
 8007d0a:	931b      	str	r3, [sp, #108]	; 0x6c
 8007d0c:	7873      	ldrb	r3, [r6, #1]
 8007d0e:	2b2b      	cmp	r3, #43	; 0x2b
 8007d10:	d078      	beq.n	8007e04 <_strtod_l+0x27c>
 8007d12:	2b2d      	cmp	r3, #45	; 0x2d
 8007d14:	d070      	beq.n	8007df8 <_strtod_l+0x270>
 8007d16:	f04f 0c00 	mov.w	ip, #0
 8007d1a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8007d1e:	2f09      	cmp	r7, #9
 8007d20:	d97c      	bls.n	8007e1c <_strtod_l+0x294>
 8007d22:	961b      	str	r6, [sp, #108]	; 0x6c
 8007d24:	f04f 0e00 	mov.w	lr, #0
 8007d28:	e09a      	b.n	8007e60 <_strtod_l+0x2d8>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	e7c7      	b.n	8007cbe <_strtod_l+0x136>
 8007d2e:	9904      	ldr	r1, [sp, #16]
 8007d30:	3001      	adds	r0, #1
 8007d32:	2908      	cmp	r1, #8
 8007d34:	bfd7      	itett	le
 8007d36:	9906      	ldrle	r1, [sp, #24]
 8007d38:	fb02 3505 	mlagt	r5, r2, r5, r3
 8007d3c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d40:	9306      	strle	r3, [sp, #24]
 8007d42:	9b04      	ldr	r3, [sp, #16]
 8007d44:	901b      	str	r0, [sp, #108]	; 0x6c
 8007d46:	3301      	adds	r3, #1
 8007d48:	9304      	str	r3, [sp, #16]
 8007d4a:	e7bf      	b.n	8007ccc <_strtod_l+0x144>
 8007d4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007d4e:	191a      	adds	r2, r3, r4
 8007d50:	921b      	str	r2, [sp, #108]	; 0x6c
 8007d52:	9a04      	ldr	r2, [sp, #16]
 8007d54:	5d1b      	ldrb	r3, [r3, r4]
 8007d56:	2a00      	cmp	r2, #0
 8007d58:	d037      	beq.n	8007dca <_strtod_l+0x242>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	9c04      	ldr	r4, [sp, #16]
 8007d5e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007d62:	2909      	cmp	r1, #9
 8007d64:	d913      	bls.n	8007d8e <_strtod_l+0x206>
 8007d66:	2101      	movs	r1, #1
 8007d68:	9105      	str	r1, [sp, #20]
 8007d6a:	e7c2      	b.n	8007cf2 <_strtod_l+0x16a>
 8007d6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007d6e:	3001      	adds	r0, #1
 8007d70:	1c5a      	adds	r2, r3, #1
 8007d72:	921b      	str	r2, [sp, #108]	; 0x6c
 8007d74:	785b      	ldrb	r3, [r3, #1]
 8007d76:	2b30      	cmp	r3, #48	; 0x30
 8007d78:	d0f8      	beq.n	8007d6c <_strtod_l+0x1e4>
 8007d7a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007d7e:	2a08      	cmp	r2, #8
 8007d80:	f200 84f0 	bhi.w	8008764 <_strtod_l+0xbdc>
 8007d84:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007d86:	9208      	str	r2, [sp, #32]
 8007d88:	4602      	mov	r2, r0
 8007d8a:	2000      	movs	r0, #0
 8007d8c:	4604      	mov	r4, r0
 8007d8e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007d92:	f100 0101 	add.w	r1, r0, #1
 8007d96:	d012      	beq.n	8007dbe <_strtod_l+0x236>
 8007d98:	440a      	add	r2, r1
 8007d9a:	270a      	movs	r7, #10
 8007d9c:	4621      	mov	r1, r4
 8007d9e:	eb00 0c04 	add.w	ip, r0, r4
 8007da2:	458c      	cmp	ip, r1
 8007da4:	d113      	bne.n	8007dce <_strtod_l+0x246>
 8007da6:	1821      	adds	r1, r4, r0
 8007da8:	2908      	cmp	r1, #8
 8007daa:	f104 0401 	add.w	r4, r4, #1
 8007dae:	4404      	add	r4, r0
 8007db0:	dc19      	bgt.n	8007de6 <_strtod_l+0x25e>
 8007db2:	210a      	movs	r1, #10
 8007db4:	9b06      	ldr	r3, [sp, #24]
 8007db6:	fb01 e303 	mla	r3, r1, r3, lr
 8007dba:	9306      	str	r3, [sp, #24]
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007dc0:	1c58      	adds	r0, r3, #1
 8007dc2:	901b      	str	r0, [sp, #108]	; 0x6c
 8007dc4:	785b      	ldrb	r3, [r3, #1]
 8007dc6:	4608      	mov	r0, r1
 8007dc8:	e7c9      	b.n	8007d5e <_strtod_l+0x1d6>
 8007dca:	9804      	ldr	r0, [sp, #16]
 8007dcc:	e7d3      	b.n	8007d76 <_strtod_l+0x1ee>
 8007dce:	2908      	cmp	r1, #8
 8007dd0:	f101 0101 	add.w	r1, r1, #1
 8007dd4:	dc03      	bgt.n	8007dde <_strtod_l+0x256>
 8007dd6:	9b06      	ldr	r3, [sp, #24]
 8007dd8:	437b      	muls	r3, r7
 8007dda:	9306      	str	r3, [sp, #24]
 8007ddc:	e7e1      	b.n	8007da2 <_strtod_l+0x21a>
 8007dde:	2910      	cmp	r1, #16
 8007de0:	bfd8      	it	le
 8007de2:	437d      	mulle	r5, r7
 8007de4:	e7dd      	b.n	8007da2 <_strtod_l+0x21a>
 8007de6:	2c10      	cmp	r4, #16
 8007de8:	bfdc      	itt	le
 8007dea:	210a      	movle	r1, #10
 8007dec:	fb01 e505 	mlale	r5, r1, r5, lr
 8007df0:	e7e4      	b.n	8007dbc <_strtod_l+0x234>
 8007df2:	2301      	movs	r3, #1
 8007df4:	9305      	str	r3, [sp, #20]
 8007df6:	e781      	b.n	8007cfc <_strtod_l+0x174>
 8007df8:	f04f 0c01 	mov.w	ip, #1
 8007dfc:	1cb3      	adds	r3, r6, #2
 8007dfe:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e00:	78b3      	ldrb	r3, [r6, #2]
 8007e02:	e78a      	b.n	8007d1a <_strtod_l+0x192>
 8007e04:	f04f 0c00 	mov.w	ip, #0
 8007e08:	e7f8      	b.n	8007dfc <_strtod_l+0x274>
 8007e0a:	bf00      	nop
 8007e0c:	0800b84c 	.word	0x0800b84c
 8007e10:	7ff00000 	.word	0x7ff00000
 8007e14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e16:	1c5f      	adds	r7, r3, #1
 8007e18:	971b      	str	r7, [sp, #108]	; 0x6c
 8007e1a:	785b      	ldrb	r3, [r3, #1]
 8007e1c:	2b30      	cmp	r3, #48	; 0x30
 8007e1e:	d0f9      	beq.n	8007e14 <_strtod_l+0x28c>
 8007e20:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007e24:	2f08      	cmp	r7, #8
 8007e26:	f63f af7d 	bhi.w	8007d24 <_strtod_l+0x19c>
 8007e2a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007e2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e30:	9309      	str	r3, [sp, #36]	; 0x24
 8007e32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e34:	1c5f      	adds	r7, r3, #1
 8007e36:	971b      	str	r7, [sp, #108]	; 0x6c
 8007e38:	785b      	ldrb	r3, [r3, #1]
 8007e3a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007e3e:	f1b8 0f09 	cmp.w	r8, #9
 8007e42:	d937      	bls.n	8007eb4 <_strtod_l+0x32c>
 8007e44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e46:	1a7f      	subs	r7, r7, r1
 8007e48:	2f08      	cmp	r7, #8
 8007e4a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007e4e:	dc37      	bgt.n	8007ec0 <_strtod_l+0x338>
 8007e50:	45be      	cmp	lr, r7
 8007e52:	bfa8      	it	ge
 8007e54:	46be      	movge	lr, r7
 8007e56:	f1bc 0f00 	cmp.w	ip, #0
 8007e5a:	d001      	beq.n	8007e60 <_strtod_l+0x2d8>
 8007e5c:	f1ce 0e00 	rsb	lr, lr, #0
 8007e60:	2c00      	cmp	r4, #0
 8007e62:	d151      	bne.n	8007f08 <_strtod_l+0x380>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f47f aece 	bne.w	8007c06 <_strtod_l+0x7e>
 8007e6a:	9a07      	ldr	r2, [sp, #28]
 8007e6c:	2a00      	cmp	r2, #0
 8007e6e:	f47f aeca 	bne.w	8007c06 <_strtod_l+0x7e>
 8007e72:	9a05      	ldr	r2, [sp, #20]
 8007e74:	2a00      	cmp	r2, #0
 8007e76:	f47f aee4 	bne.w	8007c42 <_strtod_l+0xba>
 8007e7a:	2b4e      	cmp	r3, #78	; 0x4e
 8007e7c:	d027      	beq.n	8007ece <_strtod_l+0x346>
 8007e7e:	dc21      	bgt.n	8007ec4 <_strtod_l+0x33c>
 8007e80:	2b49      	cmp	r3, #73	; 0x49
 8007e82:	f47f aede 	bne.w	8007c42 <_strtod_l+0xba>
 8007e86:	49a4      	ldr	r1, [pc, #656]	; (8008118 <_strtod_l+0x590>)
 8007e88:	a81b      	add	r0, sp, #108	; 0x6c
 8007e8a:	f001 f8e7 	bl	800905c <__match>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	f43f aed7 	beq.w	8007c42 <_strtod_l+0xba>
 8007e94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007e96:	49a1      	ldr	r1, [pc, #644]	; (800811c <_strtod_l+0x594>)
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	a81b      	add	r0, sp, #108	; 0x6c
 8007e9c:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e9e:	f001 f8dd 	bl	800905c <__match>
 8007ea2:	b910      	cbnz	r0, 8007eaa <_strtod_l+0x322>
 8007ea4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	931b      	str	r3, [sp, #108]	; 0x6c
 8007eaa:	f8df a284 	ldr.w	sl, [pc, #644]	; 8008130 <_strtod_l+0x5a8>
 8007eae:	f04f 0900 	mov.w	r9, #0
 8007eb2:	e6a8      	b.n	8007c06 <_strtod_l+0x7e>
 8007eb4:	210a      	movs	r1, #10
 8007eb6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007eba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007ebe:	e7b8      	b.n	8007e32 <_strtod_l+0x2aa>
 8007ec0:	46be      	mov	lr, r7
 8007ec2:	e7c8      	b.n	8007e56 <_strtod_l+0x2ce>
 8007ec4:	2b69      	cmp	r3, #105	; 0x69
 8007ec6:	d0de      	beq.n	8007e86 <_strtod_l+0x2fe>
 8007ec8:	2b6e      	cmp	r3, #110	; 0x6e
 8007eca:	f47f aeba 	bne.w	8007c42 <_strtod_l+0xba>
 8007ece:	4994      	ldr	r1, [pc, #592]	; (8008120 <_strtod_l+0x598>)
 8007ed0:	a81b      	add	r0, sp, #108	; 0x6c
 8007ed2:	f001 f8c3 	bl	800905c <__match>
 8007ed6:	2800      	cmp	r0, #0
 8007ed8:	f43f aeb3 	beq.w	8007c42 <_strtod_l+0xba>
 8007edc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	2b28      	cmp	r3, #40	; 0x28
 8007ee2:	d10e      	bne.n	8007f02 <_strtod_l+0x37a>
 8007ee4:	aa1e      	add	r2, sp, #120	; 0x78
 8007ee6:	498f      	ldr	r1, [pc, #572]	; (8008124 <_strtod_l+0x59c>)
 8007ee8:	a81b      	add	r0, sp, #108	; 0x6c
 8007eea:	f001 f8cb 	bl	8009084 <__hexnan>
 8007eee:	2805      	cmp	r0, #5
 8007ef0:	d107      	bne.n	8007f02 <_strtod_l+0x37a>
 8007ef2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007ef4:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8007ef8:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8007efc:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8007f00:	e681      	b.n	8007c06 <_strtod_l+0x7e>
 8007f02:	f8df a234 	ldr.w	sl, [pc, #564]	; 8008138 <_strtod_l+0x5b0>
 8007f06:	e7d2      	b.n	8007eae <_strtod_l+0x326>
 8007f08:	ebae 0302 	sub.w	r3, lr, r2
 8007f0c:	9307      	str	r3, [sp, #28]
 8007f0e:	9b04      	ldr	r3, [sp, #16]
 8007f10:	9806      	ldr	r0, [sp, #24]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	bf08      	it	eq
 8007f16:	4623      	moveq	r3, r4
 8007f18:	2c10      	cmp	r4, #16
 8007f1a:	9304      	str	r3, [sp, #16]
 8007f1c:	46a0      	mov	r8, r4
 8007f1e:	bfa8      	it	ge
 8007f20:	f04f 0810 	movge.w	r8, #16
 8007f24:	f7f8 fa5e 	bl	80003e4 <__aeabi_ui2d>
 8007f28:	2c09      	cmp	r4, #9
 8007f2a:	4681      	mov	r9, r0
 8007f2c:	468a      	mov	sl, r1
 8007f2e:	dc13      	bgt.n	8007f58 <_strtod_l+0x3d0>
 8007f30:	9b07      	ldr	r3, [sp, #28]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f43f ae67 	beq.w	8007c06 <_strtod_l+0x7e>
 8007f38:	9b07      	ldr	r3, [sp, #28]
 8007f3a:	dd7e      	ble.n	800803a <_strtod_l+0x4b2>
 8007f3c:	2b16      	cmp	r3, #22
 8007f3e:	dc65      	bgt.n	800800c <_strtod_l+0x484>
 8007f40:	4a79      	ldr	r2, [pc, #484]	; (8008128 <_strtod_l+0x5a0>)
 8007f42:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8007f46:	464a      	mov	r2, r9
 8007f48:	e9de 0100 	ldrd	r0, r1, [lr]
 8007f4c:	4653      	mov	r3, sl
 8007f4e:	f7f8 fac3 	bl	80004d8 <__aeabi_dmul>
 8007f52:	4681      	mov	r9, r0
 8007f54:	468a      	mov	sl, r1
 8007f56:	e656      	b.n	8007c06 <_strtod_l+0x7e>
 8007f58:	4b73      	ldr	r3, [pc, #460]	; (8008128 <_strtod_l+0x5a0>)
 8007f5a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007f5e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007f62:	f7f8 fab9 	bl	80004d8 <__aeabi_dmul>
 8007f66:	4606      	mov	r6, r0
 8007f68:	4628      	mov	r0, r5
 8007f6a:	460f      	mov	r7, r1
 8007f6c:	f7f8 fa3a 	bl	80003e4 <__aeabi_ui2d>
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	4630      	mov	r0, r6
 8007f76:	4639      	mov	r1, r7
 8007f78:	f7f8 f8f8 	bl	800016c <__adddf3>
 8007f7c:	2c0f      	cmp	r4, #15
 8007f7e:	4681      	mov	r9, r0
 8007f80:	468a      	mov	sl, r1
 8007f82:	ddd5      	ble.n	8007f30 <_strtod_l+0x3a8>
 8007f84:	9b07      	ldr	r3, [sp, #28]
 8007f86:	eba4 0808 	sub.w	r8, r4, r8
 8007f8a:	4498      	add	r8, r3
 8007f8c:	f1b8 0f00 	cmp.w	r8, #0
 8007f90:	f340 809a 	ble.w	80080c8 <_strtod_l+0x540>
 8007f94:	f018 030f 	ands.w	r3, r8, #15
 8007f98:	d00a      	beq.n	8007fb0 <_strtod_l+0x428>
 8007f9a:	4963      	ldr	r1, [pc, #396]	; (8008128 <_strtod_l+0x5a0>)
 8007f9c:	464a      	mov	r2, r9
 8007f9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fa6:	4653      	mov	r3, sl
 8007fa8:	f7f8 fa96 	bl	80004d8 <__aeabi_dmul>
 8007fac:	4681      	mov	r9, r0
 8007fae:	468a      	mov	sl, r1
 8007fb0:	f038 080f 	bics.w	r8, r8, #15
 8007fb4:	d077      	beq.n	80080a6 <_strtod_l+0x51e>
 8007fb6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007fba:	dd4b      	ble.n	8008054 <_strtod_l+0x4cc>
 8007fbc:	f04f 0800 	mov.w	r8, #0
 8007fc0:	f8cd 8010 	str.w	r8, [sp, #16]
 8007fc4:	f8cd 8020 	str.w	r8, [sp, #32]
 8007fc8:	f8cd 8018 	str.w	r8, [sp, #24]
 8007fcc:	2322      	movs	r3, #34	; 0x22
 8007fce:	f04f 0900 	mov.w	r9, #0
 8007fd2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8008130 <_strtod_l+0x5a8>
 8007fd6:	f8cb 3000 	str.w	r3, [fp]
 8007fda:	9b08      	ldr	r3, [sp, #32]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f43f ae12 	beq.w	8007c06 <_strtod_l+0x7e>
 8007fe2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007fe4:	4658      	mov	r0, fp
 8007fe6:	f001 f933 	bl	8009250 <_Bfree>
 8007fea:	9906      	ldr	r1, [sp, #24]
 8007fec:	4658      	mov	r0, fp
 8007fee:	f001 f92f 	bl	8009250 <_Bfree>
 8007ff2:	9904      	ldr	r1, [sp, #16]
 8007ff4:	4658      	mov	r0, fp
 8007ff6:	f001 f92b 	bl	8009250 <_Bfree>
 8007ffa:	9908      	ldr	r1, [sp, #32]
 8007ffc:	4658      	mov	r0, fp
 8007ffe:	f001 f927 	bl	8009250 <_Bfree>
 8008002:	4641      	mov	r1, r8
 8008004:	4658      	mov	r0, fp
 8008006:	f001 f923 	bl	8009250 <_Bfree>
 800800a:	e5fc      	b.n	8007c06 <_strtod_l+0x7e>
 800800c:	9a07      	ldr	r2, [sp, #28]
 800800e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8008012:	4293      	cmp	r3, r2
 8008014:	dbb6      	blt.n	8007f84 <_strtod_l+0x3fc>
 8008016:	4d44      	ldr	r5, [pc, #272]	; (8008128 <_strtod_l+0x5a0>)
 8008018:	f1c4 040f 	rsb	r4, r4, #15
 800801c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8008020:	464a      	mov	r2, r9
 8008022:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008026:	4653      	mov	r3, sl
 8008028:	f7f8 fa56 	bl	80004d8 <__aeabi_dmul>
 800802c:	9b07      	ldr	r3, [sp, #28]
 800802e:	1b1c      	subs	r4, r3, r4
 8008030:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008034:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008038:	e789      	b.n	8007f4e <_strtod_l+0x3c6>
 800803a:	f113 0f16 	cmn.w	r3, #22
 800803e:	dba1      	blt.n	8007f84 <_strtod_l+0x3fc>
 8008040:	4a39      	ldr	r2, [pc, #228]	; (8008128 <_strtod_l+0x5a0>)
 8008042:	4648      	mov	r0, r9
 8008044:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8008048:	e9d2 2300 	ldrd	r2, r3, [r2]
 800804c:	4651      	mov	r1, sl
 800804e:	f7f8 fb6d 	bl	800072c <__aeabi_ddiv>
 8008052:	e77e      	b.n	8007f52 <_strtod_l+0x3ca>
 8008054:	2300      	movs	r3, #0
 8008056:	4648      	mov	r0, r9
 8008058:	4651      	mov	r1, sl
 800805a:	461d      	mov	r5, r3
 800805c:	4e33      	ldr	r6, [pc, #204]	; (800812c <_strtod_l+0x5a4>)
 800805e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008062:	f1b8 0f01 	cmp.w	r8, #1
 8008066:	dc21      	bgt.n	80080ac <_strtod_l+0x524>
 8008068:	b10b      	cbz	r3, 800806e <_strtod_l+0x4e6>
 800806a:	4681      	mov	r9, r0
 800806c:	468a      	mov	sl, r1
 800806e:	4b2f      	ldr	r3, [pc, #188]	; (800812c <_strtod_l+0x5a4>)
 8008070:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8008074:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008078:	464a      	mov	r2, r9
 800807a:	e9d5 0100 	ldrd	r0, r1, [r5]
 800807e:	4653      	mov	r3, sl
 8008080:	f7f8 fa2a 	bl	80004d8 <__aeabi_dmul>
 8008084:	4b2a      	ldr	r3, [pc, #168]	; (8008130 <_strtod_l+0x5a8>)
 8008086:	460a      	mov	r2, r1
 8008088:	400b      	ands	r3, r1
 800808a:	492a      	ldr	r1, [pc, #168]	; (8008134 <_strtod_l+0x5ac>)
 800808c:	4681      	mov	r9, r0
 800808e:	428b      	cmp	r3, r1
 8008090:	d894      	bhi.n	8007fbc <_strtod_l+0x434>
 8008092:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008096:	428b      	cmp	r3, r1
 8008098:	bf86      	itte	hi
 800809a:	f04f 39ff 	movhi.w	r9, #4294967295	; 0xffffffff
 800809e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800813c <_strtod_l+0x5b4>
 80080a2:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80080a6:	2300      	movs	r3, #0
 80080a8:	9305      	str	r3, [sp, #20]
 80080aa:	e07b      	b.n	80081a4 <_strtod_l+0x61c>
 80080ac:	f018 0f01 	tst.w	r8, #1
 80080b0:	d006      	beq.n	80080c0 <_strtod_l+0x538>
 80080b2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 fa0d 	bl	80004d8 <__aeabi_dmul>
 80080be:	2301      	movs	r3, #1
 80080c0:	3501      	adds	r5, #1
 80080c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80080c6:	e7cc      	b.n	8008062 <_strtod_l+0x4da>
 80080c8:	d0ed      	beq.n	80080a6 <_strtod_l+0x51e>
 80080ca:	f1c8 0800 	rsb	r8, r8, #0
 80080ce:	f018 020f 	ands.w	r2, r8, #15
 80080d2:	d00a      	beq.n	80080ea <_strtod_l+0x562>
 80080d4:	4b14      	ldr	r3, [pc, #80]	; (8008128 <_strtod_l+0x5a0>)
 80080d6:	4648      	mov	r0, r9
 80080d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080dc:	4651      	mov	r1, sl
 80080de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e2:	f7f8 fb23 	bl	800072c <__aeabi_ddiv>
 80080e6:	4681      	mov	r9, r0
 80080e8:	468a      	mov	sl, r1
 80080ea:	ea5f 1828 	movs.w	r8, r8, asr #4
 80080ee:	d0da      	beq.n	80080a6 <_strtod_l+0x51e>
 80080f0:	f1b8 0f1f 	cmp.w	r8, #31
 80080f4:	dd24      	ble.n	8008140 <_strtod_l+0x5b8>
 80080f6:	f04f 0800 	mov.w	r8, #0
 80080fa:	f8cd 8010 	str.w	r8, [sp, #16]
 80080fe:	f8cd 8020 	str.w	r8, [sp, #32]
 8008102:	f8cd 8018 	str.w	r8, [sp, #24]
 8008106:	2322      	movs	r3, #34	; 0x22
 8008108:	f04f 0900 	mov.w	r9, #0
 800810c:	f04f 0a00 	mov.w	sl, #0
 8008110:	f8cb 3000 	str.w	r3, [fp]
 8008114:	e761      	b.n	8007fda <_strtod_l+0x452>
 8008116:	bf00      	nop
 8008118:	0800b844 	.word	0x0800b844
 800811c:	0800bae3 	.word	0x0800bae3
 8008120:	0800b847 	.word	0x0800b847
 8008124:	0800b860 	.word	0x0800b860
 8008128:	0800b8d8 	.word	0x0800b8d8
 800812c:	0800b8b0 	.word	0x0800b8b0
 8008130:	7ff00000 	.word	0x7ff00000
 8008134:	7ca00000 	.word	0x7ca00000
 8008138:	fff80000 	.word	0xfff80000
 800813c:	7fefffff 	.word	0x7fefffff
 8008140:	f018 0310 	ands.w	r3, r8, #16
 8008144:	bf18      	it	ne
 8008146:	236a      	movne	r3, #106	; 0x6a
 8008148:	4648      	mov	r0, r9
 800814a:	9305      	str	r3, [sp, #20]
 800814c:	4651      	mov	r1, sl
 800814e:	2300      	movs	r3, #0
 8008150:	4da1      	ldr	r5, [pc, #644]	; (80083d8 <_strtod_l+0x850>)
 8008152:	f1b8 0f00 	cmp.w	r8, #0
 8008156:	f300 8113 	bgt.w	8008380 <_strtod_l+0x7f8>
 800815a:	b10b      	cbz	r3, 8008160 <_strtod_l+0x5d8>
 800815c:	4681      	mov	r9, r0
 800815e:	468a      	mov	sl, r1
 8008160:	9b05      	ldr	r3, [sp, #20]
 8008162:	b1bb      	cbz	r3, 8008194 <_strtod_l+0x60c>
 8008164:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8008168:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800816c:	2b00      	cmp	r3, #0
 800816e:	4651      	mov	r1, sl
 8008170:	dd10      	ble.n	8008194 <_strtod_l+0x60c>
 8008172:	2b1f      	cmp	r3, #31
 8008174:	f340 8110 	ble.w	8008398 <_strtod_l+0x810>
 8008178:	2b34      	cmp	r3, #52	; 0x34
 800817a:	bfd8      	it	le
 800817c:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8008180:	f04f 0900 	mov.w	r9, #0
 8008184:	bfcf      	iteee	gt
 8008186:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800818a:	3b20      	suble	r3, #32
 800818c:	fa02 f303 	lslle.w	r3, r2, r3
 8008190:	ea03 0a01 	andle.w	sl, r3, r1
 8008194:	2200      	movs	r2, #0
 8008196:	2300      	movs	r3, #0
 8008198:	4648      	mov	r0, r9
 800819a:	4651      	mov	r1, sl
 800819c:	f7f8 fc04 	bl	80009a8 <__aeabi_dcmpeq>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	d1a8      	bne.n	80080f6 <_strtod_l+0x56e>
 80081a4:	9b06      	ldr	r3, [sp, #24]
 80081a6:	9a04      	ldr	r2, [sp, #16]
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	9908      	ldr	r1, [sp, #32]
 80081ac:	4623      	mov	r3, r4
 80081ae:	4658      	mov	r0, fp
 80081b0:	f001 f8a0 	bl	80092f4 <__s2b>
 80081b4:	9008      	str	r0, [sp, #32]
 80081b6:	2800      	cmp	r0, #0
 80081b8:	f43f af00 	beq.w	8007fbc <_strtod_l+0x434>
 80081bc:	9a07      	ldr	r2, [sp, #28]
 80081be:	9b07      	ldr	r3, [sp, #28]
 80081c0:	2a00      	cmp	r2, #0
 80081c2:	f1c3 0300 	rsb	r3, r3, #0
 80081c6:	bfa8      	it	ge
 80081c8:	2300      	movge	r3, #0
 80081ca:	f04f 0800 	mov.w	r8, #0
 80081ce:	930e      	str	r3, [sp, #56]	; 0x38
 80081d0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80081d4:	9316      	str	r3, [sp, #88]	; 0x58
 80081d6:	f8cd 8010 	str.w	r8, [sp, #16]
 80081da:	9b08      	ldr	r3, [sp, #32]
 80081dc:	4658      	mov	r0, fp
 80081de:	6859      	ldr	r1, [r3, #4]
 80081e0:	f001 f802 	bl	80091e8 <_Balloc>
 80081e4:	9006      	str	r0, [sp, #24]
 80081e6:	2800      	cmp	r0, #0
 80081e8:	f43f aef0 	beq.w	8007fcc <_strtod_l+0x444>
 80081ec:	9b08      	ldr	r3, [sp, #32]
 80081ee:	300c      	adds	r0, #12
 80081f0:	691a      	ldr	r2, [r3, #16]
 80081f2:	f103 010c 	add.w	r1, r3, #12
 80081f6:	3202      	adds	r2, #2
 80081f8:	0092      	lsls	r2, r2, #2
 80081fa:	f000 ffea 	bl	80091d2 <memcpy>
 80081fe:	ab1e      	add	r3, sp, #120	; 0x78
 8008200:	9301      	str	r3, [sp, #4]
 8008202:	ab1d      	add	r3, sp, #116	; 0x74
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	464a      	mov	r2, r9
 8008208:	4653      	mov	r3, sl
 800820a:	4658      	mov	r0, fp
 800820c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8008210:	f001 fb2a 	bl	8009868 <__d2b>
 8008214:	901c      	str	r0, [sp, #112]	; 0x70
 8008216:	2800      	cmp	r0, #0
 8008218:	f43f aed8 	beq.w	8007fcc <_strtod_l+0x444>
 800821c:	2101      	movs	r1, #1
 800821e:	4658      	mov	r0, fp
 8008220:	f001 f8f4 	bl	800940c <__i2b>
 8008224:	9004      	str	r0, [sp, #16]
 8008226:	4603      	mov	r3, r0
 8008228:	2800      	cmp	r0, #0
 800822a:	f43f aecf 	beq.w	8007fcc <_strtod_l+0x444>
 800822e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8008230:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008232:	2d00      	cmp	r5, #0
 8008234:	bfab      	itete	ge
 8008236:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008238:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800823a:	18ee      	addge	r6, r5, r3
 800823c:	1b5c      	sublt	r4, r3, r5
 800823e:	9b05      	ldr	r3, [sp, #20]
 8008240:	bfa8      	it	ge
 8008242:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8008244:	eba5 0503 	sub.w	r5, r5, r3
 8008248:	4415      	add	r5, r2
 800824a:	4b64      	ldr	r3, [pc, #400]	; (80083dc <_strtod_l+0x854>)
 800824c:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8008250:	bfb8      	it	lt
 8008252:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8008254:	429d      	cmp	r5, r3
 8008256:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800825a:	f280 80af 	bge.w	80083bc <_strtod_l+0x834>
 800825e:	1b5b      	subs	r3, r3, r5
 8008260:	2b1f      	cmp	r3, #31
 8008262:	eba2 0203 	sub.w	r2, r2, r3
 8008266:	f04f 0701 	mov.w	r7, #1
 800826a:	f300 809c 	bgt.w	80083a6 <_strtod_l+0x81e>
 800826e:	2500      	movs	r5, #0
 8008270:	fa07 f303 	lsl.w	r3, r7, r3
 8008274:	930f      	str	r3, [sp, #60]	; 0x3c
 8008276:	18b7      	adds	r7, r6, r2
 8008278:	9b05      	ldr	r3, [sp, #20]
 800827a:	42be      	cmp	r6, r7
 800827c:	4414      	add	r4, r2
 800827e:	441c      	add	r4, r3
 8008280:	4633      	mov	r3, r6
 8008282:	bfa8      	it	ge
 8008284:	463b      	movge	r3, r7
 8008286:	42a3      	cmp	r3, r4
 8008288:	bfa8      	it	ge
 800828a:	4623      	movge	r3, r4
 800828c:	2b00      	cmp	r3, #0
 800828e:	bfc2      	ittt	gt
 8008290:	1aff      	subgt	r7, r7, r3
 8008292:	1ae4      	subgt	r4, r4, r3
 8008294:	1af6      	subgt	r6, r6, r3
 8008296:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008298:	b1bb      	cbz	r3, 80082ca <_strtod_l+0x742>
 800829a:	461a      	mov	r2, r3
 800829c:	9904      	ldr	r1, [sp, #16]
 800829e:	4658      	mov	r0, fp
 80082a0:	f001 f952 	bl	8009548 <__pow5mult>
 80082a4:	9004      	str	r0, [sp, #16]
 80082a6:	2800      	cmp	r0, #0
 80082a8:	f43f ae90 	beq.w	8007fcc <_strtod_l+0x444>
 80082ac:	4601      	mov	r1, r0
 80082ae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80082b0:	4658      	mov	r0, fp
 80082b2:	f001 f8b4 	bl	800941e <__multiply>
 80082b6:	9009      	str	r0, [sp, #36]	; 0x24
 80082b8:	2800      	cmp	r0, #0
 80082ba:	f43f ae87 	beq.w	8007fcc <_strtod_l+0x444>
 80082be:	991c      	ldr	r1, [sp, #112]	; 0x70
 80082c0:	4658      	mov	r0, fp
 80082c2:	f000 ffc5 	bl	8009250 <_Bfree>
 80082c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082c8:	931c      	str	r3, [sp, #112]	; 0x70
 80082ca:	2f00      	cmp	r7, #0
 80082cc:	dc7a      	bgt.n	80083c4 <_strtod_l+0x83c>
 80082ce:	9b07      	ldr	r3, [sp, #28]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	dd08      	ble.n	80082e6 <_strtod_l+0x75e>
 80082d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80082d6:	9906      	ldr	r1, [sp, #24]
 80082d8:	4658      	mov	r0, fp
 80082da:	f001 f935 	bl	8009548 <__pow5mult>
 80082de:	9006      	str	r0, [sp, #24]
 80082e0:	2800      	cmp	r0, #0
 80082e2:	f43f ae73 	beq.w	8007fcc <_strtod_l+0x444>
 80082e6:	2c00      	cmp	r4, #0
 80082e8:	dd08      	ble.n	80082fc <_strtod_l+0x774>
 80082ea:	4622      	mov	r2, r4
 80082ec:	9906      	ldr	r1, [sp, #24]
 80082ee:	4658      	mov	r0, fp
 80082f0:	f001 f978 	bl	80095e4 <__lshift>
 80082f4:	9006      	str	r0, [sp, #24]
 80082f6:	2800      	cmp	r0, #0
 80082f8:	f43f ae68 	beq.w	8007fcc <_strtod_l+0x444>
 80082fc:	2e00      	cmp	r6, #0
 80082fe:	dd08      	ble.n	8008312 <_strtod_l+0x78a>
 8008300:	4632      	mov	r2, r6
 8008302:	9904      	ldr	r1, [sp, #16]
 8008304:	4658      	mov	r0, fp
 8008306:	f001 f96d 	bl	80095e4 <__lshift>
 800830a:	9004      	str	r0, [sp, #16]
 800830c:	2800      	cmp	r0, #0
 800830e:	f43f ae5d 	beq.w	8007fcc <_strtod_l+0x444>
 8008312:	9a06      	ldr	r2, [sp, #24]
 8008314:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008316:	4658      	mov	r0, fp
 8008318:	f001 f9d2 	bl	80096c0 <__mdiff>
 800831c:	4680      	mov	r8, r0
 800831e:	2800      	cmp	r0, #0
 8008320:	f43f ae54 	beq.w	8007fcc <_strtod_l+0x444>
 8008324:	2400      	movs	r4, #0
 8008326:	68c3      	ldr	r3, [r0, #12]
 8008328:	9904      	ldr	r1, [sp, #16]
 800832a:	60c4      	str	r4, [r0, #12]
 800832c:	930c      	str	r3, [sp, #48]	; 0x30
 800832e:	f001 f9ad 	bl	800968c <__mcmp>
 8008332:	42a0      	cmp	r0, r4
 8008334:	da54      	bge.n	80083e0 <_strtod_l+0x858>
 8008336:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008338:	b9f3      	cbnz	r3, 8008378 <_strtod_l+0x7f0>
 800833a:	f1b9 0f00 	cmp.w	r9, #0
 800833e:	d11b      	bne.n	8008378 <_strtod_l+0x7f0>
 8008340:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8008344:	b9c3      	cbnz	r3, 8008378 <_strtod_l+0x7f0>
 8008346:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800834a:	0d1b      	lsrs	r3, r3, #20
 800834c:	051b      	lsls	r3, r3, #20
 800834e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008352:	d911      	bls.n	8008378 <_strtod_l+0x7f0>
 8008354:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8008358:	b91b      	cbnz	r3, 8008362 <_strtod_l+0x7da>
 800835a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800835e:	2b01      	cmp	r3, #1
 8008360:	dd0a      	ble.n	8008378 <_strtod_l+0x7f0>
 8008362:	4641      	mov	r1, r8
 8008364:	2201      	movs	r2, #1
 8008366:	4658      	mov	r0, fp
 8008368:	f001 f93c 	bl	80095e4 <__lshift>
 800836c:	9904      	ldr	r1, [sp, #16]
 800836e:	4680      	mov	r8, r0
 8008370:	f001 f98c 	bl	800968c <__mcmp>
 8008374:	2800      	cmp	r0, #0
 8008376:	dc68      	bgt.n	800844a <_strtod_l+0x8c2>
 8008378:	9b05      	ldr	r3, [sp, #20]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d172      	bne.n	8008464 <_strtod_l+0x8dc>
 800837e:	e630      	b.n	8007fe2 <_strtod_l+0x45a>
 8008380:	f018 0f01 	tst.w	r8, #1
 8008384:	d004      	beq.n	8008390 <_strtod_l+0x808>
 8008386:	e9d5 2300 	ldrd	r2, r3, [r5]
 800838a:	f7f8 f8a5 	bl	80004d8 <__aeabi_dmul>
 800838e:	2301      	movs	r3, #1
 8008390:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008394:	3508      	adds	r5, #8
 8008396:	e6dc      	b.n	8008152 <_strtod_l+0x5ca>
 8008398:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800839c:	fa02 f303 	lsl.w	r3, r2, r3
 80083a0:	ea03 0909 	and.w	r9, r3, r9
 80083a4:	e6f6      	b.n	8008194 <_strtod_l+0x60c>
 80083a6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80083aa:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80083ae:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80083b2:	35e2      	adds	r5, #226	; 0xe2
 80083b4:	fa07 f505 	lsl.w	r5, r7, r5
 80083b8:	970f      	str	r7, [sp, #60]	; 0x3c
 80083ba:	e75c      	b.n	8008276 <_strtod_l+0x6ee>
 80083bc:	2301      	movs	r3, #1
 80083be:	2500      	movs	r5, #0
 80083c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80083c2:	e758      	b.n	8008276 <_strtod_l+0x6ee>
 80083c4:	463a      	mov	r2, r7
 80083c6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80083c8:	4658      	mov	r0, fp
 80083ca:	f001 f90b 	bl	80095e4 <__lshift>
 80083ce:	901c      	str	r0, [sp, #112]	; 0x70
 80083d0:	2800      	cmp	r0, #0
 80083d2:	f47f af7c 	bne.w	80082ce <_strtod_l+0x746>
 80083d6:	e5f9      	b.n	8007fcc <_strtod_l+0x444>
 80083d8:	0800b878 	.word	0x0800b878
 80083dc:	fffffc02 	.word	0xfffffc02
 80083e0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80083e4:	f040 8089 	bne.w	80084fa <_strtod_l+0x972>
 80083e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083ea:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80083ee:	b342      	cbz	r2, 8008442 <_strtod_l+0x8ba>
 80083f0:	4aaf      	ldr	r2, [pc, #700]	; (80086b0 <_strtod_l+0xb28>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d156      	bne.n	80084a4 <_strtod_l+0x91c>
 80083f6:	9b05      	ldr	r3, [sp, #20]
 80083f8:	4648      	mov	r0, r9
 80083fa:	b1eb      	cbz	r3, 8008438 <_strtod_l+0x8b0>
 80083fc:	4653      	mov	r3, sl
 80083fe:	4aad      	ldr	r2, [pc, #692]	; (80086b4 <_strtod_l+0xb2c>)
 8008400:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008404:	401a      	ands	r2, r3
 8008406:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800840a:	d818      	bhi.n	800843e <_strtod_l+0x8b6>
 800840c:	0d12      	lsrs	r2, r2, #20
 800840e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008412:	fa01 f303 	lsl.w	r3, r1, r3
 8008416:	4298      	cmp	r0, r3
 8008418:	d144      	bne.n	80084a4 <_strtod_l+0x91c>
 800841a:	4ba7      	ldr	r3, [pc, #668]	; (80086b8 <_strtod_l+0xb30>)
 800841c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800841e:	429a      	cmp	r2, r3
 8008420:	d102      	bne.n	8008428 <_strtod_l+0x8a0>
 8008422:	3001      	adds	r0, #1
 8008424:	f43f add2 	beq.w	8007fcc <_strtod_l+0x444>
 8008428:	4ba2      	ldr	r3, [pc, #648]	; (80086b4 <_strtod_l+0xb2c>)
 800842a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800842c:	f04f 0900 	mov.w	r9, #0
 8008430:	401a      	ands	r2, r3
 8008432:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8008436:	e79f      	b.n	8008378 <_strtod_l+0x7f0>
 8008438:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800843c:	e7eb      	b.n	8008416 <_strtod_l+0x88e>
 800843e:	460b      	mov	r3, r1
 8008440:	e7e9      	b.n	8008416 <_strtod_l+0x88e>
 8008442:	bb7b      	cbnz	r3, 80084a4 <_strtod_l+0x91c>
 8008444:	f1b9 0f00 	cmp.w	r9, #0
 8008448:	d12c      	bne.n	80084a4 <_strtod_l+0x91c>
 800844a:	9905      	ldr	r1, [sp, #20]
 800844c:	4653      	mov	r3, sl
 800844e:	4a99      	ldr	r2, [pc, #612]	; (80086b4 <_strtod_l+0xb2c>)
 8008450:	b1f1      	cbz	r1, 8008490 <_strtod_l+0x908>
 8008452:	ea02 010a 	and.w	r1, r2, sl
 8008456:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800845a:	dc19      	bgt.n	8008490 <_strtod_l+0x908>
 800845c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008460:	f77f ae51 	ble.w	8008106 <_strtod_l+0x57e>
 8008464:	2300      	movs	r3, #0
 8008466:	4a95      	ldr	r2, [pc, #596]	; (80086bc <_strtod_l+0xb34>)
 8008468:	4648      	mov	r0, r9
 800846a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800846e:	4651      	mov	r1, sl
 8008470:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008474:	f7f8 f830 	bl	80004d8 <__aeabi_dmul>
 8008478:	4681      	mov	r9, r0
 800847a:	468a      	mov	sl, r1
 800847c:	2900      	cmp	r1, #0
 800847e:	f47f adb0 	bne.w	8007fe2 <_strtod_l+0x45a>
 8008482:	2800      	cmp	r0, #0
 8008484:	f47f adad 	bne.w	8007fe2 <_strtod_l+0x45a>
 8008488:	2322      	movs	r3, #34	; 0x22
 800848a:	f8cb 3000 	str.w	r3, [fp]
 800848e:	e5a8      	b.n	8007fe2 <_strtod_l+0x45a>
 8008490:	4013      	ands	r3, r2
 8008492:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008496:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 800849a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800849e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80084a2:	e769      	b.n	8008378 <_strtod_l+0x7f0>
 80084a4:	b19d      	cbz	r5, 80084ce <_strtod_l+0x946>
 80084a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084a8:	421d      	tst	r5, r3
 80084aa:	f43f af65 	beq.w	8008378 <_strtod_l+0x7f0>
 80084ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084b0:	9a05      	ldr	r2, [sp, #20]
 80084b2:	4648      	mov	r0, r9
 80084b4:	4651      	mov	r1, sl
 80084b6:	b173      	cbz	r3, 80084d6 <_strtod_l+0x94e>
 80084b8:	f7ff fb43 	bl	8007b42 <sulp>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084c4:	f7f7 fe52 	bl	800016c <__adddf3>
 80084c8:	4681      	mov	r9, r0
 80084ca:	468a      	mov	sl, r1
 80084cc:	e754      	b.n	8008378 <_strtod_l+0x7f0>
 80084ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084d0:	ea13 0f09 	tst.w	r3, r9
 80084d4:	e7e9      	b.n	80084aa <_strtod_l+0x922>
 80084d6:	f7ff fb34 	bl	8007b42 <sulp>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084e2:	f7f7 fe41 	bl	8000168 <__aeabi_dsub>
 80084e6:	2200      	movs	r2, #0
 80084e8:	2300      	movs	r3, #0
 80084ea:	4681      	mov	r9, r0
 80084ec:	468a      	mov	sl, r1
 80084ee:	f7f8 fa5b 	bl	80009a8 <__aeabi_dcmpeq>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	f47f ae07 	bne.w	8008106 <_strtod_l+0x57e>
 80084f8:	e73e      	b.n	8008378 <_strtod_l+0x7f0>
 80084fa:	9904      	ldr	r1, [sp, #16]
 80084fc:	4640      	mov	r0, r8
 80084fe:	f001 fa02 	bl	8009906 <__ratio>
 8008502:	2200      	movs	r2, #0
 8008504:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008508:	4606      	mov	r6, r0
 800850a:	460f      	mov	r7, r1
 800850c:	f7f8 fa60 	bl	80009d0 <__aeabi_dcmple>
 8008510:	2800      	cmp	r0, #0
 8008512:	d075      	beq.n	8008600 <_strtod_l+0xa78>
 8008514:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008516:	2b00      	cmp	r3, #0
 8008518:	d047      	beq.n	80085aa <_strtod_l+0xa22>
 800851a:	2600      	movs	r6, #0
 800851c:	4f68      	ldr	r7, [pc, #416]	; (80086c0 <_strtod_l+0xb38>)
 800851e:	4d68      	ldr	r5, [pc, #416]	; (80086c0 <_strtod_l+0xb38>)
 8008520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008522:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008526:	0d1b      	lsrs	r3, r3, #20
 8008528:	051b      	lsls	r3, r3, #20
 800852a:	930f      	str	r3, [sp, #60]	; 0x3c
 800852c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800852e:	4b65      	ldr	r3, [pc, #404]	; (80086c4 <_strtod_l+0xb3c>)
 8008530:	429a      	cmp	r2, r3
 8008532:	f040 80cf 	bne.w	80086d4 <_strtod_l+0xb4c>
 8008536:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800853a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800853e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008540:	4648      	mov	r0, r9
 8008542:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8008546:	4651      	mov	r1, sl
 8008548:	f001 f918 	bl	800977c <__ulp>
 800854c:	4602      	mov	r2, r0
 800854e:	460b      	mov	r3, r1
 8008550:	4630      	mov	r0, r6
 8008552:	4639      	mov	r1, r7
 8008554:	f7f7 ffc0 	bl	80004d8 <__aeabi_dmul>
 8008558:	464a      	mov	r2, r9
 800855a:	4653      	mov	r3, sl
 800855c:	f7f7 fe06 	bl	800016c <__adddf3>
 8008560:	460b      	mov	r3, r1
 8008562:	4954      	ldr	r1, [pc, #336]	; (80086b4 <_strtod_l+0xb2c>)
 8008564:	4a58      	ldr	r2, [pc, #352]	; (80086c8 <_strtod_l+0xb40>)
 8008566:	4019      	ands	r1, r3
 8008568:	4291      	cmp	r1, r2
 800856a:	4681      	mov	r9, r0
 800856c:	d95e      	bls.n	800862c <_strtod_l+0xaa4>
 800856e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008570:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008574:	4293      	cmp	r3, r2
 8008576:	d103      	bne.n	8008580 <_strtod_l+0x9f8>
 8008578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800857a:	3301      	adds	r3, #1
 800857c:	f43f ad26 	beq.w	8007fcc <_strtod_l+0x444>
 8008580:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8008584:	f8df a130 	ldr.w	sl, [pc, #304]	; 80086b8 <_strtod_l+0xb30>
 8008588:	991c      	ldr	r1, [sp, #112]	; 0x70
 800858a:	4658      	mov	r0, fp
 800858c:	f000 fe60 	bl	8009250 <_Bfree>
 8008590:	9906      	ldr	r1, [sp, #24]
 8008592:	4658      	mov	r0, fp
 8008594:	f000 fe5c 	bl	8009250 <_Bfree>
 8008598:	9904      	ldr	r1, [sp, #16]
 800859a:	4658      	mov	r0, fp
 800859c:	f000 fe58 	bl	8009250 <_Bfree>
 80085a0:	4641      	mov	r1, r8
 80085a2:	4658      	mov	r0, fp
 80085a4:	f000 fe54 	bl	8009250 <_Bfree>
 80085a8:	e617      	b.n	80081da <_strtod_l+0x652>
 80085aa:	f1b9 0f00 	cmp.w	r9, #0
 80085ae:	d119      	bne.n	80085e4 <_strtod_l+0xa5c>
 80085b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085b6:	b9e3      	cbnz	r3, 80085f2 <_strtod_l+0xa6a>
 80085b8:	2200      	movs	r2, #0
 80085ba:	4b41      	ldr	r3, [pc, #260]	; (80086c0 <_strtod_l+0xb38>)
 80085bc:	4630      	mov	r0, r6
 80085be:	4639      	mov	r1, r7
 80085c0:	f7f8 f9fc 	bl	80009bc <__aeabi_dcmplt>
 80085c4:	b9c8      	cbnz	r0, 80085fa <_strtod_l+0xa72>
 80085c6:	2200      	movs	r2, #0
 80085c8:	4b40      	ldr	r3, [pc, #256]	; (80086cc <_strtod_l+0xb44>)
 80085ca:	4630      	mov	r0, r6
 80085cc:	4639      	mov	r1, r7
 80085ce:	f7f7 ff83 	bl	80004d8 <__aeabi_dmul>
 80085d2:	4604      	mov	r4, r0
 80085d4:	460d      	mov	r5, r1
 80085d6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80085da:	9418      	str	r4, [sp, #96]	; 0x60
 80085dc:	9319      	str	r3, [sp, #100]	; 0x64
 80085de:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 80085e2:	e79d      	b.n	8008520 <_strtod_l+0x998>
 80085e4:	f1b9 0f01 	cmp.w	r9, #1
 80085e8:	d103      	bne.n	80085f2 <_strtod_l+0xa6a>
 80085ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f43f ad8a 	beq.w	8008106 <_strtod_l+0x57e>
 80085f2:	2600      	movs	r6, #0
 80085f4:	4f36      	ldr	r7, [pc, #216]	; (80086d0 <_strtod_l+0xb48>)
 80085f6:	2400      	movs	r4, #0
 80085f8:	e791      	b.n	800851e <_strtod_l+0x996>
 80085fa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80085fc:	4d33      	ldr	r5, [pc, #204]	; (80086cc <_strtod_l+0xb44>)
 80085fe:	e7ea      	b.n	80085d6 <_strtod_l+0xa4e>
 8008600:	4b32      	ldr	r3, [pc, #200]	; (80086cc <_strtod_l+0xb44>)
 8008602:	2200      	movs	r2, #0
 8008604:	4630      	mov	r0, r6
 8008606:	4639      	mov	r1, r7
 8008608:	f7f7 ff66 	bl	80004d8 <__aeabi_dmul>
 800860c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800860e:	4604      	mov	r4, r0
 8008610:	460d      	mov	r5, r1
 8008612:	b933      	cbnz	r3, 8008622 <_strtod_l+0xa9a>
 8008614:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008618:	9010      	str	r0, [sp, #64]	; 0x40
 800861a:	9311      	str	r3, [sp, #68]	; 0x44
 800861c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008620:	e77e      	b.n	8008520 <_strtod_l+0x998>
 8008622:	4602      	mov	r2, r0
 8008624:	460b      	mov	r3, r1
 8008626:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800862a:	e7f7      	b.n	800861c <_strtod_l+0xa94>
 800862c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8008630:	9b05      	ldr	r3, [sp, #20]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d1a8      	bne.n	8008588 <_strtod_l+0xa00>
 8008636:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800863a:	0d1b      	lsrs	r3, r3, #20
 800863c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800863e:	051b      	lsls	r3, r3, #20
 8008640:	429a      	cmp	r2, r3
 8008642:	4656      	mov	r6, sl
 8008644:	d1a0      	bne.n	8008588 <_strtod_l+0xa00>
 8008646:	4629      	mov	r1, r5
 8008648:	4620      	mov	r0, r4
 800864a:	f7f8 f9df 	bl	8000a0c <__aeabi_d2iz>
 800864e:	f7f7 fed9 	bl	8000404 <__aeabi_i2d>
 8008652:	460b      	mov	r3, r1
 8008654:	4602      	mov	r2, r0
 8008656:	4629      	mov	r1, r5
 8008658:	4620      	mov	r0, r4
 800865a:	f7f7 fd85 	bl	8000168 <__aeabi_dsub>
 800865e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008660:	4604      	mov	r4, r0
 8008662:	460d      	mov	r5, r1
 8008664:	b933      	cbnz	r3, 8008674 <_strtod_l+0xaec>
 8008666:	f1b9 0f00 	cmp.w	r9, #0
 800866a:	d103      	bne.n	8008674 <_strtod_l+0xaec>
 800866c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8008670:	2e00      	cmp	r6, #0
 8008672:	d06a      	beq.n	800874a <_strtod_l+0xbc2>
 8008674:	a30a      	add	r3, pc, #40	; (adr r3, 80086a0 <_strtod_l+0xb18>)
 8008676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867a:	4620      	mov	r0, r4
 800867c:	4629      	mov	r1, r5
 800867e:	f7f8 f99d 	bl	80009bc <__aeabi_dcmplt>
 8008682:	2800      	cmp	r0, #0
 8008684:	f47f acad 	bne.w	8007fe2 <_strtod_l+0x45a>
 8008688:	a307      	add	r3, pc, #28	; (adr r3, 80086a8 <_strtod_l+0xb20>)
 800868a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868e:	4620      	mov	r0, r4
 8008690:	4629      	mov	r1, r5
 8008692:	f7f8 f9b1 	bl	80009f8 <__aeabi_dcmpgt>
 8008696:	2800      	cmp	r0, #0
 8008698:	f43f af76 	beq.w	8008588 <_strtod_l+0xa00>
 800869c:	e4a1      	b.n	8007fe2 <_strtod_l+0x45a>
 800869e:	bf00      	nop
 80086a0:	94a03595 	.word	0x94a03595
 80086a4:	3fdfffff 	.word	0x3fdfffff
 80086a8:	35afe535 	.word	0x35afe535
 80086ac:	3fe00000 	.word	0x3fe00000
 80086b0:	000fffff 	.word	0x000fffff
 80086b4:	7ff00000 	.word	0x7ff00000
 80086b8:	7fefffff 	.word	0x7fefffff
 80086bc:	39500000 	.word	0x39500000
 80086c0:	3ff00000 	.word	0x3ff00000
 80086c4:	7fe00000 	.word	0x7fe00000
 80086c8:	7c9fffff 	.word	0x7c9fffff
 80086cc:	3fe00000 	.word	0x3fe00000
 80086d0:	bff00000 	.word	0xbff00000
 80086d4:	9b05      	ldr	r3, [sp, #20]
 80086d6:	b313      	cbz	r3, 800871e <_strtod_l+0xb96>
 80086d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086da:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80086de:	d81e      	bhi.n	800871e <_strtod_l+0xb96>
 80086e0:	a325      	add	r3, pc, #148	; (adr r3, 8008778 <_strtod_l+0xbf0>)
 80086e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e6:	4620      	mov	r0, r4
 80086e8:	4629      	mov	r1, r5
 80086ea:	f7f8 f971 	bl	80009d0 <__aeabi_dcmple>
 80086ee:	b190      	cbz	r0, 8008716 <_strtod_l+0xb8e>
 80086f0:	4629      	mov	r1, r5
 80086f2:	4620      	mov	r0, r4
 80086f4:	f7f8 f9b2 	bl	8000a5c <__aeabi_d2uiz>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	bf08      	it	eq
 80086fc:	2001      	moveq	r0, #1
 80086fe:	f7f7 fe71 	bl	80003e4 <__aeabi_ui2d>
 8008702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008704:	4604      	mov	r4, r0
 8008706:	460d      	mov	r5, r1
 8008708:	b9d3      	cbnz	r3, 8008740 <_strtod_l+0xbb8>
 800870a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800870e:	9012      	str	r0, [sp, #72]	; 0x48
 8008710:	9313      	str	r3, [sp, #76]	; 0x4c
 8008712:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008716:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008718:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800871c:	1a9f      	subs	r7, r3, r2
 800871e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008722:	f001 f82b 	bl	800977c <__ulp>
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	4630      	mov	r0, r6
 800872c:	4639      	mov	r1, r7
 800872e:	f7f7 fed3 	bl	80004d8 <__aeabi_dmul>
 8008732:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008736:	f7f7 fd19 	bl	800016c <__adddf3>
 800873a:	4681      	mov	r9, r0
 800873c:	468a      	mov	sl, r1
 800873e:	e777      	b.n	8008630 <_strtod_l+0xaa8>
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008748:	e7e3      	b.n	8008712 <_strtod_l+0xb8a>
 800874a:	a30d      	add	r3, pc, #52	; (adr r3, 8008780 <_strtod_l+0xbf8>)
 800874c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008750:	f7f8 f934 	bl	80009bc <__aeabi_dcmplt>
 8008754:	e79f      	b.n	8008696 <_strtod_l+0xb0e>
 8008756:	2300      	movs	r3, #0
 8008758:	930d      	str	r3, [sp, #52]	; 0x34
 800875a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800875c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800875e:	6013      	str	r3, [r2, #0]
 8008760:	f7ff ba55 	b.w	8007c0e <_strtod_l+0x86>
 8008764:	2b65      	cmp	r3, #101	; 0x65
 8008766:	f04f 0200 	mov.w	r2, #0
 800876a:	f43f ab42 	beq.w	8007df2 <_strtod_l+0x26a>
 800876e:	2101      	movs	r1, #1
 8008770:	4614      	mov	r4, r2
 8008772:	9105      	str	r1, [sp, #20]
 8008774:	f7ff babf 	b.w	8007cf6 <_strtod_l+0x16e>
 8008778:	ffc00000 	.word	0xffc00000
 800877c:	41dfffff 	.word	0x41dfffff
 8008780:	94a03595 	.word	0x94a03595
 8008784:	3fcfffff 	.word	0x3fcfffff

08008788 <strtod>:
 8008788:	4b06      	ldr	r3, [pc, #24]	; (80087a4 <strtod+0x1c>)
 800878a:	b410      	push	{r4}
 800878c:	681c      	ldr	r4, [r3, #0]
 800878e:	4a06      	ldr	r2, [pc, #24]	; (80087a8 <strtod+0x20>)
 8008790:	6a23      	ldr	r3, [r4, #32]
 8008792:	2b00      	cmp	r3, #0
 8008794:	bf08      	it	eq
 8008796:	4613      	moveq	r3, r2
 8008798:	460a      	mov	r2, r1
 800879a:	4601      	mov	r1, r0
 800879c:	4620      	mov	r0, r4
 800879e:	bc10      	pop	{r4}
 80087a0:	f7ff b9f2 	b.w	8007b88 <_strtod_l>
 80087a4:	2000001c 	.word	0x2000001c
 80087a8:	20000080 	.word	0x20000080

080087ac <_strtol_l.isra.0>:
 80087ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087b0:	4680      	mov	r8, r0
 80087b2:	4689      	mov	r9, r1
 80087b4:	4692      	mov	sl, r2
 80087b6:	461e      	mov	r6, r3
 80087b8:	460f      	mov	r7, r1
 80087ba:	463d      	mov	r5, r7
 80087bc:	9808      	ldr	r0, [sp, #32]
 80087be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087c2:	f000 fcef 	bl	80091a4 <__locale_ctype_ptr_l>
 80087c6:	4420      	add	r0, r4
 80087c8:	7843      	ldrb	r3, [r0, #1]
 80087ca:	f013 0308 	ands.w	r3, r3, #8
 80087ce:	d132      	bne.n	8008836 <_strtol_l.isra.0+0x8a>
 80087d0:	2c2d      	cmp	r4, #45	; 0x2d
 80087d2:	d132      	bne.n	800883a <_strtol_l.isra.0+0x8e>
 80087d4:	2201      	movs	r2, #1
 80087d6:	787c      	ldrb	r4, [r7, #1]
 80087d8:	1cbd      	adds	r5, r7, #2
 80087da:	2e00      	cmp	r6, #0
 80087dc:	d05d      	beq.n	800889a <_strtol_l.isra.0+0xee>
 80087de:	2e10      	cmp	r6, #16
 80087e0:	d109      	bne.n	80087f6 <_strtol_l.isra.0+0x4a>
 80087e2:	2c30      	cmp	r4, #48	; 0x30
 80087e4:	d107      	bne.n	80087f6 <_strtol_l.isra.0+0x4a>
 80087e6:	782b      	ldrb	r3, [r5, #0]
 80087e8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80087ec:	2b58      	cmp	r3, #88	; 0x58
 80087ee:	d14f      	bne.n	8008890 <_strtol_l.isra.0+0xe4>
 80087f0:	2610      	movs	r6, #16
 80087f2:	786c      	ldrb	r4, [r5, #1]
 80087f4:	3502      	adds	r5, #2
 80087f6:	2a00      	cmp	r2, #0
 80087f8:	bf14      	ite	ne
 80087fa:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80087fe:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008802:	2700      	movs	r7, #0
 8008804:	fbb1 fcf6 	udiv	ip, r1, r6
 8008808:	4638      	mov	r0, r7
 800880a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800880e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008812:	2b09      	cmp	r3, #9
 8008814:	d817      	bhi.n	8008846 <_strtol_l.isra.0+0x9a>
 8008816:	461c      	mov	r4, r3
 8008818:	42a6      	cmp	r6, r4
 800881a:	dd23      	ble.n	8008864 <_strtol_l.isra.0+0xb8>
 800881c:	1c7b      	adds	r3, r7, #1
 800881e:	d007      	beq.n	8008830 <_strtol_l.isra.0+0x84>
 8008820:	4584      	cmp	ip, r0
 8008822:	d31c      	bcc.n	800885e <_strtol_l.isra.0+0xb2>
 8008824:	d101      	bne.n	800882a <_strtol_l.isra.0+0x7e>
 8008826:	45a6      	cmp	lr, r4
 8008828:	db19      	blt.n	800885e <_strtol_l.isra.0+0xb2>
 800882a:	2701      	movs	r7, #1
 800882c:	fb00 4006 	mla	r0, r0, r6, r4
 8008830:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008834:	e7eb      	b.n	800880e <_strtol_l.isra.0+0x62>
 8008836:	462f      	mov	r7, r5
 8008838:	e7bf      	b.n	80087ba <_strtol_l.isra.0+0xe>
 800883a:	2c2b      	cmp	r4, #43	; 0x2b
 800883c:	bf04      	itt	eq
 800883e:	1cbd      	addeq	r5, r7, #2
 8008840:	787c      	ldrbeq	r4, [r7, #1]
 8008842:	461a      	mov	r2, r3
 8008844:	e7c9      	b.n	80087da <_strtol_l.isra.0+0x2e>
 8008846:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800884a:	2b19      	cmp	r3, #25
 800884c:	d801      	bhi.n	8008852 <_strtol_l.isra.0+0xa6>
 800884e:	3c37      	subs	r4, #55	; 0x37
 8008850:	e7e2      	b.n	8008818 <_strtol_l.isra.0+0x6c>
 8008852:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008856:	2b19      	cmp	r3, #25
 8008858:	d804      	bhi.n	8008864 <_strtol_l.isra.0+0xb8>
 800885a:	3c57      	subs	r4, #87	; 0x57
 800885c:	e7dc      	b.n	8008818 <_strtol_l.isra.0+0x6c>
 800885e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008862:	e7e5      	b.n	8008830 <_strtol_l.isra.0+0x84>
 8008864:	1c7b      	adds	r3, r7, #1
 8008866:	d108      	bne.n	800887a <_strtol_l.isra.0+0xce>
 8008868:	2322      	movs	r3, #34	; 0x22
 800886a:	4608      	mov	r0, r1
 800886c:	f8c8 3000 	str.w	r3, [r8]
 8008870:	f1ba 0f00 	cmp.w	sl, #0
 8008874:	d107      	bne.n	8008886 <_strtol_l.isra.0+0xda>
 8008876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800887a:	b102      	cbz	r2, 800887e <_strtol_l.isra.0+0xd2>
 800887c:	4240      	negs	r0, r0
 800887e:	f1ba 0f00 	cmp.w	sl, #0
 8008882:	d0f8      	beq.n	8008876 <_strtol_l.isra.0+0xca>
 8008884:	b10f      	cbz	r7, 800888a <_strtol_l.isra.0+0xde>
 8008886:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800888a:	f8ca 9000 	str.w	r9, [sl]
 800888e:	e7f2      	b.n	8008876 <_strtol_l.isra.0+0xca>
 8008890:	2430      	movs	r4, #48	; 0x30
 8008892:	2e00      	cmp	r6, #0
 8008894:	d1af      	bne.n	80087f6 <_strtol_l.isra.0+0x4a>
 8008896:	2608      	movs	r6, #8
 8008898:	e7ad      	b.n	80087f6 <_strtol_l.isra.0+0x4a>
 800889a:	2c30      	cmp	r4, #48	; 0x30
 800889c:	d0a3      	beq.n	80087e6 <_strtol_l.isra.0+0x3a>
 800889e:	260a      	movs	r6, #10
 80088a0:	e7a9      	b.n	80087f6 <_strtol_l.isra.0+0x4a>
	...

080088a4 <strtol>:
 80088a4:	4b08      	ldr	r3, [pc, #32]	; (80088c8 <strtol+0x24>)
 80088a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088a8:	681c      	ldr	r4, [r3, #0]
 80088aa:	4d08      	ldr	r5, [pc, #32]	; (80088cc <strtol+0x28>)
 80088ac:	6a23      	ldr	r3, [r4, #32]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bf08      	it	eq
 80088b2:	462b      	moveq	r3, r5
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	4613      	mov	r3, r2
 80088b8:	460a      	mov	r2, r1
 80088ba:	4601      	mov	r1, r0
 80088bc:	4620      	mov	r0, r4
 80088be:	f7ff ff75 	bl	80087ac <_strtol_l.isra.0>
 80088c2:	b003      	add	sp, #12
 80088c4:	bd30      	pop	{r4, r5, pc}
 80088c6:	bf00      	nop
 80088c8:	2000001c 	.word	0x2000001c
 80088cc:	20000080 	.word	0x20000080

080088d0 <print_e>:
 80088d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088d2:	b08b      	sub	sp, #44	; 0x2c
 80088d4:	460f      	mov	r7, r1
 80088d6:	a908      	add	r1, sp, #32
 80088d8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80088da:	9104      	str	r1, [sp, #16]
 80088dc:	a907      	add	r1, sp, #28
 80088de:	9103      	str	r1, [sp, #12]
 80088e0:	a909      	add	r1, sp, #36	; 0x24
 80088e2:	9102      	str	r1, [sp, #8]
 80088e4:	1c61      	adds	r1, r4, #1
 80088e6:	9101      	str	r1, [sp, #4]
 80088e8:	2102      	movs	r1, #2
 80088ea:	9100      	str	r1, [sp, #0]
 80088ec:	f89d 6044 	ldrb.w	r6, [sp, #68]	; 0x44
 80088f0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80088f2:	f001 fcb5 	bl	800a260 <_dtoa_r>
 80088f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80088fa:	4601      	mov	r1, r0
 80088fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088fe:	4298      	cmp	r0, r3
 8008900:	d104      	bne.n	800890c <print_e+0x3c>
 8008902:	4638      	mov	r0, r7
 8008904:	f7ff f8fb 	bl	8007afe <strcpy>
 8008908:	b00b      	add	sp, #44	; 0x2c
 800890a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800890c:	780b      	ldrb	r3, [r1, #0]
 800890e:	703b      	strb	r3, [r7, #0]
 8008910:	2d00      	cmp	r5, #0
 8008912:	d142      	bne.n	800899a <print_e+0xca>
 8008914:	2c00      	cmp	r4, #0
 8008916:	d140      	bne.n	800899a <print_e+0xca>
 8008918:	1c7b      	adds	r3, r7, #1
 800891a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800891e:	b10a      	cbz	r2, 8008924 <print_e+0x54>
 8008920:	2c00      	cmp	r4, #0
 8008922:	dc3e      	bgt.n	80089a2 <print_e+0xd2>
 8008924:	2e67      	cmp	r6, #103	; 0x67
 8008926:	d043      	beq.n	80089b0 <print_e+0xe0>
 8008928:	2e47      	cmp	r6, #71	; 0x47
 800892a:	d043      	beq.n	80089b4 <print_e+0xe4>
 800892c:	461a      	mov	r2, r3
 800892e:	2730      	movs	r7, #48	; 0x30
 8008930:	191d      	adds	r5, r3, r4
 8008932:	1aa9      	subs	r1, r5, r2
 8008934:	2900      	cmp	r1, #0
 8008936:	dc38      	bgt.n	80089aa <print_e+0xda>
 8008938:	2c00      	cmp	r4, #0
 800893a:	bfa8      	it	ge
 800893c:	191b      	addge	r3, r3, r4
 800893e:	1e41      	subs	r1, r0, #1
 8008940:	2900      	cmp	r1, #0
 8008942:	9109      	str	r1, [sp, #36]	; 0x24
 8008944:	461a      	mov	r2, r3
 8008946:	bfb7      	itett	lt
 8008948:	212d      	movlt	r1, #45	; 0x2d
 800894a:	212b      	movge	r1, #43	; 0x2b
 800894c:	f1c0 0001 	rsblt	r0, r0, #1
 8008950:	9009      	strlt	r0, [sp, #36]	; 0x24
 8008952:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008954:	f802 6b02 	strb.w	r6, [r2], #2
 8008958:	bfb4      	ite	lt
 800895a:	7059      	strblt	r1, [r3, #1]
 800895c:	7059      	strbge	r1, [r3, #1]
 800895e:	2863      	cmp	r0, #99	; 0x63
 8008960:	dd0b      	ble.n	800897a <print_e+0xaa>
 8008962:	2164      	movs	r1, #100	; 0x64
 8008964:	fb90 f1f1 	sdiv	r1, r0, r1
 8008968:	f101 0430 	add.w	r4, r1, #48	; 0x30
 800896c:	1cda      	adds	r2, r3, #3
 800896e:	709c      	strb	r4, [r3, #2]
 8008970:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8008974:	fb03 0101 	mla	r1, r3, r1, r0
 8008978:	9109      	str	r1, [sp, #36]	; 0x24
 800897a:	230a      	movs	r3, #10
 800897c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800897e:	fb91 f3f3 	sdiv	r3, r1, r3
 8008982:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008986:	7010      	strb	r0, [r2, #0]
 8008988:	f06f 0009 	mvn.w	r0, #9
 800898c:	fb00 1303 	mla	r3, r0, r3, r1
 8008990:	3330      	adds	r3, #48	; 0x30
 8008992:	7053      	strb	r3, [r2, #1]
 8008994:	2300      	movs	r3, #0
 8008996:	7093      	strb	r3, [r2, #2]
 8008998:	e7b6      	b.n	8008908 <print_e+0x38>
 800899a:	222e      	movs	r2, #46	; 0x2e
 800899c:	1cbb      	adds	r3, r7, #2
 800899e:	707a      	strb	r2, [r7, #1]
 80089a0:	e7bb      	b.n	800891a <print_e+0x4a>
 80089a2:	f803 2b01 	strb.w	r2, [r3], #1
 80089a6:	3c01      	subs	r4, #1
 80089a8:	e7b7      	b.n	800891a <print_e+0x4a>
 80089aa:	f802 7b01 	strb.w	r7, [r2], #1
 80089ae:	e7c0      	b.n	8008932 <print_e+0x62>
 80089b0:	2665      	movs	r6, #101	; 0x65
 80089b2:	e7c4      	b.n	800893e <print_e+0x6e>
 80089b4:	2645      	movs	r6, #69	; 0x45
 80089b6:	e7c2      	b.n	800893e <print_e+0x6e>

080089b8 <_gcvt>:
 80089b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089bc:	4617      	mov	r7, r2
 80089be:	461d      	mov	r5, r3
 80089c0:	b08b      	sub	sp, #44	; 0x2c
 80089c2:	4681      	mov	r9, r0
 80089c4:	e9dd 6412 	ldrd	r6, r4, [sp, #72]	; 0x48
 80089c8:	2200      	movs	r2, #0
 80089ca:	2300      	movs	r3, #0
 80089cc:	4638      	mov	r0, r7
 80089ce:	4629      	mov	r1, r5
 80089d0:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80089d4:	f7f7 fff2 	bl	80009bc <__aeabi_dcmplt>
 80089d8:	b108      	cbz	r0, 80089de <_gcvt+0x26>
 80089da:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80089de:	2200      	movs	r2, #0
 80089e0:	2300      	movs	r3, #0
 80089e2:	4638      	mov	r0, r7
 80089e4:	4629      	mov	r1, r5
 80089e6:	f7f7 ffdf 	bl	80009a8 <__aeabi_dcmpeq>
 80089ea:	b138      	cbz	r0, 80089fc <_gcvt+0x44>
 80089ec:	2330      	movs	r3, #48	; 0x30
 80089ee:	7023      	strb	r3, [r4, #0]
 80089f0:	2300      	movs	r3, #0
 80089f2:	7063      	strb	r3, [r4, #1]
 80089f4:	4620      	mov	r0, r4
 80089f6:	b00b      	add	sp, #44	; 0x2c
 80089f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089fc:	a352      	add	r3, pc, #328	; (adr r3, 8008b48 <_gcvt+0x190>)
 80089fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a02:	4638      	mov	r0, r7
 8008a04:	4629      	mov	r1, r5
 8008a06:	f7f7 ffe3 	bl	80009d0 <__aeabi_dcmple>
 8008a0a:	b168      	cbz	r0, 8008a28 <_gcvt+0x70>
 8008a0c:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8008a10:	3e01      	subs	r6, #1
 8008a12:	9301      	str	r3, [sp, #4]
 8008a14:	f8cd 8008 	str.w	r8, [sp, #8]
 8008a18:	9600      	str	r6, [sp, #0]
 8008a1a:	463a      	mov	r2, r7
 8008a1c:	462b      	mov	r3, r5
 8008a1e:	4621      	mov	r1, r4
 8008a20:	4648      	mov	r0, r9
 8008a22:	f7ff ff55 	bl	80088d0 <print_e>
 8008a26:	e7e5      	b.n	80089f4 <_gcvt+0x3c>
 8008a28:	4630      	mov	r0, r6
 8008a2a:	f000 ff9b 	bl	8009964 <_mprec_log10>
 8008a2e:	463a      	mov	r2, r7
 8008a30:	462b      	mov	r3, r5
 8008a32:	f7f7 ffcd 	bl	80009d0 <__aeabi_dcmple>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	d1e8      	bne.n	8008a0c <_gcvt+0x54>
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	4b44      	ldr	r3, [pc, #272]	; (8008b50 <_gcvt+0x198>)
 8008a3e:	4629      	mov	r1, r5
 8008a40:	4638      	mov	r0, r7
 8008a42:	f7f7 ffbb 	bl	80009bc <__aeabi_dcmplt>
 8008a46:	a909      	add	r1, sp, #36	; 0x24
 8008a48:	aa08      	add	r2, sp, #32
 8008a4a:	ab07      	add	r3, sp, #28
 8008a4c:	e9cd 2103 	strd	r2, r1, [sp, #12]
 8008a50:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8008a54:	b388      	cbz	r0, 8008aba <_gcvt+0x102>
 8008a56:	2303      	movs	r3, #3
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	463a      	mov	r2, r7
 8008a5c:	462b      	mov	r3, r5
 8008a5e:	4648      	mov	r0, r9
 8008a60:	f001 fbfe 	bl	800a260 <_dtoa_r>
 8008a64:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a68:	9a07      	ldr	r2, [sp, #28]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d027      	beq.n	8008abe <_gcvt+0x106>
 8008a6e:	4623      	mov	r3, r4
 8008a70:	4426      	add	r6, r4
 8008a72:	4607      	mov	r7, r0
 8008a74:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008a78:	1af2      	subs	r2, r6, r3
 8008a7a:	9d07      	ldr	r5, [sp, #28]
 8008a7c:	b349      	cbz	r1, 8008ad2 <_gcvt+0x11a>
 8008a7e:	2d00      	cmp	r5, #0
 8008a80:	dc22      	bgt.n	8008ac8 <_gcvt+0x110>
 8008a82:	f1b8 0f00 	cmp.w	r8, #0
 8008a86:	d102      	bne.n	8008a8e <_gcvt+0xd6>
 8008a88:	7839      	ldrb	r1, [r7, #0]
 8008a8a:	2900      	cmp	r1, #0
 8008a8c:	d049      	beq.n	8008b22 <_gcvt+0x16a>
 8008a8e:	429c      	cmp	r4, r3
 8008a90:	bf04      	itt	eq
 8008a92:	2130      	moveq	r1, #48	; 0x30
 8008a94:	7021      	strbeq	r1, [r4, #0]
 8008a96:	f04f 012e 	mov.w	r1, #46	; 0x2e
 8008a9a:	f04f 0000 	mov.w	r0, #0
 8008a9e:	f04f 0630 	mov.w	r6, #48	; 0x30
 8008aa2:	bf08      	it	eq
 8008aa4:	1c63      	addeq	r3, r4, #1
 8008aa6:	7019      	strb	r1, [r3, #0]
 8008aa8:	9907      	ldr	r1, [sp, #28]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	2900      	cmp	r1, #0
 8008aae:	460d      	mov	r5, r1
 8008ab0:	db24      	blt.n	8008afc <_gcvt+0x144>
 8008ab2:	b100      	cbz	r0, 8008ab6 <_gcvt+0xfe>
 8008ab4:	9107      	str	r1, [sp, #28]
 8008ab6:	1e79      	subs	r1, r7, #1
 8008ab8:	e02b      	b.n	8008b12 <_gcvt+0x15a>
 8008aba:	2302      	movs	r3, #2
 8008abc:	e7cc      	b.n	8008a58 <_gcvt+0xa0>
 8008abe:	4601      	mov	r1, r0
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f7ff f81c 	bl	8007afe <strcpy>
 8008ac6:	e795      	b.n	80089f4 <_gcvt+0x3c>
 8008ac8:	3d01      	subs	r5, #1
 8008aca:	f803 1b01 	strb.w	r1, [r3], #1
 8008ace:	9507      	str	r5, [sp, #28]
 8008ad0:	e7cf      	b.n	8008a72 <_gcvt+0xba>
 8008ad2:	1aad      	subs	r5, r5, r2
 8008ad4:	2630      	movs	r6, #48	; 0x30
 8008ad6:	e005      	b.n	8008ae4 <_gcvt+0x12c>
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	dd06      	ble.n	8008aea <_gcvt+0x132>
 8008adc:	2101      	movs	r1, #1
 8008ade:	f803 6b01 	strb.w	r6, [r3], #1
 8008ae2:	3a01      	subs	r2, #1
 8008ae4:	18a8      	adds	r0, r5, r2
 8008ae6:	2800      	cmp	r0, #0
 8008ae8:	dcf6      	bgt.n	8008ad8 <_gcvt+0x120>
 8008aea:	2900      	cmp	r1, #0
 8008aec:	d0c9      	beq.n	8008a82 <_gcvt+0xca>
 8008aee:	9007      	str	r0, [sp, #28]
 8008af0:	e7c7      	b.n	8008a82 <_gcvt+0xca>
 8008af2:	f803 6b01 	strb.w	r6, [r3], #1
 8008af6:	3a01      	subs	r2, #1
 8008af8:	2001      	movs	r0, #1
 8008afa:	e7d7      	b.n	8008aac <_gcvt+0xf4>
 8008afc:	2a00      	cmp	r2, #0
 8008afe:	f101 0101 	add.w	r1, r1, #1
 8008b02:	dcf6      	bgt.n	8008af2 <_gcvt+0x13a>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d0d6      	beq.n	8008ab6 <_gcvt+0xfe>
 8008b08:	9507      	str	r5, [sp, #28]
 8008b0a:	e7d4      	b.n	8008ab6 <_gcvt+0xfe>
 8008b0c:	f803 0b01 	strb.w	r0, [r3], #1
 8008b10:	3a01      	subs	r2, #1
 8008b12:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b16:	b108      	cbz	r0, 8008b1c <_gcvt+0x164>
 8008b18:	2a00      	cmp	r2, #0
 8008b1a:	dcf7      	bgt.n	8008b0c <_gcvt+0x154>
 8008b1c:	f1b8 0f00 	cmp.w	r8, #0
 8008b20:	d10b      	bne.n	8008b3a <_gcvt+0x182>
 8008b22:	2200      	movs	r2, #0
 8008b24:	701a      	strb	r2, [r3, #0]
 8008b26:	e765      	b.n	80089f4 <_gcvt+0x3c>
 8008b28:	f801 6b01 	strb.w	r6, [r1], #1
 8008b2c:	1a68      	subs	r0, r5, r1
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	dcfa      	bgt.n	8008b28 <_gcvt+0x170>
 8008b32:	2a00      	cmp	r2, #0
 8008b34:	bfa8      	it	ge
 8008b36:	189b      	addge	r3, r3, r2
 8008b38:	e7f3      	b.n	8008b22 <_gcvt+0x16a>
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	189d      	adds	r5, r3, r2
 8008b3e:	2630      	movs	r6, #48	; 0x30
 8008b40:	e7f4      	b.n	8008b2c <_gcvt+0x174>
 8008b42:	bf00      	nop
 8008b44:	f3af 8000 	nop.w
 8008b48:	eb1c432d 	.word	0xeb1c432d
 8008b4c:	3f1a36e2 	.word	0x3f1a36e2
 8008b50:	3ff00000 	.word	0x3ff00000

08008b54 <rshift>:
 8008b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b56:	6906      	ldr	r6, [r0, #16]
 8008b58:	114b      	asrs	r3, r1, #5
 8008b5a:	429e      	cmp	r6, r3
 8008b5c:	f100 0414 	add.w	r4, r0, #20
 8008b60:	dd31      	ble.n	8008bc6 <rshift+0x72>
 8008b62:	f011 011f 	ands.w	r1, r1, #31
 8008b66:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008b6a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008b6e:	d108      	bne.n	8008b82 <rshift+0x2e>
 8008b70:	4621      	mov	r1, r4
 8008b72:	42b2      	cmp	r2, r6
 8008b74:	460b      	mov	r3, r1
 8008b76:	d211      	bcs.n	8008b9c <rshift+0x48>
 8008b78:	f852 3b04 	ldr.w	r3, [r2], #4
 8008b7c:	f841 3b04 	str.w	r3, [r1], #4
 8008b80:	e7f7      	b.n	8008b72 <rshift+0x1e>
 8008b82:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008b86:	4623      	mov	r3, r4
 8008b88:	f1c1 0c20 	rsb	ip, r1, #32
 8008b8c:	40cd      	lsrs	r5, r1
 8008b8e:	3204      	adds	r2, #4
 8008b90:	42b2      	cmp	r2, r6
 8008b92:	4617      	mov	r7, r2
 8008b94:	d30d      	bcc.n	8008bb2 <rshift+0x5e>
 8008b96:	601d      	str	r5, [r3, #0]
 8008b98:	b105      	cbz	r5, 8008b9c <rshift+0x48>
 8008b9a:	3304      	adds	r3, #4
 8008b9c:	42a3      	cmp	r3, r4
 8008b9e:	eba3 0204 	sub.w	r2, r3, r4
 8008ba2:	bf08      	it	eq
 8008ba4:	2300      	moveq	r3, #0
 8008ba6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008baa:	6102      	str	r2, [r0, #16]
 8008bac:	bf08      	it	eq
 8008bae:	6143      	streq	r3, [r0, #20]
 8008bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bb2:	683f      	ldr	r7, [r7, #0]
 8008bb4:	fa07 f70c 	lsl.w	r7, r7, ip
 8008bb8:	433d      	orrs	r5, r7
 8008bba:	f843 5b04 	str.w	r5, [r3], #4
 8008bbe:	f852 5b04 	ldr.w	r5, [r2], #4
 8008bc2:	40cd      	lsrs	r5, r1
 8008bc4:	e7e4      	b.n	8008b90 <rshift+0x3c>
 8008bc6:	4623      	mov	r3, r4
 8008bc8:	e7e8      	b.n	8008b9c <rshift+0x48>

08008bca <__hexdig_fun>:
 8008bca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008bce:	2b09      	cmp	r3, #9
 8008bd0:	d802      	bhi.n	8008bd8 <__hexdig_fun+0xe>
 8008bd2:	3820      	subs	r0, #32
 8008bd4:	b2c0      	uxtb	r0, r0
 8008bd6:	4770      	bx	lr
 8008bd8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008bdc:	2b05      	cmp	r3, #5
 8008bde:	d801      	bhi.n	8008be4 <__hexdig_fun+0x1a>
 8008be0:	3847      	subs	r0, #71	; 0x47
 8008be2:	e7f7      	b.n	8008bd4 <__hexdig_fun+0xa>
 8008be4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008be8:	2b05      	cmp	r3, #5
 8008bea:	d801      	bhi.n	8008bf0 <__hexdig_fun+0x26>
 8008bec:	3827      	subs	r0, #39	; 0x27
 8008bee:	e7f1      	b.n	8008bd4 <__hexdig_fun+0xa>
 8008bf0:	2000      	movs	r0, #0
 8008bf2:	4770      	bx	lr

08008bf4 <__gethex>:
 8008bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf8:	b08b      	sub	sp, #44	; 0x2c
 8008bfa:	9002      	str	r0, [sp, #8]
 8008bfc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008bfe:	468a      	mov	sl, r1
 8008c00:	4690      	mov	r8, r2
 8008c02:	9306      	str	r3, [sp, #24]
 8008c04:	f000 fad1 	bl	80091aa <__localeconv_l>
 8008c08:	6803      	ldr	r3, [r0, #0]
 8008c0a:	f04f 0b00 	mov.w	fp, #0
 8008c0e:	4618      	mov	r0, r3
 8008c10:	9303      	str	r3, [sp, #12]
 8008c12:	f7f7 fa9d 	bl	8000150 <strlen>
 8008c16:	9b03      	ldr	r3, [sp, #12]
 8008c18:	9001      	str	r0, [sp, #4]
 8008c1a:	4403      	add	r3, r0
 8008c1c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008c20:	9307      	str	r3, [sp, #28]
 8008c22:	f8da 3000 	ldr.w	r3, [sl]
 8008c26:	3302      	adds	r3, #2
 8008c28:	461f      	mov	r7, r3
 8008c2a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008c2e:	2830      	cmp	r0, #48	; 0x30
 8008c30:	d06c      	beq.n	8008d0c <__gethex+0x118>
 8008c32:	f7ff ffca 	bl	8008bca <__hexdig_fun>
 8008c36:	4604      	mov	r4, r0
 8008c38:	2800      	cmp	r0, #0
 8008c3a:	d16a      	bne.n	8008d12 <__gethex+0x11e>
 8008c3c:	9a01      	ldr	r2, [sp, #4]
 8008c3e:	9903      	ldr	r1, [sp, #12]
 8008c40:	4638      	mov	r0, r7
 8008c42:	f001 fa5f 	bl	800a104 <strncmp>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	d166      	bne.n	8008d18 <__gethex+0x124>
 8008c4a:	9b01      	ldr	r3, [sp, #4]
 8008c4c:	5cf8      	ldrb	r0, [r7, r3]
 8008c4e:	18fe      	adds	r6, r7, r3
 8008c50:	f7ff ffbb 	bl	8008bca <__hexdig_fun>
 8008c54:	2800      	cmp	r0, #0
 8008c56:	d062      	beq.n	8008d1e <__gethex+0x12a>
 8008c58:	4633      	mov	r3, r6
 8008c5a:	7818      	ldrb	r0, [r3, #0]
 8008c5c:	461f      	mov	r7, r3
 8008c5e:	2830      	cmp	r0, #48	; 0x30
 8008c60:	f103 0301 	add.w	r3, r3, #1
 8008c64:	d0f9      	beq.n	8008c5a <__gethex+0x66>
 8008c66:	f7ff ffb0 	bl	8008bca <__hexdig_fun>
 8008c6a:	fab0 f580 	clz	r5, r0
 8008c6e:	4634      	mov	r4, r6
 8008c70:	f04f 0b01 	mov.w	fp, #1
 8008c74:	096d      	lsrs	r5, r5, #5
 8008c76:	463a      	mov	r2, r7
 8008c78:	4616      	mov	r6, r2
 8008c7a:	7830      	ldrb	r0, [r6, #0]
 8008c7c:	3201      	adds	r2, #1
 8008c7e:	f7ff ffa4 	bl	8008bca <__hexdig_fun>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	d1f8      	bne.n	8008c78 <__gethex+0x84>
 8008c86:	9a01      	ldr	r2, [sp, #4]
 8008c88:	9903      	ldr	r1, [sp, #12]
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	f001 fa3a 	bl	800a104 <strncmp>
 8008c90:	b950      	cbnz	r0, 8008ca8 <__gethex+0xb4>
 8008c92:	b954      	cbnz	r4, 8008caa <__gethex+0xb6>
 8008c94:	9b01      	ldr	r3, [sp, #4]
 8008c96:	18f4      	adds	r4, r6, r3
 8008c98:	4622      	mov	r2, r4
 8008c9a:	4616      	mov	r6, r2
 8008c9c:	7830      	ldrb	r0, [r6, #0]
 8008c9e:	3201      	adds	r2, #1
 8008ca0:	f7ff ff93 	bl	8008bca <__hexdig_fun>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	d1f8      	bne.n	8008c9a <__gethex+0xa6>
 8008ca8:	b10c      	cbz	r4, 8008cae <__gethex+0xba>
 8008caa:	1ba4      	subs	r4, r4, r6
 8008cac:	00a4      	lsls	r4, r4, #2
 8008cae:	7833      	ldrb	r3, [r6, #0]
 8008cb0:	2b50      	cmp	r3, #80	; 0x50
 8008cb2:	d001      	beq.n	8008cb8 <__gethex+0xc4>
 8008cb4:	2b70      	cmp	r3, #112	; 0x70
 8008cb6:	d140      	bne.n	8008d3a <__gethex+0x146>
 8008cb8:	7873      	ldrb	r3, [r6, #1]
 8008cba:	2b2b      	cmp	r3, #43	; 0x2b
 8008cbc:	d031      	beq.n	8008d22 <__gethex+0x12e>
 8008cbe:	2b2d      	cmp	r3, #45	; 0x2d
 8008cc0:	d033      	beq.n	8008d2a <__gethex+0x136>
 8008cc2:	f04f 0900 	mov.w	r9, #0
 8008cc6:	1c71      	adds	r1, r6, #1
 8008cc8:	7808      	ldrb	r0, [r1, #0]
 8008cca:	f7ff ff7e 	bl	8008bca <__hexdig_fun>
 8008cce:	1e43      	subs	r3, r0, #1
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	2b18      	cmp	r3, #24
 8008cd4:	d831      	bhi.n	8008d3a <__gethex+0x146>
 8008cd6:	f1a0 0210 	sub.w	r2, r0, #16
 8008cda:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008cde:	f7ff ff74 	bl	8008bca <__hexdig_fun>
 8008ce2:	1e43      	subs	r3, r0, #1
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	2b18      	cmp	r3, #24
 8008ce8:	d922      	bls.n	8008d30 <__gethex+0x13c>
 8008cea:	f1b9 0f00 	cmp.w	r9, #0
 8008cee:	d000      	beq.n	8008cf2 <__gethex+0xfe>
 8008cf0:	4252      	negs	r2, r2
 8008cf2:	4414      	add	r4, r2
 8008cf4:	f8ca 1000 	str.w	r1, [sl]
 8008cf8:	b30d      	cbz	r5, 8008d3e <__gethex+0x14a>
 8008cfa:	f1bb 0f00 	cmp.w	fp, #0
 8008cfe:	bf0c      	ite	eq
 8008d00:	2706      	moveq	r7, #6
 8008d02:	2700      	movne	r7, #0
 8008d04:	4638      	mov	r0, r7
 8008d06:	b00b      	add	sp, #44	; 0x2c
 8008d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0c:	f10b 0b01 	add.w	fp, fp, #1
 8008d10:	e78a      	b.n	8008c28 <__gethex+0x34>
 8008d12:	2500      	movs	r5, #0
 8008d14:	462c      	mov	r4, r5
 8008d16:	e7ae      	b.n	8008c76 <__gethex+0x82>
 8008d18:	463e      	mov	r6, r7
 8008d1a:	2501      	movs	r5, #1
 8008d1c:	e7c7      	b.n	8008cae <__gethex+0xba>
 8008d1e:	4604      	mov	r4, r0
 8008d20:	e7fb      	b.n	8008d1a <__gethex+0x126>
 8008d22:	f04f 0900 	mov.w	r9, #0
 8008d26:	1cb1      	adds	r1, r6, #2
 8008d28:	e7ce      	b.n	8008cc8 <__gethex+0xd4>
 8008d2a:	f04f 0901 	mov.w	r9, #1
 8008d2e:	e7fa      	b.n	8008d26 <__gethex+0x132>
 8008d30:	230a      	movs	r3, #10
 8008d32:	fb03 0202 	mla	r2, r3, r2, r0
 8008d36:	3a10      	subs	r2, #16
 8008d38:	e7cf      	b.n	8008cda <__gethex+0xe6>
 8008d3a:	4631      	mov	r1, r6
 8008d3c:	e7da      	b.n	8008cf4 <__gethex+0x100>
 8008d3e:	4629      	mov	r1, r5
 8008d40:	1bf3      	subs	r3, r6, r7
 8008d42:	3b01      	subs	r3, #1
 8008d44:	2b07      	cmp	r3, #7
 8008d46:	dc49      	bgt.n	8008ddc <__gethex+0x1e8>
 8008d48:	9802      	ldr	r0, [sp, #8]
 8008d4a:	f000 fa4d 	bl	80091e8 <_Balloc>
 8008d4e:	f04f 0b00 	mov.w	fp, #0
 8008d52:	4605      	mov	r5, r0
 8008d54:	46da      	mov	sl, fp
 8008d56:	9b01      	ldr	r3, [sp, #4]
 8008d58:	f100 0914 	add.w	r9, r0, #20
 8008d5c:	f1c3 0301 	rsb	r3, r3, #1
 8008d60:	f8cd 9010 	str.w	r9, [sp, #16]
 8008d64:	9308      	str	r3, [sp, #32]
 8008d66:	42b7      	cmp	r7, r6
 8008d68:	d33b      	bcc.n	8008de2 <__gethex+0x1ee>
 8008d6a:	9804      	ldr	r0, [sp, #16]
 8008d6c:	f840 ab04 	str.w	sl, [r0], #4
 8008d70:	eba0 0009 	sub.w	r0, r0, r9
 8008d74:	1080      	asrs	r0, r0, #2
 8008d76:	6128      	str	r0, [r5, #16]
 8008d78:	0147      	lsls	r7, r0, #5
 8008d7a:	4650      	mov	r0, sl
 8008d7c:	f000 faf8 	bl	8009370 <__hi0bits>
 8008d80:	f8d8 6000 	ldr.w	r6, [r8]
 8008d84:	1a3f      	subs	r7, r7, r0
 8008d86:	42b7      	cmp	r7, r6
 8008d88:	dd64      	ble.n	8008e54 <__gethex+0x260>
 8008d8a:	1bbf      	subs	r7, r7, r6
 8008d8c:	4639      	mov	r1, r7
 8008d8e:	4628      	mov	r0, r5
 8008d90:	f000 fe1e 	bl	80099d0 <__any_on>
 8008d94:	4682      	mov	sl, r0
 8008d96:	b178      	cbz	r0, 8008db8 <__gethex+0x1c4>
 8008d98:	f04f 0a01 	mov.w	sl, #1
 8008d9c:	1e7b      	subs	r3, r7, #1
 8008d9e:	1159      	asrs	r1, r3, #5
 8008da0:	f003 021f 	and.w	r2, r3, #31
 8008da4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008da8:	fa0a f202 	lsl.w	r2, sl, r2
 8008dac:	420a      	tst	r2, r1
 8008dae:	d003      	beq.n	8008db8 <__gethex+0x1c4>
 8008db0:	4553      	cmp	r3, sl
 8008db2:	dc46      	bgt.n	8008e42 <__gethex+0x24e>
 8008db4:	f04f 0a02 	mov.w	sl, #2
 8008db8:	4639      	mov	r1, r7
 8008dba:	4628      	mov	r0, r5
 8008dbc:	f7ff feca 	bl	8008b54 <rshift>
 8008dc0:	443c      	add	r4, r7
 8008dc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008dc6:	42a3      	cmp	r3, r4
 8008dc8:	da52      	bge.n	8008e70 <__gethex+0x27c>
 8008dca:	4629      	mov	r1, r5
 8008dcc:	9802      	ldr	r0, [sp, #8]
 8008dce:	f000 fa3f 	bl	8009250 <_Bfree>
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008dd6:	27a3      	movs	r7, #163	; 0xa3
 8008dd8:	6013      	str	r3, [r2, #0]
 8008dda:	e793      	b.n	8008d04 <__gethex+0x110>
 8008ddc:	3101      	adds	r1, #1
 8008dde:	105b      	asrs	r3, r3, #1
 8008de0:	e7b0      	b.n	8008d44 <__gethex+0x150>
 8008de2:	1e73      	subs	r3, r6, #1
 8008de4:	9305      	str	r3, [sp, #20]
 8008de6:	9a07      	ldr	r2, [sp, #28]
 8008de8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d018      	beq.n	8008e22 <__gethex+0x22e>
 8008df0:	f1bb 0f20 	cmp.w	fp, #32
 8008df4:	d107      	bne.n	8008e06 <__gethex+0x212>
 8008df6:	9b04      	ldr	r3, [sp, #16]
 8008df8:	f8c3 a000 	str.w	sl, [r3]
 8008dfc:	f04f 0a00 	mov.w	sl, #0
 8008e00:	46d3      	mov	fp, sl
 8008e02:	3304      	adds	r3, #4
 8008e04:	9304      	str	r3, [sp, #16]
 8008e06:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008e0a:	f7ff fede 	bl	8008bca <__hexdig_fun>
 8008e0e:	f000 000f 	and.w	r0, r0, #15
 8008e12:	fa00 f00b 	lsl.w	r0, r0, fp
 8008e16:	ea4a 0a00 	orr.w	sl, sl, r0
 8008e1a:	f10b 0b04 	add.w	fp, fp, #4
 8008e1e:	9b05      	ldr	r3, [sp, #20]
 8008e20:	e00d      	b.n	8008e3e <__gethex+0x24a>
 8008e22:	9b05      	ldr	r3, [sp, #20]
 8008e24:	9a08      	ldr	r2, [sp, #32]
 8008e26:	4413      	add	r3, r2
 8008e28:	42bb      	cmp	r3, r7
 8008e2a:	d3e1      	bcc.n	8008df0 <__gethex+0x1fc>
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	9a01      	ldr	r2, [sp, #4]
 8008e30:	9903      	ldr	r1, [sp, #12]
 8008e32:	9309      	str	r3, [sp, #36]	; 0x24
 8008e34:	f001 f966 	bl	800a104 <strncmp>
 8008e38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d1d8      	bne.n	8008df0 <__gethex+0x1fc>
 8008e3e:	461e      	mov	r6, r3
 8008e40:	e791      	b.n	8008d66 <__gethex+0x172>
 8008e42:	1eb9      	subs	r1, r7, #2
 8008e44:	4628      	mov	r0, r5
 8008e46:	f000 fdc3 	bl	80099d0 <__any_on>
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	d0b2      	beq.n	8008db4 <__gethex+0x1c0>
 8008e4e:	f04f 0a03 	mov.w	sl, #3
 8008e52:	e7b1      	b.n	8008db8 <__gethex+0x1c4>
 8008e54:	da09      	bge.n	8008e6a <__gethex+0x276>
 8008e56:	1bf7      	subs	r7, r6, r7
 8008e58:	4629      	mov	r1, r5
 8008e5a:	463a      	mov	r2, r7
 8008e5c:	9802      	ldr	r0, [sp, #8]
 8008e5e:	f000 fbc1 	bl	80095e4 <__lshift>
 8008e62:	4605      	mov	r5, r0
 8008e64:	1be4      	subs	r4, r4, r7
 8008e66:	f100 0914 	add.w	r9, r0, #20
 8008e6a:	f04f 0a00 	mov.w	sl, #0
 8008e6e:	e7a8      	b.n	8008dc2 <__gethex+0x1ce>
 8008e70:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008e74:	42a0      	cmp	r0, r4
 8008e76:	dd6b      	ble.n	8008f50 <__gethex+0x35c>
 8008e78:	1b04      	subs	r4, r0, r4
 8008e7a:	42a6      	cmp	r6, r4
 8008e7c:	dc2e      	bgt.n	8008edc <__gethex+0x2e8>
 8008e7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	d022      	beq.n	8008ecc <__gethex+0x2d8>
 8008e86:	2b03      	cmp	r3, #3
 8008e88:	d024      	beq.n	8008ed4 <__gethex+0x2e0>
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d115      	bne.n	8008eba <__gethex+0x2c6>
 8008e8e:	42a6      	cmp	r6, r4
 8008e90:	d113      	bne.n	8008eba <__gethex+0x2c6>
 8008e92:	2e01      	cmp	r6, #1
 8008e94:	dc0b      	bgt.n	8008eae <__gethex+0x2ba>
 8008e96:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008e9a:	9a06      	ldr	r2, [sp, #24]
 8008e9c:	2762      	movs	r7, #98	; 0x62
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	612b      	str	r3, [r5, #16]
 8008ea4:	f8c9 3000 	str.w	r3, [r9]
 8008ea8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008eaa:	601d      	str	r5, [r3, #0]
 8008eac:	e72a      	b.n	8008d04 <__gethex+0x110>
 8008eae:	1e71      	subs	r1, r6, #1
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	f000 fd8d 	bl	80099d0 <__any_on>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d1ed      	bne.n	8008e96 <__gethex+0x2a2>
 8008eba:	4629      	mov	r1, r5
 8008ebc:	9802      	ldr	r0, [sp, #8]
 8008ebe:	f000 f9c7 	bl	8009250 <_Bfree>
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ec6:	2750      	movs	r7, #80	; 0x50
 8008ec8:	6013      	str	r3, [r2, #0]
 8008eca:	e71b      	b.n	8008d04 <__gethex+0x110>
 8008ecc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d0e1      	beq.n	8008e96 <__gethex+0x2a2>
 8008ed2:	e7f2      	b.n	8008eba <__gethex+0x2c6>
 8008ed4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1dd      	bne.n	8008e96 <__gethex+0x2a2>
 8008eda:	e7ee      	b.n	8008eba <__gethex+0x2c6>
 8008edc:	1e67      	subs	r7, r4, #1
 8008ede:	f1ba 0f00 	cmp.w	sl, #0
 8008ee2:	d132      	bne.n	8008f4a <__gethex+0x356>
 8008ee4:	b127      	cbz	r7, 8008ef0 <__gethex+0x2fc>
 8008ee6:	4639      	mov	r1, r7
 8008ee8:	4628      	mov	r0, r5
 8008eea:	f000 fd71 	bl	80099d0 <__any_on>
 8008eee:	4682      	mov	sl, r0
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	117a      	asrs	r2, r7, #5
 8008ef4:	f007 071f 	and.w	r7, r7, #31
 8008ef8:	fa03 f707 	lsl.w	r7, r3, r7
 8008efc:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008f00:	4621      	mov	r1, r4
 8008f02:	421f      	tst	r7, r3
 8008f04:	f04f 0702 	mov.w	r7, #2
 8008f08:	4628      	mov	r0, r5
 8008f0a:	bf18      	it	ne
 8008f0c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f10:	1b36      	subs	r6, r6, r4
 8008f12:	f7ff fe1f 	bl	8008b54 <rshift>
 8008f16:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008f1a:	f1ba 0f00 	cmp.w	sl, #0
 8008f1e:	d048      	beq.n	8008fb2 <__gethex+0x3be>
 8008f20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	d015      	beq.n	8008f54 <__gethex+0x360>
 8008f28:	2b03      	cmp	r3, #3
 8008f2a:	d017      	beq.n	8008f5c <__gethex+0x368>
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d109      	bne.n	8008f44 <__gethex+0x350>
 8008f30:	f01a 0f02 	tst.w	sl, #2
 8008f34:	d006      	beq.n	8008f44 <__gethex+0x350>
 8008f36:	f8d9 3000 	ldr.w	r3, [r9]
 8008f3a:	ea4a 0a03 	orr.w	sl, sl, r3
 8008f3e:	f01a 0f01 	tst.w	sl, #1
 8008f42:	d10e      	bne.n	8008f62 <__gethex+0x36e>
 8008f44:	f047 0710 	orr.w	r7, r7, #16
 8008f48:	e033      	b.n	8008fb2 <__gethex+0x3be>
 8008f4a:	f04f 0a01 	mov.w	sl, #1
 8008f4e:	e7cf      	b.n	8008ef0 <__gethex+0x2fc>
 8008f50:	2701      	movs	r7, #1
 8008f52:	e7e2      	b.n	8008f1a <__gethex+0x326>
 8008f54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f56:	f1c3 0301 	rsb	r3, r3, #1
 8008f5a:	9315      	str	r3, [sp, #84]	; 0x54
 8008f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d0f0      	beq.n	8008f44 <__gethex+0x350>
 8008f62:	f04f 0c00 	mov.w	ip, #0
 8008f66:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008f6a:	f105 0314 	add.w	r3, r5, #20
 8008f6e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008f72:	eb03 010a 	add.w	r1, r3, sl
 8008f76:	4618      	mov	r0, r3
 8008f78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f7c:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008f80:	d01c      	beq.n	8008fbc <__gethex+0x3c8>
 8008f82:	3201      	adds	r2, #1
 8008f84:	6002      	str	r2, [r0, #0]
 8008f86:	2f02      	cmp	r7, #2
 8008f88:	f105 0314 	add.w	r3, r5, #20
 8008f8c:	d138      	bne.n	8009000 <__gethex+0x40c>
 8008f8e:	f8d8 2000 	ldr.w	r2, [r8]
 8008f92:	3a01      	subs	r2, #1
 8008f94:	42b2      	cmp	r2, r6
 8008f96:	d10a      	bne.n	8008fae <__gethex+0x3ba>
 8008f98:	2201      	movs	r2, #1
 8008f9a:	1171      	asrs	r1, r6, #5
 8008f9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008fa0:	f006 061f 	and.w	r6, r6, #31
 8008fa4:	fa02 f606 	lsl.w	r6, r2, r6
 8008fa8:	421e      	tst	r6, r3
 8008faa:	bf18      	it	ne
 8008fac:	4617      	movne	r7, r2
 8008fae:	f047 0720 	orr.w	r7, r7, #32
 8008fb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008fb4:	601d      	str	r5, [r3, #0]
 8008fb6:	9b06      	ldr	r3, [sp, #24]
 8008fb8:	601c      	str	r4, [r3, #0]
 8008fba:	e6a3      	b.n	8008d04 <__gethex+0x110>
 8008fbc:	4299      	cmp	r1, r3
 8008fbe:	f843 cc04 	str.w	ip, [r3, #-4]
 8008fc2:	d8d8      	bhi.n	8008f76 <__gethex+0x382>
 8008fc4:	68ab      	ldr	r3, [r5, #8]
 8008fc6:	4599      	cmp	r9, r3
 8008fc8:	db12      	blt.n	8008ff0 <__gethex+0x3fc>
 8008fca:	6869      	ldr	r1, [r5, #4]
 8008fcc:	9802      	ldr	r0, [sp, #8]
 8008fce:	3101      	adds	r1, #1
 8008fd0:	f000 f90a 	bl	80091e8 <_Balloc>
 8008fd4:	4683      	mov	fp, r0
 8008fd6:	692a      	ldr	r2, [r5, #16]
 8008fd8:	f105 010c 	add.w	r1, r5, #12
 8008fdc:	3202      	adds	r2, #2
 8008fde:	0092      	lsls	r2, r2, #2
 8008fe0:	300c      	adds	r0, #12
 8008fe2:	f000 f8f6 	bl	80091d2 <memcpy>
 8008fe6:	4629      	mov	r1, r5
 8008fe8:	9802      	ldr	r0, [sp, #8]
 8008fea:	f000 f931 	bl	8009250 <_Bfree>
 8008fee:	465d      	mov	r5, fp
 8008ff0:	692b      	ldr	r3, [r5, #16]
 8008ff2:	1c5a      	adds	r2, r3, #1
 8008ff4:	612a      	str	r2, [r5, #16]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008ffc:	615a      	str	r2, [r3, #20]
 8008ffe:	e7c2      	b.n	8008f86 <__gethex+0x392>
 8009000:	692a      	ldr	r2, [r5, #16]
 8009002:	454a      	cmp	r2, r9
 8009004:	dd0b      	ble.n	800901e <__gethex+0x42a>
 8009006:	2101      	movs	r1, #1
 8009008:	4628      	mov	r0, r5
 800900a:	f7ff fda3 	bl	8008b54 <rshift>
 800900e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009012:	3401      	adds	r4, #1
 8009014:	42a3      	cmp	r3, r4
 8009016:	f6ff aed8 	blt.w	8008dca <__gethex+0x1d6>
 800901a:	2701      	movs	r7, #1
 800901c:	e7c7      	b.n	8008fae <__gethex+0x3ba>
 800901e:	f016 061f 	ands.w	r6, r6, #31
 8009022:	d0fa      	beq.n	800901a <__gethex+0x426>
 8009024:	449a      	add	sl, r3
 8009026:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800902a:	f000 f9a1 	bl	8009370 <__hi0bits>
 800902e:	f1c6 0620 	rsb	r6, r6, #32
 8009032:	42b0      	cmp	r0, r6
 8009034:	dbe7      	blt.n	8009006 <__gethex+0x412>
 8009036:	e7f0      	b.n	800901a <__gethex+0x426>

08009038 <L_shift>:
 8009038:	f1c2 0208 	rsb	r2, r2, #8
 800903c:	0092      	lsls	r2, r2, #2
 800903e:	b570      	push	{r4, r5, r6, lr}
 8009040:	f1c2 0620 	rsb	r6, r2, #32
 8009044:	6843      	ldr	r3, [r0, #4]
 8009046:	6804      	ldr	r4, [r0, #0]
 8009048:	fa03 f506 	lsl.w	r5, r3, r6
 800904c:	432c      	orrs	r4, r5
 800904e:	40d3      	lsrs	r3, r2
 8009050:	6004      	str	r4, [r0, #0]
 8009052:	f840 3f04 	str.w	r3, [r0, #4]!
 8009056:	4288      	cmp	r0, r1
 8009058:	d3f4      	bcc.n	8009044 <L_shift+0xc>
 800905a:	bd70      	pop	{r4, r5, r6, pc}

0800905c <__match>:
 800905c:	b530      	push	{r4, r5, lr}
 800905e:	6803      	ldr	r3, [r0, #0]
 8009060:	3301      	adds	r3, #1
 8009062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009066:	b914      	cbnz	r4, 800906e <__match+0x12>
 8009068:	6003      	str	r3, [r0, #0]
 800906a:	2001      	movs	r0, #1
 800906c:	bd30      	pop	{r4, r5, pc}
 800906e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009072:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009076:	2d19      	cmp	r5, #25
 8009078:	bf98      	it	ls
 800907a:	3220      	addls	r2, #32
 800907c:	42a2      	cmp	r2, r4
 800907e:	d0f0      	beq.n	8009062 <__match+0x6>
 8009080:	2000      	movs	r0, #0
 8009082:	e7f3      	b.n	800906c <__match+0x10>

08009084 <__hexnan>:
 8009084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009088:	2500      	movs	r5, #0
 800908a:	680b      	ldr	r3, [r1, #0]
 800908c:	4682      	mov	sl, r0
 800908e:	115f      	asrs	r7, r3, #5
 8009090:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009094:	f013 031f 	ands.w	r3, r3, #31
 8009098:	bf18      	it	ne
 800909a:	3704      	addne	r7, #4
 800909c:	1f3e      	subs	r6, r7, #4
 800909e:	4690      	mov	r8, r2
 80090a0:	46b1      	mov	r9, r6
 80090a2:	4634      	mov	r4, r6
 80090a4:	46ab      	mov	fp, r5
 80090a6:	b087      	sub	sp, #28
 80090a8:	6801      	ldr	r1, [r0, #0]
 80090aa:	9301      	str	r3, [sp, #4]
 80090ac:	f847 5c04 	str.w	r5, [r7, #-4]
 80090b0:	9502      	str	r5, [sp, #8]
 80090b2:	784a      	ldrb	r2, [r1, #1]
 80090b4:	1c4b      	adds	r3, r1, #1
 80090b6:	9303      	str	r3, [sp, #12]
 80090b8:	b342      	cbz	r2, 800910c <__hexnan+0x88>
 80090ba:	4610      	mov	r0, r2
 80090bc:	9105      	str	r1, [sp, #20]
 80090be:	9204      	str	r2, [sp, #16]
 80090c0:	f7ff fd83 	bl	8008bca <__hexdig_fun>
 80090c4:	2800      	cmp	r0, #0
 80090c6:	d143      	bne.n	8009150 <__hexnan+0xcc>
 80090c8:	9a04      	ldr	r2, [sp, #16]
 80090ca:	9905      	ldr	r1, [sp, #20]
 80090cc:	2a20      	cmp	r2, #32
 80090ce:	d818      	bhi.n	8009102 <__hexnan+0x7e>
 80090d0:	9b02      	ldr	r3, [sp, #8]
 80090d2:	459b      	cmp	fp, r3
 80090d4:	dd13      	ble.n	80090fe <__hexnan+0x7a>
 80090d6:	454c      	cmp	r4, r9
 80090d8:	d206      	bcs.n	80090e8 <__hexnan+0x64>
 80090da:	2d07      	cmp	r5, #7
 80090dc:	dc04      	bgt.n	80090e8 <__hexnan+0x64>
 80090de:	462a      	mov	r2, r5
 80090e0:	4649      	mov	r1, r9
 80090e2:	4620      	mov	r0, r4
 80090e4:	f7ff ffa8 	bl	8009038 <L_shift>
 80090e8:	4544      	cmp	r4, r8
 80090ea:	d944      	bls.n	8009176 <__hexnan+0xf2>
 80090ec:	2300      	movs	r3, #0
 80090ee:	f1a4 0904 	sub.w	r9, r4, #4
 80090f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80090f6:	461d      	mov	r5, r3
 80090f8:	464c      	mov	r4, r9
 80090fa:	f8cd b008 	str.w	fp, [sp, #8]
 80090fe:	9903      	ldr	r1, [sp, #12]
 8009100:	e7d7      	b.n	80090b2 <__hexnan+0x2e>
 8009102:	2a29      	cmp	r2, #41	; 0x29
 8009104:	d14a      	bne.n	800919c <__hexnan+0x118>
 8009106:	3102      	adds	r1, #2
 8009108:	f8ca 1000 	str.w	r1, [sl]
 800910c:	f1bb 0f00 	cmp.w	fp, #0
 8009110:	d044      	beq.n	800919c <__hexnan+0x118>
 8009112:	454c      	cmp	r4, r9
 8009114:	d206      	bcs.n	8009124 <__hexnan+0xa0>
 8009116:	2d07      	cmp	r5, #7
 8009118:	dc04      	bgt.n	8009124 <__hexnan+0xa0>
 800911a:	462a      	mov	r2, r5
 800911c:	4649      	mov	r1, r9
 800911e:	4620      	mov	r0, r4
 8009120:	f7ff ff8a 	bl	8009038 <L_shift>
 8009124:	4544      	cmp	r4, r8
 8009126:	d928      	bls.n	800917a <__hexnan+0xf6>
 8009128:	4643      	mov	r3, r8
 800912a:	f854 2b04 	ldr.w	r2, [r4], #4
 800912e:	42a6      	cmp	r6, r4
 8009130:	f843 2b04 	str.w	r2, [r3], #4
 8009134:	d2f9      	bcs.n	800912a <__hexnan+0xa6>
 8009136:	2200      	movs	r2, #0
 8009138:	f843 2b04 	str.w	r2, [r3], #4
 800913c:	429e      	cmp	r6, r3
 800913e:	d2fb      	bcs.n	8009138 <__hexnan+0xb4>
 8009140:	6833      	ldr	r3, [r6, #0]
 8009142:	b91b      	cbnz	r3, 800914c <__hexnan+0xc8>
 8009144:	4546      	cmp	r6, r8
 8009146:	d127      	bne.n	8009198 <__hexnan+0x114>
 8009148:	2301      	movs	r3, #1
 800914a:	6033      	str	r3, [r6, #0]
 800914c:	2005      	movs	r0, #5
 800914e:	e026      	b.n	800919e <__hexnan+0x11a>
 8009150:	3501      	adds	r5, #1
 8009152:	2d08      	cmp	r5, #8
 8009154:	f10b 0b01 	add.w	fp, fp, #1
 8009158:	dd06      	ble.n	8009168 <__hexnan+0xe4>
 800915a:	4544      	cmp	r4, r8
 800915c:	d9cf      	bls.n	80090fe <__hexnan+0x7a>
 800915e:	2300      	movs	r3, #0
 8009160:	2501      	movs	r5, #1
 8009162:	f844 3c04 	str.w	r3, [r4, #-4]
 8009166:	3c04      	subs	r4, #4
 8009168:	6822      	ldr	r2, [r4, #0]
 800916a:	f000 000f 	and.w	r0, r0, #15
 800916e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009172:	6020      	str	r0, [r4, #0]
 8009174:	e7c3      	b.n	80090fe <__hexnan+0x7a>
 8009176:	2508      	movs	r5, #8
 8009178:	e7c1      	b.n	80090fe <__hexnan+0x7a>
 800917a:	9b01      	ldr	r3, [sp, #4]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d0df      	beq.n	8009140 <__hexnan+0xbc>
 8009180:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009184:	f1c3 0320 	rsb	r3, r3, #32
 8009188:	fa22 f303 	lsr.w	r3, r2, r3
 800918c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009190:	401a      	ands	r2, r3
 8009192:	f847 2c04 	str.w	r2, [r7, #-4]
 8009196:	e7d3      	b.n	8009140 <__hexnan+0xbc>
 8009198:	3e04      	subs	r6, #4
 800919a:	e7d1      	b.n	8009140 <__hexnan+0xbc>
 800919c:	2004      	movs	r0, #4
 800919e:	b007      	add	sp, #28
 80091a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091a4 <__locale_ctype_ptr_l>:
 80091a4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80091a8:	4770      	bx	lr

080091aa <__localeconv_l>:
 80091aa:	30f0      	adds	r0, #240	; 0xf0
 80091ac:	4770      	bx	lr

080091ae <__ascii_mbtowc>:
 80091ae:	b082      	sub	sp, #8
 80091b0:	b901      	cbnz	r1, 80091b4 <__ascii_mbtowc+0x6>
 80091b2:	a901      	add	r1, sp, #4
 80091b4:	b142      	cbz	r2, 80091c8 <__ascii_mbtowc+0x1a>
 80091b6:	b14b      	cbz	r3, 80091cc <__ascii_mbtowc+0x1e>
 80091b8:	7813      	ldrb	r3, [r2, #0]
 80091ba:	600b      	str	r3, [r1, #0]
 80091bc:	7812      	ldrb	r2, [r2, #0]
 80091be:	1c10      	adds	r0, r2, #0
 80091c0:	bf18      	it	ne
 80091c2:	2001      	movne	r0, #1
 80091c4:	b002      	add	sp, #8
 80091c6:	4770      	bx	lr
 80091c8:	4610      	mov	r0, r2
 80091ca:	e7fb      	b.n	80091c4 <__ascii_mbtowc+0x16>
 80091cc:	f06f 0001 	mvn.w	r0, #1
 80091d0:	e7f8      	b.n	80091c4 <__ascii_mbtowc+0x16>

080091d2 <memcpy>:
 80091d2:	b510      	push	{r4, lr}
 80091d4:	1e43      	subs	r3, r0, #1
 80091d6:	440a      	add	r2, r1
 80091d8:	4291      	cmp	r1, r2
 80091da:	d100      	bne.n	80091de <memcpy+0xc>
 80091dc:	bd10      	pop	{r4, pc}
 80091de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091e6:	e7f7      	b.n	80091d8 <memcpy+0x6>

080091e8 <_Balloc>:
 80091e8:	b570      	push	{r4, r5, r6, lr}
 80091ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80091ec:	4604      	mov	r4, r0
 80091ee:	460e      	mov	r6, r1
 80091f0:	b93d      	cbnz	r5, 8009202 <_Balloc+0x1a>
 80091f2:	2010      	movs	r0, #16
 80091f4:	f001 fde8 	bl	800adc8 <malloc>
 80091f8:	6260      	str	r0, [r4, #36]	; 0x24
 80091fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091fe:	6005      	str	r5, [r0, #0]
 8009200:	60c5      	str	r5, [r0, #12]
 8009202:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009204:	68eb      	ldr	r3, [r5, #12]
 8009206:	b183      	cbz	r3, 800922a <_Balloc+0x42>
 8009208:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009210:	b9b8      	cbnz	r0, 8009242 <_Balloc+0x5a>
 8009212:	2101      	movs	r1, #1
 8009214:	fa01 f506 	lsl.w	r5, r1, r6
 8009218:	1d6a      	adds	r2, r5, #5
 800921a:	0092      	lsls	r2, r2, #2
 800921c:	4620      	mov	r0, r4
 800921e:	f000 fbf8 	bl	8009a12 <_calloc_r>
 8009222:	b160      	cbz	r0, 800923e <_Balloc+0x56>
 8009224:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009228:	e00e      	b.n	8009248 <_Balloc+0x60>
 800922a:	2221      	movs	r2, #33	; 0x21
 800922c:	2104      	movs	r1, #4
 800922e:	4620      	mov	r0, r4
 8009230:	f000 fbef 	bl	8009a12 <_calloc_r>
 8009234:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009236:	60e8      	str	r0, [r5, #12]
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d1e4      	bne.n	8009208 <_Balloc+0x20>
 800923e:	2000      	movs	r0, #0
 8009240:	bd70      	pop	{r4, r5, r6, pc}
 8009242:	6802      	ldr	r2, [r0, #0]
 8009244:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009248:	2300      	movs	r3, #0
 800924a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800924e:	e7f7      	b.n	8009240 <_Balloc+0x58>

08009250 <_Bfree>:
 8009250:	b570      	push	{r4, r5, r6, lr}
 8009252:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009254:	4606      	mov	r6, r0
 8009256:	460d      	mov	r5, r1
 8009258:	b93c      	cbnz	r4, 800926a <_Bfree+0x1a>
 800925a:	2010      	movs	r0, #16
 800925c:	f001 fdb4 	bl	800adc8 <malloc>
 8009260:	6270      	str	r0, [r6, #36]	; 0x24
 8009262:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009266:	6004      	str	r4, [r0, #0]
 8009268:	60c4      	str	r4, [r0, #12]
 800926a:	b13d      	cbz	r5, 800927c <_Bfree+0x2c>
 800926c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800926e:	686a      	ldr	r2, [r5, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009276:	6029      	str	r1, [r5, #0]
 8009278:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800927c:	bd70      	pop	{r4, r5, r6, pc}

0800927e <__multadd>:
 800927e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009282:	461f      	mov	r7, r3
 8009284:	4606      	mov	r6, r0
 8009286:	460c      	mov	r4, r1
 8009288:	2300      	movs	r3, #0
 800928a:	690d      	ldr	r5, [r1, #16]
 800928c:	f101 0c14 	add.w	ip, r1, #20
 8009290:	f8dc 0000 	ldr.w	r0, [ip]
 8009294:	3301      	adds	r3, #1
 8009296:	b281      	uxth	r1, r0
 8009298:	fb02 7101 	mla	r1, r2, r1, r7
 800929c:	0c00      	lsrs	r0, r0, #16
 800929e:	0c0f      	lsrs	r7, r1, #16
 80092a0:	fb02 7000 	mla	r0, r2, r0, r7
 80092a4:	b289      	uxth	r1, r1
 80092a6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80092aa:	429d      	cmp	r5, r3
 80092ac:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80092b0:	f84c 1b04 	str.w	r1, [ip], #4
 80092b4:	dcec      	bgt.n	8009290 <__multadd+0x12>
 80092b6:	b1d7      	cbz	r7, 80092ee <__multadd+0x70>
 80092b8:	68a3      	ldr	r3, [r4, #8]
 80092ba:	42ab      	cmp	r3, r5
 80092bc:	dc12      	bgt.n	80092e4 <__multadd+0x66>
 80092be:	6861      	ldr	r1, [r4, #4]
 80092c0:	4630      	mov	r0, r6
 80092c2:	3101      	adds	r1, #1
 80092c4:	f7ff ff90 	bl	80091e8 <_Balloc>
 80092c8:	4680      	mov	r8, r0
 80092ca:	6922      	ldr	r2, [r4, #16]
 80092cc:	f104 010c 	add.w	r1, r4, #12
 80092d0:	3202      	adds	r2, #2
 80092d2:	0092      	lsls	r2, r2, #2
 80092d4:	300c      	adds	r0, #12
 80092d6:	f7ff ff7c 	bl	80091d2 <memcpy>
 80092da:	4621      	mov	r1, r4
 80092dc:	4630      	mov	r0, r6
 80092de:	f7ff ffb7 	bl	8009250 <_Bfree>
 80092e2:	4644      	mov	r4, r8
 80092e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092e8:	3501      	adds	r5, #1
 80092ea:	615f      	str	r7, [r3, #20]
 80092ec:	6125      	str	r5, [r4, #16]
 80092ee:	4620      	mov	r0, r4
 80092f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080092f4 <__s2b>:
 80092f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092f8:	4615      	mov	r5, r2
 80092fa:	2209      	movs	r2, #9
 80092fc:	461f      	mov	r7, r3
 80092fe:	3308      	adds	r3, #8
 8009300:	460c      	mov	r4, r1
 8009302:	fb93 f3f2 	sdiv	r3, r3, r2
 8009306:	4606      	mov	r6, r0
 8009308:	2201      	movs	r2, #1
 800930a:	2100      	movs	r1, #0
 800930c:	429a      	cmp	r2, r3
 800930e:	db20      	blt.n	8009352 <__s2b+0x5e>
 8009310:	4630      	mov	r0, r6
 8009312:	f7ff ff69 	bl	80091e8 <_Balloc>
 8009316:	9b08      	ldr	r3, [sp, #32]
 8009318:	2d09      	cmp	r5, #9
 800931a:	6143      	str	r3, [r0, #20]
 800931c:	f04f 0301 	mov.w	r3, #1
 8009320:	6103      	str	r3, [r0, #16]
 8009322:	dd19      	ble.n	8009358 <__s2b+0x64>
 8009324:	f104 0809 	add.w	r8, r4, #9
 8009328:	46c1      	mov	r9, r8
 800932a:	442c      	add	r4, r5
 800932c:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009330:	4601      	mov	r1, r0
 8009332:	3b30      	subs	r3, #48	; 0x30
 8009334:	220a      	movs	r2, #10
 8009336:	4630      	mov	r0, r6
 8009338:	f7ff ffa1 	bl	800927e <__multadd>
 800933c:	45a1      	cmp	r9, r4
 800933e:	d1f5      	bne.n	800932c <__s2b+0x38>
 8009340:	eb08 0405 	add.w	r4, r8, r5
 8009344:	3c08      	subs	r4, #8
 8009346:	1b2d      	subs	r5, r5, r4
 8009348:	1963      	adds	r3, r4, r5
 800934a:	42bb      	cmp	r3, r7
 800934c:	db07      	blt.n	800935e <__s2b+0x6a>
 800934e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009352:	0052      	lsls	r2, r2, #1
 8009354:	3101      	adds	r1, #1
 8009356:	e7d9      	b.n	800930c <__s2b+0x18>
 8009358:	340a      	adds	r4, #10
 800935a:	2509      	movs	r5, #9
 800935c:	e7f3      	b.n	8009346 <__s2b+0x52>
 800935e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009362:	4601      	mov	r1, r0
 8009364:	3b30      	subs	r3, #48	; 0x30
 8009366:	220a      	movs	r2, #10
 8009368:	4630      	mov	r0, r6
 800936a:	f7ff ff88 	bl	800927e <__multadd>
 800936e:	e7eb      	b.n	8009348 <__s2b+0x54>

08009370 <__hi0bits>:
 8009370:	0c02      	lsrs	r2, r0, #16
 8009372:	0412      	lsls	r2, r2, #16
 8009374:	4603      	mov	r3, r0
 8009376:	b9b2      	cbnz	r2, 80093a6 <__hi0bits+0x36>
 8009378:	0403      	lsls	r3, r0, #16
 800937a:	2010      	movs	r0, #16
 800937c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009380:	bf04      	itt	eq
 8009382:	021b      	lsleq	r3, r3, #8
 8009384:	3008      	addeq	r0, #8
 8009386:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800938a:	bf04      	itt	eq
 800938c:	011b      	lsleq	r3, r3, #4
 800938e:	3004      	addeq	r0, #4
 8009390:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009394:	bf04      	itt	eq
 8009396:	009b      	lsleq	r3, r3, #2
 8009398:	3002      	addeq	r0, #2
 800939a:	2b00      	cmp	r3, #0
 800939c:	db06      	blt.n	80093ac <__hi0bits+0x3c>
 800939e:	005b      	lsls	r3, r3, #1
 80093a0:	d503      	bpl.n	80093aa <__hi0bits+0x3a>
 80093a2:	3001      	adds	r0, #1
 80093a4:	4770      	bx	lr
 80093a6:	2000      	movs	r0, #0
 80093a8:	e7e8      	b.n	800937c <__hi0bits+0xc>
 80093aa:	2020      	movs	r0, #32
 80093ac:	4770      	bx	lr

080093ae <__lo0bits>:
 80093ae:	6803      	ldr	r3, [r0, #0]
 80093b0:	4601      	mov	r1, r0
 80093b2:	f013 0207 	ands.w	r2, r3, #7
 80093b6:	d00b      	beq.n	80093d0 <__lo0bits+0x22>
 80093b8:	07da      	lsls	r2, r3, #31
 80093ba:	d423      	bmi.n	8009404 <__lo0bits+0x56>
 80093bc:	0798      	lsls	r0, r3, #30
 80093be:	bf49      	itett	mi
 80093c0:	085b      	lsrmi	r3, r3, #1
 80093c2:	089b      	lsrpl	r3, r3, #2
 80093c4:	2001      	movmi	r0, #1
 80093c6:	600b      	strmi	r3, [r1, #0]
 80093c8:	bf5c      	itt	pl
 80093ca:	600b      	strpl	r3, [r1, #0]
 80093cc:	2002      	movpl	r0, #2
 80093ce:	4770      	bx	lr
 80093d0:	b298      	uxth	r0, r3
 80093d2:	b9a8      	cbnz	r0, 8009400 <__lo0bits+0x52>
 80093d4:	2010      	movs	r0, #16
 80093d6:	0c1b      	lsrs	r3, r3, #16
 80093d8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80093dc:	bf04      	itt	eq
 80093de:	0a1b      	lsreq	r3, r3, #8
 80093e0:	3008      	addeq	r0, #8
 80093e2:	071a      	lsls	r2, r3, #28
 80093e4:	bf04      	itt	eq
 80093e6:	091b      	lsreq	r3, r3, #4
 80093e8:	3004      	addeq	r0, #4
 80093ea:	079a      	lsls	r2, r3, #30
 80093ec:	bf04      	itt	eq
 80093ee:	089b      	lsreq	r3, r3, #2
 80093f0:	3002      	addeq	r0, #2
 80093f2:	07da      	lsls	r2, r3, #31
 80093f4:	d402      	bmi.n	80093fc <__lo0bits+0x4e>
 80093f6:	085b      	lsrs	r3, r3, #1
 80093f8:	d006      	beq.n	8009408 <__lo0bits+0x5a>
 80093fa:	3001      	adds	r0, #1
 80093fc:	600b      	str	r3, [r1, #0]
 80093fe:	4770      	bx	lr
 8009400:	4610      	mov	r0, r2
 8009402:	e7e9      	b.n	80093d8 <__lo0bits+0x2a>
 8009404:	2000      	movs	r0, #0
 8009406:	4770      	bx	lr
 8009408:	2020      	movs	r0, #32
 800940a:	4770      	bx	lr

0800940c <__i2b>:
 800940c:	b510      	push	{r4, lr}
 800940e:	460c      	mov	r4, r1
 8009410:	2101      	movs	r1, #1
 8009412:	f7ff fee9 	bl	80091e8 <_Balloc>
 8009416:	2201      	movs	r2, #1
 8009418:	6144      	str	r4, [r0, #20]
 800941a:	6102      	str	r2, [r0, #16]
 800941c:	bd10      	pop	{r4, pc}

0800941e <__multiply>:
 800941e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009422:	4614      	mov	r4, r2
 8009424:	690a      	ldr	r2, [r1, #16]
 8009426:	6923      	ldr	r3, [r4, #16]
 8009428:	4688      	mov	r8, r1
 800942a:	429a      	cmp	r2, r3
 800942c:	bfbe      	ittt	lt
 800942e:	460b      	movlt	r3, r1
 8009430:	46a0      	movlt	r8, r4
 8009432:	461c      	movlt	r4, r3
 8009434:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009438:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800943c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009440:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009444:	eb07 0609 	add.w	r6, r7, r9
 8009448:	42b3      	cmp	r3, r6
 800944a:	bfb8      	it	lt
 800944c:	3101      	addlt	r1, #1
 800944e:	f7ff fecb 	bl	80091e8 <_Balloc>
 8009452:	f100 0514 	add.w	r5, r0, #20
 8009456:	462b      	mov	r3, r5
 8009458:	2200      	movs	r2, #0
 800945a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800945e:	4573      	cmp	r3, lr
 8009460:	d316      	bcc.n	8009490 <__multiply+0x72>
 8009462:	f104 0214 	add.w	r2, r4, #20
 8009466:	f108 0114 	add.w	r1, r8, #20
 800946a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800946e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009472:	9300      	str	r3, [sp, #0]
 8009474:	9b00      	ldr	r3, [sp, #0]
 8009476:	9201      	str	r2, [sp, #4]
 8009478:	4293      	cmp	r3, r2
 800947a:	d80c      	bhi.n	8009496 <__multiply+0x78>
 800947c:	2e00      	cmp	r6, #0
 800947e:	dd03      	ble.n	8009488 <__multiply+0x6a>
 8009480:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009484:	2b00      	cmp	r3, #0
 8009486:	d05d      	beq.n	8009544 <__multiply+0x126>
 8009488:	6106      	str	r6, [r0, #16]
 800948a:	b003      	add	sp, #12
 800948c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009490:	f843 2b04 	str.w	r2, [r3], #4
 8009494:	e7e3      	b.n	800945e <__multiply+0x40>
 8009496:	f8b2 b000 	ldrh.w	fp, [r2]
 800949a:	f1bb 0f00 	cmp.w	fp, #0
 800949e:	d023      	beq.n	80094e8 <__multiply+0xca>
 80094a0:	4689      	mov	r9, r1
 80094a2:	46ac      	mov	ip, r5
 80094a4:	f04f 0800 	mov.w	r8, #0
 80094a8:	f859 4b04 	ldr.w	r4, [r9], #4
 80094ac:	f8dc a000 	ldr.w	sl, [ip]
 80094b0:	b2a3      	uxth	r3, r4
 80094b2:	fa1f fa8a 	uxth.w	sl, sl
 80094b6:	fb0b a303 	mla	r3, fp, r3, sl
 80094ba:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80094be:	f8dc 4000 	ldr.w	r4, [ip]
 80094c2:	4443      	add	r3, r8
 80094c4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80094c8:	fb0b 840a 	mla	r4, fp, sl, r8
 80094cc:	46e2      	mov	sl, ip
 80094ce:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80094d8:	454f      	cmp	r7, r9
 80094da:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80094de:	f84a 3b04 	str.w	r3, [sl], #4
 80094e2:	d82b      	bhi.n	800953c <__multiply+0x11e>
 80094e4:	f8cc 8004 	str.w	r8, [ip, #4]
 80094e8:	9b01      	ldr	r3, [sp, #4]
 80094ea:	3204      	adds	r2, #4
 80094ec:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80094f0:	f1ba 0f00 	cmp.w	sl, #0
 80094f4:	d020      	beq.n	8009538 <__multiply+0x11a>
 80094f6:	4689      	mov	r9, r1
 80094f8:	46a8      	mov	r8, r5
 80094fa:	f04f 0b00 	mov.w	fp, #0
 80094fe:	682b      	ldr	r3, [r5, #0]
 8009500:	f8b9 c000 	ldrh.w	ip, [r9]
 8009504:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009508:	b29b      	uxth	r3, r3
 800950a:	fb0a 440c 	mla	r4, sl, ip, r4
 800950e:	46c4      	mov	ip, r8
 8009510:	445c      	add	r4, fp
 8009512:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009516:	f84c 3b04 	str.w	r3, [ip], #4
 800951a:	f859 3b04 	ldr.w	r3, [r9], #4
 800951e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009522:	0c1b      	lsrs	r3, r3, #16
 8009524:	fb0a b303 	mla	r3, sl, r3, fp
 8009528:	454f      	cmp	r7, r9
 800952a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800952e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009532:	d805      	bhi.n	8009540 <__multiply+0x122>
 8009534:	f8c8 3004 	str.w	r3, [r8, #4]
 8009538:	3504      	adds	r5, #4
 800953a:	e79b      	b.n	8009474 <__multiply+0x56>
 800953c:	46d4      	mov	ip, sl
 800953e:	e7b3      	b.n	80094a8 <__multiply+0x8a>
 8009540:	46e0      	mov	r8, ip
 8009542:	e7dd      	b.n	8009500 <__multiply+0xe2>
 8009544:	3e01      	subs	r6, #1
 8009546:	e799      	b.n	800947c <__multiply+0x5e>

08009548 <__pow5mult>:
 8009548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800954c:	4615      	mov	r5, r2
 800954e:	f012 0203 	ands.w	r2, r2, #3
 8009552:	4606      	mov	r6, r0
 8009554:	460f      	mov	r7, r1
 8009556:	d007      	beq.n	8009568 <__pow5mult+0x20>
 8009558:	4c21      	ldr	r4, [pc, #132]	; (80095e0 <__pow5mult+0x98>)
 800955a:	3a01      	subs	r2, #1
 800955c:	2300      	movs	r3, #0
 800955e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009562:	f7ff fe8c 	bl	800927e <__multadd>
 8009566:	4607      	mov	r7, r0
 8009568:	10ad      	asrs	r5, r5, #2
 800956a:	d035      	beq.n	80095d8 <__pow5mult+0x90>
 800956c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800956e:	b93c      	cbnz	r4, 8009580 <__pow5mult+0x38>
 8009570:	2010      	movs	r0, #16
 8009572:	f001 fc29 	bl	800adc8 <malloc>
 8009576:	6270      	str	r0, [r6, #36]	; 0x24
 8009578:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800957c:	6004      	str	r4, [r0, #0]
 800957e:	60c4      	str	r4, [r0, #12]
 8009580:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009584:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009588:	b94c      	cbnz	r4, 800959e <__pow5mult+0x56>
 800958a:	f240 2171 	movw	r1, #625	; 0x271
 800958e:	4630      	mov	r0, r6
 8009590:	f7ff ff3c 	bl	800940c <__i2b>
 8009594:	2300      	movs	r3, #0
 8009596:	4604      	mov	r4, r0
 8009598:	f8c8 0008 	str.w	r0, [r8, #8]
 800959c:	6003      	str	r3, [r0, #0]
 800959e:	f04f 0800 	mov.w	r8, #0
 80095a2:	07eb      	lsls	r3, r5, #31
 80095a4:	d50a      	bpl.n	80095bc <__pow5mult+0x74>
 80095a6:	4639      	mov	r1, r7
 80095a8:	4622      	mov	r2, r4
 80095aa:	4630      	mov	r0, r6
 80095ac:	f7ff ff37 	bl	800941e <__multiply>
 80095b0:	4681      	mov	r9, r0
 80095b2:	4639      	mov	r1, r7
 80095b4:	4630      	mov	r0, r6
 80095b6:	f7ff fe4b 	bl	8009250 <_Bfree>
 80095ba:	464f      	mov	r7, r9
 80095bc:	106d      	asrs	r5, r5, #1
 80095be:	d00b      	beq.n	80095d8 <__pow5mult+0x90>
 80095c0:	6820      	ldr	r0, [r4, #0]
 80095c2:	b938      	cbnz	r0, 80095d4 <__pow5mult+0x8c>
 80095c4:	4622      	mov	r2, r4
 80095c6:	4621      	mov	r1, r4
 80095c8:	4630      	mov	r0, r6
 80095ca:	f7ff ff28 	bl	800941e <__multiply>
 80095ce:	6020      	str	r0, [r4, #0]
 80095d0:	f8c0 8000 	str.w	r8, [r0]
 80095d4:	4604      	mov	r4, r0
 80095d6:	e7e4      	b.n	80095a2 <__pow5mult+0x5a>
 80095d8:	4638      	mov	r0, r7
 80095da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095de:	bf00      	nop
 80095e0:	0800b9a0 	.word	0x0800b9a0

080095e4 <__lshift>:
 80095e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095e8:	460c      	mov	r4, r1
 80095ea:	4607      	mov	r7, r0
 80095ec:	4616      	mov	r6, r2
 80095ee:	6923      	ldr	r3, [r4, #16]
 80095f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095f4:	eb0a 0903 	add.w	r9, sl, r3
 80095f8:	6849      	ldr	r1, [r1, #4]
 80095fa:	68a3      	ldr	r3, [r4, #8]
 80095fc:	f109 0501 	add.w	r5, r9, #1
 8009600:	42ab      	cmp	r3, r5
 8009602:	db32      	blt.n	800966a <__lshift+0x86>
 8009604:	4638      	mov	r0, r7
 8009606:	f7ff fdef 	bl	80091e8 <_Balloc>
 800960a:	2300      	movs	r3, #0
 800960c:	4680      	mov	r8, r0
 800960e:	461a      	mov	r2, r3
 8009610:	f100 0114 	add.w	r1, r0, #20
 8009614:	4553      	cmp	r3, sl
 8009616:	db2b      	blt.n	8009670 <__lshift+0x8c>
 8009618:	6920      	ldr	r0, [r4, #16]
 800961a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800961e:	f104 0314 	add.w	r3, r4, #20
 8009622:	f016 021f 	ands.w	r2, r6, #31
 8009626:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800962a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800962e:	d025      	beq.n	800967c <__lshift+0x98>
 8009630:	2000      	movs	r0, #0
 8009632:	f1c2 0e20 	rsb	lr, r2, #32
 8009636:	468a      	mov	sl, r1
 8009638:	681e      	ldr	r6, [r3, #0]
 800963a:	4096      	lsls	r6, r2
 800963c:	4330      	orrs	r0, r6
 800963e:	f84a 0b04 	str.w	r0, [sl], #4
 8009642:	f853 0b04 	ldr.w	r0, [r3], #4
 8009646:	459c      	cmp	ip, r3
 8009648:	fa20 f00e 	lsr.w	r0, r0, lr
 800964c:	d814      	bhi.n	8009678 <__lshift+0x94>
 800964e:	6048      	str	r0, [r1, #4]
 8009650:	b108      	cbz	r0, 8009656 <__lshift+0x72>
 8009652:	f109 0502 	add.w	r5, r9, #2
 8009656:	3d01      	subs	r5, #1
 8009658:	4638      	mov	r0, r7
 800965a:	f8c8 5010 	str.w	r5, [r8, #16]
 800965e:	4621      	mov	r1, r4
 8009660:	f7ff fdf6 	bl	8009250 <_Bfree>
 8009664:	4640      	mov	r0, r8
 8009666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800966a:	3101      	adds	r1, #1
 800966c:	005b      	lsls	r3, r3, #1
 800966e:	e7c7      	b.n	8009600 <__lshift+0x1c>
 8009670:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009674:	3301      	adds	r3, #1
 8009676:	e7cd      	b.n	8009614 <__lshift+0x30>
 8009678:	4651      	mov	r1, sl
 800967a:	e7dc      	b.n	8009636 <__lshift+0x52>
 800967c:	3904      	subs	r1, #4
 800967e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009682:	459c      	cmp	ip, r3
 8009684:	f841 2f04 	str.w	r2, [r1, #4]!
 8009688:	d8f9      	bhi.n	800967e <__lshift+0x9a>
 800968a:	e7e4      	b.n	8009656 <__lshift+0x72>

0800968c <__mcmp>:
 800968c:	6903      	ldr	r3, [r0, #16]
 800968e:	690a      	ldr	r2, [r1, #16]
 8009690:	b530      	push	{r4, r5, lr}
 8009692:	1a9b      	subs	r3, r3, r2
 8009694:	d10c      	bne.n	80096b0 <__mcmp+0x24>
 8009696:	0092      	lsls	r2, r2, #2
 8009698:	3014      	adds	r0, #20
 800969a:	3114      	adds	r1, #20
 800969c:	1884      	adds	r4, r0, r2
 800969e:	4411      	add	r1, r2
 80096a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096a8:	4295      	cmp	r5, r2
 80096aa:	d003      	beq.n	80096b4 <__mcmp+0x28>
 80096ac:	d305      	bcc.n	80096ba <__mcmp+0x2e>
 80096ae:	2301      	movs	r3, #1
 80096b0:	4618      	mov	r0, r3
 80096b2:	bd30      	pop	{r4, r5, pc}
 80096b4:	42a0      	cmp	r0, r4
 80096b6:	d3f3      	bcc.n	80096a0 <__mcmp+0x14>
 80096b8:	e7fa      	b.n	80096b0 <__mcmp+0x24>
 80096ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80096be:	e7f7      	b.n	80096b0 <__mcmp+0x24>

080096c0 <__mdiff>:
 80096c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096c4:	460d      	mov	r5, r1
 80096c6:	4607      	mov	r7, r0
 80096c8:	4611      	mov	r1, r2
 80096ca:	4628      	mov	r0, r5
 80096cc:	4614      	mov	r4, r2
 80096ce:	f7ff ffdd 	bl	800968c <__mcmp>
 80096d2:	1e06      	subs	r6, r0, #0
 80096d4:	d108      	bne.n	80096e8 <__mdiff+0x28>
 80096d6:	4631      	mov	r1, r6
 80096d8:	4638      	mov	r0, r7
 80096da:	f7ff fd85 	bl	80091e8 <_Balloc>
 80096de:	2301      	movs	r3, #1
 80096e0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80096e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e8:	bfa4      	itt	ge
 80096ea:	4623      	movge	r3, r4
 80096ec:	462c      	movge	r4, r5
 80096ee:	4638      	mov	r0, r7
 80096f0:	6861      	ldr	r1, [r4, #4]
 80096f2:	bfa6      	itte	ge
 80096f4:	461d      	movge	r5, r3
 80096f6:	2600      	movge	r6, #0
 80096f8:	2601      	movlt	r6, #1
 80096fa:	f7ff fd75 	bl	80091e8 <_Balloc>
 80096fe:	f04f 0e00 	mov.w	lr, #0
 8009702:	60c6      	str	r6, [r0, #12]
 8009704:	692b      	ldr	r3, [r5, #16]
 8009706:	6926      	ldr	r6, [r4, #16]
 8009708:	f104 0214 	add.w	r2, r4, #20
 800970c:	f105 0914 	add.w	r9, r5, #20
 8009710:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009714:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009718:	f100 0114 	add.w	r1, r0, #20
 800971c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009720:	f859 5b04 	ldr.w	r5, [r9], #4
 8009724:	fa1f f38a 	uxth.w	r3, sl
 8009728:	4473      	add	r3, lr
 800972a:	b2ac      	uxth	r4, r5
 800972c:	1b1b      	subs	r3, r3, r4
 800972e:	0c2c      	lsrs	r4, r5, #16
 8009730:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8009734:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8009738:	b29b      	uxth	r3, r3
 800973a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800973e:	45c8      	cmp	r8, r9
 8009740:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8009744:	4694      	mov	ip, r2
 8009746:	f841 4b04 	str.w	r4, [r1], #4
 800974a:	d8e7      	bhi.n	800971c <__mdiff+0x5c>
 800974c:	45bc      	cmp	ip, r7
 800974e:	d304      	bcc.n	800975a <__mdiff+0x9a>
 8009750:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009754:	b183      	cbz	r3, 8009778 <__mdiff+0xb8>
 8009756:	6106      	str	r6, [r0, #16]
 8009758:	e7c4      	b.n	80096e4 <__mdiff+0x24>
 800975a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800975e:	b2a2      	uxth	r2, r4
 8009760:	4472      	add	r2, lr
 8009762:	1413      	asrs	r3, r2, #16
 8009764:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009768:	b292      	uxth	r2, r2
 800976a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800976e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009772:	f841 2b04 	str.w	r2, [r1], #4
 8009776:	e7e9      	b.n	800974c <__mdiff+0x8c>
 8009778:	3e01      	subs	r6, #1
 800977a:	e7e9      	b.n	8009750 <__mdiff+0x90>

0800977c <__ulp>:
 800977c:	4b10      	ldr	r3, [pc, #64]	; (80097c0 <__ulp+0x44>)
 800977e:	400b      	ands	r3, r1
 8009780:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009784:	2b00      	cmp	r3, #0
 8009786:	dd02      	ble.n	800978e <__ulp+0x12>
 8009788:	2000      	movs	r0, #0
 800978a:	4619      	mov	r1, r3
 800978c:	4770      	bx	lr
 800978e:	425b      	negs	r3, r3
 8009790:	151b      	asrs	r3, r3, #20
 8009792:	2b13      	cmp	r3, #19
 8009794:	f04f 0000 	mov.w	r0, #0
 8009798:	f04f 0100 	mov.w	r1, #0
 800979c:	dc04      	bgt.n	80097a8 <__ulp+0x2c>
 800979e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80097a2:	fa42 f103 	asr.w	r1, r2, r3
 80097a6:	4770      	bx	lr
 80097a8:	2201      	movs	r2, #1
 80097aa:	3b14      	subs	r3, #20
 80097ac:	2b1e      	cmp	r3, #30
 80097ae:	bfce      	itee	gt
 80097b0:	4613      	movgt	r3, r2
 80097b2:	f1c3 031f 	rsble	r3, r3, #31
 80097b6:	fa02 f303 	lslle.w	r3, r2, r3
 80097ba:	4618      	mov	r0, r3
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	7ff00000 	.word	0x7ff00000

080097c4 <__b2d>:
 80097c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c8:	6907      	ldr	r7, [r0, #16]
 80097ca:	f100 0914 	add.w	r9, r0, #20
 80097ce:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80097d2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80097d6:	f1a7 0804 	sub.w	r8, r7, #4
 80097da:	4630      	mov	r0, r6
 80097dc:	f7ff fdc8 	bl	8009370 <__hi0bits>
 80097e0:	f1c0 0320 	rsb	r3, r0, #32
 80097e4:	280a      	cmp	r0, #10
 80097e6:	600b      	str	r3, [r1, #0]
 80097e8:	491e      	ldr	r1, [pc, #120]	; (8009864 <__b2d+0xa0>)
 80097ea:	dc17      	bgt.n	800981c <__b2d+0x58>
 80097ec:	45c1      	cmp	r9, r8
 80097ee:	bf28      	it	cs
 80097f0:	2200      	movcs	r2, #0
 80097f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80097f6:	fa26 f30c 	lsr.w	r3, r6, ip
 80097fa:	bf38      	it	cc
 80097fc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009800:	ea43 0501 	orr.w	r5, r3, r1
 8009804:	f100 0315 	add.w	r3, r0, #21
 8009808:	fa06 f303 	lsl.w	r3, r6, r3
 800980c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009810:	ea43 0402 	orr.w	r4, r3, r2
 8009814:	4620      	mov	r0, r4
 8009816:	4629      	mov	r1, r5
 8009818:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800981c:	45c1      	cmp	r9, r8
 800981e:	bf3a      	itte	cc
 8009820:	f1a7 0808 	subcc.w	r8, r7, #8
 8009824:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009828:	2200      	movcs	r2, #0
 800982a:	f1b0 030b 	subs.w	r3, r0, #11
 800982e:	d015      	beq.n	800985c <__b2d+0x98>
 8009830:	409e      	lsls	r6, r3
 8009832:	f1c3 0720 	rsb	r7, r3, #32
 8009836:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800983a:	fa22 f107 	lsr.w	r1, r2, r7
 800983e:	45c8      	cmp	r8, r9
 8009840:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8009844:	ea46 0501 	orr.w	r5, r6, r1
 8009848:	bf94      	ite	ls
 800984a:	2100      	movls	r1, #0
 800984c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009850:	fa02 f003 	lsl.w	r0, r2, r3
 8009854:	40f9      	lsrs	r1, r7
 8009856:	ea40 0401 	orr.w	r4, r0, r1
 800985a:	e7db      	b.n	8009814 <__b2d+0x50>
 800985c:	ea46 0501 	orr.w	r5, r6, r1
 8009860:	4614      	mov	r4, r2
 8009862:	e7d7      	b.n	8009814 <__b2d+0x50>
 8009864:	3ff00000 	.word	0x3ff00000

08009868 <__d2b>:
 8009868:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800986c:	461c      	mov	r4, r3
 800986e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8009872:	2101      	movs	r1, #1
 8009874:	4690      	mov	r8, r2
 8009876:	f7ff fcb7 	bl	80091e8 <_Balloc>
 800987a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800987e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009882:	4607      	mov	r7, r0
 8009884:	bb34      	cbnz	r4, 80098d4 <__d2b+0x6c>
 8009886:	9201      	str	r2, [sp, #4]
 8009888:	f1b8 0200 	subs.w	r2, r8, #0
 800988c:	d027      	beq.n	80098de <__d2b+0x76>
 800988e:	a802      	add	r0, sp, #8
 8009890:	f840 2d08 	str.w	r2, [r0, #-8]!
 8009894:	f7ff fd8b 	bl	80093ae <__lo0bits>
 8009898:	9900      	ldr	r1, [sp, #0]
 800989a:	b1f0      	cbz	r0, 80098da <__d2b+0x72>
 800989c:	9a01      	ldr	r2, [sp, #4]
 800989e:	f1c0 0320 	rsb	r3, r0, #32
 80098a2:	fa02 f303 	lsl.w	r3, r2, r3
 80098a6:	430b      	orrs	r3, r1
 80098a8:	40c2      	lsrs	r2, r0
 80098aa:	617b      	str	r3, [r7, #20]
 80098ac:	9201      	str	r2, [sp, #4]
 80098ae:	9b01      	ldr	r3, [sp, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	bf14      	ite	ne
 80098b4:	2102      	movne	r1, #2
 80098b6:	2101      	moveq	r1, #1
 80098b8:	61bb      	str	r3, [r7, #24]
 80098ba:	6139      	str	r1, [r7, #16]
 80098bc:	b1c4      	cbz	r4, 80098f0 <__d2b+0x88>
 80098be:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80098c2:	4404      	add	r4, r0
 80098c4:	6034      	str	r4, [r6, #0]
 80098c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80098ca:	6028      	str	r0, [r5, #0]
 80098cc:	4638      	mov	r0, r7
 80098ce:	b002      	add	sp, #8
 80098d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80098d8:	e7d5      	b.n	8009886 <__d2b+0x1e>
 80098da:	6179      	str	r1, [r7, #20]
 80098dc:	e7e7      	b.n	80098ae <__d2b+0x46>
 80098de:	a801      	add	r0, sp, #4
 80098e0:	f7ff fd65 	bl	80093ae <__lo0bits>
 80098e4:	2101      	movs	r1, #1
 80098e6:	9b01      	ldr	r3, [sp, #4]
 80098e8:	6139      	str	r1, [r7, #16]
 80098ea:	617b      	str	r3, [r7, #20]
 80098ec:	3020      	adds	r0, #32
 80098ee:	e7e5      	b.n	80098bc <__d2b+0x54>
 80098f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098f4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80098f8:	6030      	str	r0, [r6, #0]
 80098fa:	6918      	ldr	r0, [r3, #16]
 80098fc:	f7ff fd38 	bl	8009370 <__hi0bits>
 8009900:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009904:	e7e1      	b.n	80098ca <__d2b+0x62>

08009906 <__ratio>:
 8009906:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800990a:	4688      	mov	r8, r1
 800990c:	4669      	mov	r1, sp
 800990e:	4681      	mov	r9, r0
 8009910:	f7ff ff58 	bl	80097c4 <__b2d>
 8009914:	468b      	mov	fp, r1
 8009916:	4606      	mov	r6, r0
 8009918:	460f      	mov	r7, r1
 800991a:	4640      	mov	r0, r8
 800991c:	a901      	add	r1, sp, #4
 800991e:	f7ff ff51 	bl	80097c4 <__b2d>
 8009922:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009926:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800992a:	460d      	mov	r5, r1
 800992c:	eba3 0c02 	sub.w	ip, r3, r2
 8009930:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009934:	1a9b      	subs	r3, r3, r2
 8009936:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800993a:	2b00      	cmp	r3, #0
 800993c:	bfd5      	itete	le
 800993e:	460a      	movle	r2, r1
 8009940:	463a      	movgt	r2, r7
 8009942:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009946:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800994a:	bfd8      	it	le
 800994c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8009950:	462b      	mov	r3, r5
 8009952:	4602      	mov	r2, r0
 8009954:	4659      	mov	r1, fp
 8009956:	4630      	mov	r0, r6
 8009958:	f7f6 fee8 	bl	800072c <__aeabi_ddiv>
 800995c:	b003      	add	sp, #12
 800995e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08009964 <_mprec_log10>:
 8009964:	2817      	cmp	r0, #23
 8009966:	b5d0      	push	{r4, r6, r7, lr}
 8009968:	4604      	mov	r4, r0
 800996a:	dc05      	bgt.n	8009978 <_mprec_log10+0x14>
 800996c:	4b08      	ldr	r3, [pc, #32]	; (8009990 <_mprec_log10+0x2c>)
 800996e:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 8009972:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009976:	bdd0      	pop	{r4, r6, r7, pc}
 8009978:	2000      	movs	r0, #0
 800997a:	2600      	movs	r6, #0
 800997c:	4905      	ldr	r1, [pc, #20]	; (8009994 <_mprec_log10+0x30>)
 800997e:	4f06      	ldr	r7, [pc, #24]	; (8009998 <_mprec_log10+0x34>)
 8009980:	4632      	mov	r2, r6
 8009982:	463b      	mov	r3, r7
 8009984:	f7f6 fda8 	bl	80004d8 <__aeabi_dmul>
 8009988:	3c01      	subs	r4, #1
 800998a:	d1f9      	bne.n	8009980 <_mprec_log10+0x1c>
 800998c:	e7f3      	b.n	8009976 <_mprec_log10+0x12>
 800998e:	bf00      	nop
 8009990:	0800b8d8 	.word	0x0800b8d8
 8009994:	3ff00000 	.word	0x3ff00000
 8009998:	40240000 	.word	0x40240000

0800999c <__copybits>:
 800999c:	3901      	subs	r1, #1
 800999e:	b510      	push	{r4, lr}
 80099a0:	1149      	asrs	r1, r1, #5
 80099a2:	6914      	ldr	r4, [r2, #16]
 80099a4:	3101      	adds	r1, #1
 80099a6:	f102 0314 	add.w	r3, r2, #20
 80099aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80099ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80099b2:	42a3      	cmp	r3, r4
 80099b4:	4602      	mov	r2, r0
 80099b6:	d303      	bcc.n	80099c0 <__copybits+0x24>
 80099b8:	2300      	movs	r3, #0
 80099ba:	428a      	cmp	r2, r1
 80099bc:	d305      	bcc.n	80099ca <__copybits+0x2e>
 80099be:	bd10      	pop	{r4, pc}
 80099c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80099c4:	f840 2b04 	str.w	r2, [r0], #4
 80099c8:	e7f3      	b.n	80099b2 <__copybits+0x16>
 80099ca:	f842 3b04 	str.w	r3, [r2], #4
 80099ce:	e7f4      	b.n	80099ba <__copybits+0x1e>

080099d0 <__any_on>:
 80099d0:	f100 0214 	add.w	r2, r0, #20
 80099d4:	6900      	ldr	r0, [r0, #16]
 80099d6:	114b      	asrs	r3, r1, #5
 80099d8:	4298      	cmp	r0, r3
 80099da:	b510      	push	{r4, lr}
 80099dc:	db11      	blt.n	8009a02 <__any_on+0x32>
 80099de:	dd0a      	ble.n	80099f6 <__any_on+0x26>
 80099e0:	f011 011f 	ands.w	r1, r1, #31
 80099e4:	d007      	beq.n	80099f6 <__any_on+0x26>
 80099e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80099ea:	fa24 f001 	lsr.w	r0, r4, r1
 80099ee:	fa00 f101 	lsl.w	r1, r0, r1
 80099f2:	428c      	cmp	r4, r1
 80099f4:	d10b      	bne.n	8009a0e <__any_on+0x3e>
 80099f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d803      	bhi.n	8009a06 <__any_on+0x36>
 80099fe:	2000      	movs	r0, #0
 8009a00:	bd10      	pop	{r4, pc}
 8009a02:	4603      	mov	r3, r0
 8009a04:	e7f7      	b.n	80099f6 <__any_on+0x26>
 8009a06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a0a:	2900      	cmp	r1, #0
 8009a0c:	d0f5      	beq.n	80099fa <__any_on+0x2a>
 8009a0e:	2001      	movs	r0, #1
 8009a10:	e7f6      	b.n	8009a00 <__any_on+0x30>

08009a12 <_calloc_r>:
 8009a12:	b538      	push	{r3, r4, r5, lr}
 8009a14:	fb02 f401 	mul.w	r4, r2, r1
 8009a18:	4621      	mov	r1, r4
 8009a1a:	f000 f809 	bl	8009a30 <_malloc_r>
 8009a1e:	4605      	mov	r5, r0
 8009a20:	b118      	cbz	r0, 8009a2a <_calloc_r+0x18>
 8009a22:	4622      	mov	r2, r4
 8009a24:	2100      	movs	r1, #0
 8009a26:	f7fe f835 	bl	8007a94 <memset>
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	bd38      	pop	{r3, r4, r5, pc}
	...

08009a30 <_malloc_r>:
 8009a30:	b570      	push	{r4, r5, r6, lr}
 8009a32:	1ccd      	adds	r5, r1, #3
 8009a34:	f025 0503 	bic.w	r5, r5, #3
 8009a38:	3508      	adds	r5, #8
 8009a3a:	2d0c      	cmp	r5, #12
 8009a3c:	bf38      	it	cc
 8009a3e:	250c      	movcc	r5, #12
 8009a40:	2d00      	cmp	r5, #0
 8009a42:	4606      	mov	r6, r0
 8009a44:	db01      	blt.n	8009a4a <_malloc_r+0x1a>
 8009a46:	42a9      	cmp	r1, r5
 8009a48:	d903      	bls.n	8009a52 <_malloc_r+0x22>
 8009a4a:	230c      	movs	r3, #12
 8009a4c:	6033      	str	r3, [r6, #0]
 8009a4e:	2000      	movs	r0, #0
 8009a50:	bd70      	pop	{r4, r5, r6, pc}
 8009a52:	f001 f9e8 	bl	800ae26 <__malloc_lock>
 8009a56:	4a21      	ldr	r2, [pc, #132]	; (8009adc <_malloc_r+0xac>)
 8009a58:	6814      	ldr	r4, [r2, #0]
 8009a5a:	4621      	mov	r1, r4
 8009a5c:	b991      	cbnz	r1, 8009a84 <_malloc_r+0x54>
 8009a5e:	4c20      	ldr	r4, [pc, #128]	; (8009ae0 <_malloc_r+0xb0>)
 8009a60:	6823      	ldr	r3, [r4, #0]
 8009a62:	b91b      	cbnz	r3, 8009a6c <_malloc_r+0x3c>
 8009a64:	4630      	mov	r0, r6
 8009a66:	f000 fb3d 	bl	800a0e4 <_sbrk_r>
 8009a6a:	6020      	str	r0, [r4, #0]
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	4630      	mov	r0, r6
 8009a70:	f000 fb38 	bl	800a0e4 <_sbrk_r>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d124      	bne.n	8009ac2 <_malloc_r+0x92>
 8009a78:	230c      	movs	r3, #12
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	6033      	str	r3, [r6, #0]
 8009a7e:	f001 f9d3 	bl	800ae28 <__malloc_unlock>
 8009a82:	e7e4      	b.n	8009a4e <_malloc_r+0x1e>
 8009a84:	680b      	ldr	r3, [r1, #0]
 8009a86:	1b5b      	subs	r3, r3, r5
 8009a88:	d418      	bmi.n	8009abc <_malloc_r+0x8c>
 8009a8a:	2b0b      	cmp	r3, #11
 8009a8c:	d90f      	bls.n	8009aae <_malloc_r+0x7e>
 8009a8e:	600b      	str	r3, [r1, #0]
 8009a90:	18cc      	adds	r4, r1, r3
 8009a92:	50cd      	str	r5, [r1, r3]
 8009a94:	4630      	mov	r0, r6
 8009a96:	f001 f9c7 	bl	800ae28 <__malloc_unlock>
 8009a9a:	f104 000b 	add.w	r0, r4, #11
 8009a9e:	1d23      	adds	r3, r4, #4
 8009aa0:	f020 0007 	bic.w	r0, r0, #7
 8009aa4:	1ac3      	subs	r3, r0, r3
 8009aa6:	d0d3      	beq.n	8009a50 <_malloc_r+0x20>
 8009aa8:	425a      	negs	r2, r3
 8009aaa:	50e2      	str	r2, [r4, r3]
 8009aac:	e7d0      	b.n	8009a50 <_malloc_r+0x20>
 8009aae:	684b      	ldr	r3, [r1, #4]
 8009ab0:	428c      	cmp	r4, r1
 8009ab2:	bf16      	itet	ne
 8009ab4:	6063      	strne	r3, [r4, #4]
 8009ab6:	6013      	streq	r3, [r2, #0]
 8009ab8:	460c      	movne	r4, r1
 8009aba:	e7eb      	b.n	8009a94 <_malloc_r+0x64>
 8009abc:	460c      	mov	r4, r1
 8009abe:	6849      	ldr	r1, [r1, #4]
 8009ac0:	e7cc      	b.n	8009a5c <_malloc_r+0x2c>
 8009ac2:	1cc4      	adds	r4, r0, #3
 8009ac4:	f024 0403 	bic.w	r4, r4, #3
 8009ac8:	42a0      	cmp	r0, r4
 8009aca:	d005      	beq.n	8009ad8 <_malloc_r+0xa8>
 8009acc:	1a21      	subs	r1, r4, r0
 8009ace:	4630      	mov	r0, r6
 8009ad0:	f000 fb08 	bl	800a0e4 <_sbrk_r>
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	d0cf      	beq.n	8009a78 <_malloc_r+0x48>
 8009ad8:	6025      	str	r5, [r4, #0]
 8009ada:	e7db      	b.n	8009a94 <_malloc_r+0x64>
 8009adc:	2000061c 	.word	0x2000061c
 8009ae0:	20000620 	.word	0x20000620

08009ae4 <_realloc_r>:
 8009ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae6:	4607      	mov	r7, r0
 8009ae8:	4614      	mov	r4, r2
 8009aea:	460e      	mov	r6, r1
 8009aec:	b921      	cbnz	r1, 8009af8 <_realloc_r+0x14>
 8009aee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009af2:	4611      	mov	r1, r2
 8009af4:	f7ff bf9c 	b.w	8009a30 <_malloc_r>
 8009af8:	b922      	cbnz	r2, 8009b04 <_realloc_r+0x20>
 8009afa:	f001 f997 	bl	800ae2c <_free_r>
 8009afe:	4625      	mov	r5, r4
 8009b00:	4628      	mov	r0, r5
 8009b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b04:	f001 f9de 	bl	800aec4 <_malloc_usable_size_r>
 8009b08:	42a0      	cmp	r0, r4
 8009b0a:	d20f      	bcs.n	8009b2c <_realloc_r+0x48>
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	4638      	mov	r0, r7
 8009b10:	f7ff ff8e 	bl	8009a30 <_malloc_r>
 8009b14:	4605      	mov	r5, r0
 8009b16:	2800      	cmp	r0, #0
 8009b18:	d0f2      	beq.n	8009b00 <_realloc_r+0x1c>
 8009b1a:	4631      	mov	r1, r6
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	f7ff fb58 	bl	80091d2 <memcpy>
 8009b22:	4631      	mov	r1, r6
 8009b24:	4638      	mov	r0, r7
 8009b26:	f001 f981 	bl	800ae2c <_free_r>
 8009b2a:	e7e9      	b.n	8009b00 <_realloc_r+0x1c>
 8009b2c:	4635      	mov	r5, r6
 8009b2e:	e7e7      	b.n	8009b00 <_realloc_r+0x1c>

08009b30 <__ssputs_r>:
 8009b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b34:	688e      	ldr	r6, [r1, #8]
 8009b36:	4682      	mov	sl, r0
 8009b38:	429e      	cmp	r6, r3
 8009b3a:	460c      	mov	r4, r1
 8009b3c:	4690      	mov	r8, r2
 8009b3e:	4699      	mov	r9, r3
 8009b40:	d837      	bhi.n	8009bb2 <__ssputs_r+0x82>
 8009b42:	898a      	ldrh	r2, [r1, #12]
 8009b44:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b48:	d031      	beq.n	8009bae <__ssputs_r+0x7e>
 8009b4a:	2302      	movs	r3, #2
 8009b4c:	6825      	ldr	r5, [r4, #0]
 8009b4e:	6909      	ldr	r1, [r1, #16]
 8009b50:	1a6f      	subs	r7, r5, r1
 8009b52:	6965      	ldr	r5, [r4, #20]
 8009b54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b58:	fb95 f5f3 	sdiv	r5, r5, r3
 8009b5c:	f109 0301 	add.w	r3, r9, #1
 8009b60:	443b      	add	r3, r7
 8009b62:	429d      	cmp	r5, r3
 8009b64:	bf38      	it	cc
 8009b66:	461d      	movcc	r5, r3
 8009b68:	0553      	lsls	r3, r2, #21
 8009b6a:	d530      	bpl.n	8009bce <__ssputs_r+0x9e>
 8009b6c:	4629      	mov	r1, r5
 8009b6e:	f7ff ff5f 	bl	8009a30 <_malloc_r>
 8009b72:	4606      	mov	r6, r0
 8009b74:	b950      	cbnz	r0, 8009b8c <__ssputs_r+0x5c>
 8009b76:	230c      	movs	r3, #12
 8009b78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b7c:	f8ca 3000 	str.w	r3, [sl]
 8009b80:	89a3      	ldrh	r3, [r4, #12]
 8009b82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b86:	81a3      	strh	r3, [r4, #12]
 8009b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b8c:	463a      	mov	r2, r7
 8009b8e:	6921      	ldr	r1, [r4, #16]
 8009b90:	f7ff fb1f 	bl	80091d2 <memcpy>
 8009b94:	89a3      	ldrh	r3, [r4, #12]
 8009b96:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b9e:	81a3      	strh	r3, [r4, #12]
 8009ba0:	6126      	str	r6, [r4, #16]
 8009ba2:	443e      	add	r6, r7
 8009ba4:	6026      	str	r6, [r4, #0]
 8009ba6:	464e      	mov	r6, r9
 8009ba8:	6165      	str	r5, [r4, #20]
 8009baa:	1bed      	subs	r5, r5, r7
 8009bac:	60a5      	str	r5, [r4, #8]
 8009bae:	454e      	cmp	r6, r9
 8009bb0:	d900      	bls.n	8009bb4 <__ssputs_r+0x84>
 8009bb2:	464e      	mov	r6, r9
 8009bb4:	4632      	mov	r2, r6
 8009bb6:	4641      	mov	r1, r8
 8009bb8:	6820      	ldr	r0, [r4, #0]
 8009bba:	f001 f91b 	bl	800adf4 <memmove>
 8009bbe:	68a3      	ldr	r3, [r4, #8]
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	1b9b      	subs	r3, r3, r6
 8009bc4:	60a3      	str	r3, [r4, #8]
 8009bc6:	6823      	ldr	r3, [r4, #0]
 8009bc8:	441e      	add	r6, r3
 8009bca:	6026      	str	r6, [r4, #0]
 8009bcc:	e7dc      	b.n	8009b88 <__ssputs_r+0x58>
 8009bce:	462a      	mov	r2, r5
 8009bd0:	f7ff ff88 	bl	8009ae4 <_realloc_r>
 8009bd4:	4606      	mov	r6, r0
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d1e2      	bne.n	8009ba0 <__ssputs_r+0x70>
 8009bda:	6921      	ldr	r1, [r4, #16]
 8009bdc:	4650      	mov	r0, sl
 8009bde:	f001 f925 	bl	800ae2c <_free_r>
 8009be2:	e7c8      	b.n	8009b76 <__ssputs_r+0x46>

08009be4 <_svfiprintf_r>:
 8009be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be8:	461d      	mov	r5, r3
 8009bea:	898b      	ldrh	r3, [r1, #12]
 8009bec:	b09d      	sub	sp, #116	; 0x74
 8009bee:	061f      	lsls	r7, r3, #24
 8009bf0:	4680      	mov	r8, r0
 8009bf2:	460c      	mov	r4, r1
 8009bf4:	4616      	mov	r6, r2
 8009bf6:	d50f      	bpl.n	8009c18 <_svfiprintf_r+0x34>
 8009bf8:	690b      	ldr	r3, [r1, #16]
 8009bfa:	b96b      	cbnz	r3, 8009c18 <_svfiprintf_r+0x34>
 8009bfc:	2140      	movs	r1, #64	; 0x40
 8009bfe:	f7ff ff17 	bl	8009a30 <_malloc_r>
 8009c02:	6020      	str	r0, [r4, #0]
 8009c04:	6120      	str	r0, [r4, #16]
 8009c06:	b928      	cbnz	r0, 8009c14 <_svfiprintf_r+0x30>
 8009c08:	230c      	movs	r3, #12
 8009c0a:	f8c8 3000 	str.w	r3, [r8]
 8009c0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c12:	e0c8      	b.n	8009da6 <_svfiprintf_r+0x1c2>
 8009c14:	2340      	movs	r3, #64	; 0x40
 8009c16:	6163      	str	r3, [r4, #20]
 8009c18:	2300      	movs	r3, #0
 8009c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c1c:	2320      	movs	r3, #32
 8009c1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c22:	2330      	movs	r3, #48	; 0x30
 8009c24:	f04f 0b01 	mov.w	fp, #1
 8009c28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c2c:	9503      	str	r5, [sp, #12]
 8009c2e:	4637      	mov	r7, r6
 8009c30:	463d      	mov	r5, r7
 8009c32:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009c36:	b10b      	cbz	r3, 8009c3c <_svfiprintf_r+0x58>
 8009c38:	2b25      	cmp	r3, #37	; 0x25
 8009c3a:	d13e      	bne.n	8009cba <_svfiprintf_r+0xd6>
 8009c3c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009c40:	d00b      	beq.n	8009c5a <_svfiprintf_r+0x76>
 8009c42:	4653      	mov	r3, sl
 8009c44:	4632      	mov	r2, r6
 8009c46:	4621      	mov	r1, r4
 8009c48:	4640      	mov	r0, r8
 8009c4a:	f7ff ff71 	bl	8009b30 <__ssputs_r>
 8009c4e:	3001      	adds	r0, #1
 8009c50:	f000 80a4 	beq.w	8009d9c <_svfiprintf_r+0x1b8>
 8009c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c56:	4453      	add	r3, sl
 8009c58:	9309      	str	r3, [sp, #36]	; 0x24
 8009c5a:	783b      	ldrb	r3, [r7, #0]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	f000 809d 	beq.w	8009d9c <_svfiprintf_r+0x1b8>
 8009c62:	2300      	movs	r3, #0
 8009c64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c6c:	9304      	str	r3, [sp, #16]
 8009c6e:	9307      	str	r3, [sp, #28]
 8009c70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c74:	931a      	str	r3, [sp, #104]	; 0x68
 8009c76:	462f      	mov	r7, r5
 8009c78:	2205      	movs	r2, #5
 8009c7a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009c7e:	4850      	ldr	r0, [pc, #320]	; (8009dc0 <_svfiprintf_r+0x1dc>)
 8009c80:	f001 f8aa 	bl	800add8 <memchr>
 8009c84:	9b04      	ldr	r3, [sp, #16]
 8009c86:	b9d0      	cbnz	r0, 8009cbe <_svfiprintf_r+0xda>
 8009c88:	06d9      	lsls	r1, r3, #27
 8009c8a:	bf44      	itt	mi
 8009c8c:	2220      	movmi	r2, #32
 8009c8e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c92:	071a      	lsls	r2, r3, #28
 8009c94:	bf44      	itt	mi
 8009c96:	222b      	movmi	r2, #43	; 0x2b
 8009c98:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c9c:	782a      	ldrb	r2, [r5, #0]
 8009c9e:	2a2a      	cmp	r2, #42	; 0x2a
 8009ca0:	d015      	beq.n	8009cce <_svfiprintf_r+0xea>
 8009ca2:	462f      	mov	r7, r5
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	250a      	movs	r5, #10
 8009ca8:	9a07      	ldr	r2, [sp, #28]
 8009caa:	4639      	mov	r1, r7
 8009cac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cb0:	3b30      	subs	r3, #48	; 0x30
 8009cb2:	2b09      	cmp	r3, #9
 8009cb4:	d94d      	bls.n	8009d52 <_svfiprintf_r+0x16e>
 8009cb6:	b1b8      	cbz	r0, 8009ce8 <_svfiprintf_r+0x104>
 8009cb8:	e00f      	b.n	8009cda <_svfiprintf_r+0xf6>
 8009cba:	462f      	mov	r7, r5
 8009cbc:	e7b8      	b.n	8009c30 <_svfiprintf_r+0x4c>
 8009cbe:	4a40      	ldr	r2, [pc, #256]	; (8009dc0 <_svfiprintf_r+0x1dc>)
 8009cc0:	463d      	mov	r5, r7
 8009cc2:	1a80      	subs	r0, r0, r2
 8009cc4:	fa0b f000 	lsl.w	r0, fp, r0
 8009cc8:	4318      	orrs	r0, r3
 8009cca:	9004      	str	r0, [sp, #16]
 8009ccc:	e7d3      	b.n	8009c76 <_svfiprintf_r+0x92>
 8009cce:	9a03      	ldr	r2, [sp, #12]
 8009cd0:	1d11      	adds	r1, r2, #4
 8009cd2:	6812      	ldr	r2, [r2, #0]
 8009cd4:	9103      	str	r1, [sp, #12]
 8009cd6:	2a00      	cmp	r2, #0
 8009cd8:	db01      	blt.n	8009cde <_svfiprintf_r+0xfa>
 8009cda:	9207      	str	r2, [sp, #28]
 8009cdc:	e004      	b.n	8009ce8 <_svfiprintf_r+0x104>
 8009cde:	4252      	negs	r2, r2
 8009ce0:	f043 0302 	orr.w	r3, r3, #2
 8009ce4:	9207      	str	r2, [sp, #28]
 8009ce6:	9304      	str	r3, [sp, #16]
 8009ce8:	783b      	ldrb	r3, [r7, #0]
 8009cea:	2b2e      	cmp	r3, #46	; 0x2e
 8009cec:	d10c      	bne.n	8009d08 <_svfiprintf_r+0x124>
 8009cee:	787b      	ldrb	r3, [r7, #1]
 8009cf0:	2b2a      	cmp	r3, #42	; 0x2a
 8009cf2:	d133      	bne.n	8009d5c <_svfiprintf_r+0x178>
 8009cf4:	9b03      	ldr	r3, [sp, #12]
 8009cf6:	3702      	adds	r7, #2
 8009cf8:	1d1a      	adds	r2, r3, #4
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	9203      	str	r2, [sp, #12]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bfb8      	it	lt
 8009d02:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009d06:	9305      	str	r3, [sp, #20]
 8009d08:	4d2e      	ldr	r5, [pc, #184]	; (8009dc4 <_svfiprintf_r+0x1e0>)
 8009d0a:	2203      	movs	r2, #3
 8009d0c:	7839      	ldrb	r1, [r7, #0]
 8009d0e:	4628      	mov	r0, r5
 8009d10:	f001 f862 	bl	800add8 <memchr>
 8009d14:	b138      	cbz	r0, 8009d26 <_svfiprintf_r+0x142>
 8009d16:	2340      	movs	r3, #64	; 0x40
 8009d18:	1b40      	subs	r0, r0, r5
 8009d1a:	fa03 f000 	lsl.w	r0, r3, r0
 8009d1e:	9b04      	ldr	r3, [sp, #16]
 8009d20:	3701      	adds	r7, #1
 8009d22:	4303      	orrs	r3, r0
 8009d24:	9304      	str	r3, [sp, #16]
 8009d26:	7839      	ldrb	r1, [r7, #0]
 8009d28:	2206      	movs	r2, #6
 8009d2a:	4827      	ldr	r0, [pc, #156]	; (8009dc8 <_svfiprintf_r+0x1e4>)
 8009d2c:	1c7e      	adds	r6, r7, #1
 8009d2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d32:	f001 f851 	bl	800add8 <memchr>
 8009d36:	2800      	cmp	r0, #0
 8009d38:	d038      	beq.n	8009dac <_svfiprintf_r+0x1c8>
 8009d3a:	4b24      	ldr	r3, [pc, #144]	; (8009dcc <_svfiprintf_r+0x1e8>)
 8009d3c:	bb13      	cbnz	r3, 8009d84 <_svfiprintf_r+0x1a0>
 8009d3e:	9b03      	ldr	r3, [sp, #12]
 8009d40:	3307      	adds	r3, #7
 8009d42:	f023 0307 	bic.w	r3, r3, #7
 8009d46:	3308      	adds	r3, #8
 8009d48:	9303      	str	r3, [sp, #12]
 8009d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d4c:	444b      	add	r3, r9
 8009d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d50:	e76d      	b.n	8009c2e <_svfiprintf_r+0x4a>
 8009d52:	fb05 3202 	mla	r2, r5, r2, r3
 8009d56:	2001      	movs	r0, #1
 8009d58:	460f      	mov	r7, r1
 8009d5a:	e7a6      	b.n	8009caa <_svfiprintf_r+0xc6>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	250a      	movs	r5, #10
 8009d60:	4619      	mov	r1, r3
 8009d62:	3701      	adds	r7, #1
 8009d64:	9305      	str	r3, [sp, #20]
 8009d66:	4638      	mov	r0, r7
 8009d68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d6c:	3a30      	subs	r2, #48	; 0x30
 8009d6e:	2a09      	cmp	r2, #9
 8009d70:	d903      	bls.n	8009d7a <_svfiprintf_r+0x196>
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d0c8      	beq.n	8009d08 <_svfiprintf_r+0x124>
 8009d76:	9105      	str	r1, [sp, #20]
 8009d78:	e7c6      	b.n	8009d08 <_svfiprintf_r+0x124>
 8009d7a:	fb05 2101 	mla	r1, r5, r1, r2
 8009d7e:	2301      	movs	r3, #1
 8009d80:	4607      	mov	r7, r0
 8009d82:	e7f0      	b.n	8009d66 <_svfiprintf_r+0x182>
 8009d84:	ab03      	add	r3, sp, #12
 8009d86:	9300      	str	r3, [sp, #0]
 8009d88:	4622      	mov	r2, r4
 8009d8a:	4b11      	ldr	r3, [pc, #68]	; (8009dd0 <_svfiprintf_r+0x1ec>)
 8009d8c:	a904      	add	r1, sp, #16
 8009d8e:	4640      	mov	r0, r8
 8009d90:	f3af 8000 	nop.w
 8009d94:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009d98:	4681      	mov	r9, r0
 8009d9a:	d1d6      	bne.n	8009d4a <_svfiprintf_r+0x166>
 8009d9c:	89a3      	ldrh	r3, [r4, #12]
 8009d9e:	065b      	lsls	r3, r3, #25
 8009da0:	f53f af35 	bmi.w	8009c0e <_svfiprintf_r+0x2a>
 8009da4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009da6:	b01d      	add	sp, #116	; 0x74
 8009da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dac:	ab03      	add	r3, sp, #12
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	4622      	mov	r2, r4
 8009db2:	4b07      	ldr	r3, [pc, #28]	; (8009dd0 <_svfiprintf_r+0x1ec>)
 8009db4:	a904      	add	r1, sp, #16
 8009db6:	4640      	mov	r0, r8
 8009db8:	f000 f882 	bl	8009ec0 <_printf_i>
 8009dbc:	e7ea      	b.n	8009d94 <_svfiprintf_r+0x1b0>
 8009dbe:	bf00      	nop
 8009dc0:	0800b9ac 	.word	0x0800b9ac
 8009dc4:	0800b9b2 	.word	0x0800b9b2
 8009dc8:	0800b9b6 	.word	0x0800b9b6
 8009dcc:	00000000 	.word	0x00000000
 8009dd0:	08009b31 	.word	0x08009b31

08009dd4 <_printf_common>:
 8009dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd8:	4691      	mov	r9, r2
 8009dda:	461f      	mov	r7, r3
 8009ddc:	688a      	ldr	r2, [r1, #8]
 8009dde:	690b      	ldr	r3, [r1, #16]
 8009de0:	4606      	mov	r6, r0
 8009de2:	4293      	cmp	r3, r2
 8009de4:	bfb8      	it	lt
 8009de6:	4613      	movlt	r3, r2
 8009de8:	f8c9 3000 	str.w	r3, [r9]
 8009dec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009df0:	460c      	mov	r4, r1
 8009df2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009df6:	b112      	cbz	r2, 8009dfe <_printf_common+0x2a>
 8009df8:	3301      	adds	r3, #1
 8009dfa:	f8c9 3000 	str.w	r3, [r9]
 8009dfe:	6823      	ldr	r3, [r4, #0]
 8009e00:	0699      	lsls	r1, r3, #26
 8009e02:	bf42      	ittt	mi
 8009e04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009e08:	3302      	addmi	r3, #2
 8009e0a:	f8c9 3000 	strmi.w	r3, [r9]
 8009e0e:	6825      	ldr	r5, [r4, #0]
 8009e10:	f015 0506 	ands.w	r5, r5, #6
 8009e14:	d107      	bne.n	8009e26 <_printf_common+0x52>
 8009e16:	f104 0a19 	add.w	sl, r4, #25
 8009e1a:	68e3      	ldr	r3, [r4, #12]
 8009e1c:	f8d9 2000 	ldr.w	r2, [r9]
 8009e20:	1a9b      	subs	r3, r3, r2
 8009e22:	42ab      	cmp	r3, r5
 8009e24:	dc29      	bgt.n	8009e7a <_printf_common+0xa6>
 8009e26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009e2a:	6822      	ldr	r2, [r4, #0]
 8009e2c:	3300      	adds	r3, #0
 8009e2e:	bf18      	it	ne
 8009e30:	2301      	movne	r3, #1
 8009e32:	0692      	lsls	r2, r2, #26
 8009e34:	d42e      	bmi.n	8009e94 <_printf_common+0xc0>
 8009e36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e3a:	4639      	mov	r1, r7
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	47c0      	blx	r8
 8009e40:	3001      	adds	r0, #1
 8009e42:	d021      	beq.n	8009e88 <_printf_common+0xb4>
 8009e44:	6823      	ldr	r3, [r4, #0]
 8009e46:	68e5      	ldr	r5, [r4, #12]
 8009e48:	f003 0306 	and.w	r3, r3, #6
 8009e4c:	2b04      	cmp	r3, #4
 8009e4e:	bf18      	it	ne
 8009e50:	2500      	movne	r5, #0
 8009e52:	f8d9 2000 	ldr.w	r2, [r9]
 8009e56:	f04f 0900 	mov.w	r9, #0
 8009e5a:	bf08      	it	eq
 8009e5c:	1aad      	subeq	r5, r5, r2
 8009e5e:	68a3      	ldr	r3, [r4, #8]
 8009e60:	6922      	ldr	r2, [r4, #16]
 8009e62:	bf08      	it	eq
 8009e64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	bfc4      	itt	gt
 8009e6c:	1a9b      	subgt	r3, r3, r2
 8009e6e:	18ed      	addgt	r5, r5, r3
 8009e70:	341a      	adds	r4, #26
 8009e72:	454d      	cmp	r5, r9
 8009e74:	d11a      	bne.n	8009eac <_printf_common+0xd8>
 8009e76:	2000      	movs	r0, #0
 8009e78:	e008      	b.n	8009e8c <_printf_common+0xb8>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	4652      	mov	r2, sl
 8009e7e:	4639      	mov	r1, r7
 8009e80:	4630      	mov	r0, r6
 8009e82:	47c0      	blx	r8
 8009e84:	3001      	adds	r0, #1
 8009e86:	d103      	bne.n	8009e90 <_printf_common+0xbc>
 8009e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e90:	3501      	adds	r5, #1
 8009e92:	e7c2      	b.n	8009e1a <_printf_common+0x46>
 8009e94:	2030      	movs	r0, #48	; 0x30
 8009e96:	18e1      	adds	r1, r4, r3
 8009e98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e9c:	1c5a      	adds	r2, r3, #1
 8009e9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ea2:	4422      	add	r2, r4
 8009ea4:	3302      	adds	r3, #2
 8009ea6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009eaa:	e7c4      	b.n	8009e36 <_printf_common+0x62>
 8009eac:	2301      	movs	r3, #1
 8009eae:	4622      	mov	r2, r4
 8009eb0:	4639      	mov	r1, r7
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	47c0      	blx	r8
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	d0e6      	beq.n	8009e88 <_printf_common+0xb4>
 8009eba:	f109 0901 	add.w	r9, r9, #1
 8009ebe:	e7d8      	b.n	8009e72 <_printf_common+0x9e>

08009ec0 <_printf_i>:
 8009ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ec4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009ec8:	460c      	mov	r4, r1
 8009eca:	7e09      	ldrb	r1, [r1, #24]
 8009ecc:	b085      	sub	sp, #20
 8009ece:	296e      	cmp	r1, #110	; 0x6e
 8009ed0:	4617      	mov	r7, r2
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	4698      	mov	r8, r3
 8009ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ed8:	f000 80b3 	beq.w	800a042 <_printf_i+0x182>
 8009edc:	d822      	bhi.n	8009f24 <_printf_i+0x64>
 8009ede:	2963      	cmp	r1, #99	; 0x63
 8009ee0:	d036      	beq.n	8009f50 <_printf_i+0x90>
 8009ee2:	d80a      	bhi.n	8009efa <_printf_i+0x3a>
 8009ee4:	2900      	cmp	r1, #0
 8009ee6:	f000 80b9 	beq.w	800a05c <_printf_i+0x19c>
 8009eea:	2958      	cmp	r1, #88	; 0x58
 8009eec:	f000 8083 	beq.w	8009ff6 <_printf_i+0x136>
 8009ef0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ef4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009ef8:	e032      	b.n	8009f60 <_printf_i+0xa0>
 8009efa:	2964      	cmp	r1, #100	; 0x64
 8009efc:	d001      	beq.n	8009f02 <_printf_i+0x42>
 8009efe:	2969      	cmp	r1, #105	; 0x69
 8009f00:	d1f6      	bne.n	8009ef0 <_printf_i+0x30>
 8009f02:	6820      	ldr	r0, [r4, #0]
 8009f04:	6813      	ldr	r3, [r2, #0]
 8009f06:	0605      	lsls	r5, r0, #24
 8009f08:	f103 0104 	add.w	r1, r3, #4
 8009f0c:	d52a      	bpl.n	8009f64 <_printf_i+0xa4>
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6011      	str	r1, [r2, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	da03      	bge.n	8009f1e <_printf_i+0x5e>
 8009f16:	222d      	movs	r2, #45	; 0x2d
 8009f18:	425b      	negs	r3, r3
 8009f1a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009f1e:	486f      	ldr	r0, [pc, #444]	; (800a0dc <_printf_i+0x21c>)
 8009f20:	220a      	movs	r2, #10
 8009f22:	e039      	b.n	8009f98 <_printf_i+0xd8>
 8009f24:	2973      	cmp	r1, #115	; 0x73
 8009f26:	f000 809d 	beq.w	800a064 <_printf_i+0x1a4>
 8009f2a:	d808      	bhi.n	8009f3e <_printf_i+0x7e>
 8009f2c:	296f      	cmp	r1, #111	; 0x6f
 8009f2e:	d020      	beq.n	8009f72 <_printf_i+0xb2>
 8009f30:	2970      	cmp	r1, #112	; 0x70
 8009f32:	d1dd      	bne.n	8009ef0 <_printf_i+0x30>
 8009f34:	6823      	ldr	r3, [r4, #0]
 8009f36:	f043 0320 	orr.w	r3, r3, #32
 8009f3a:	6023      	str	r3, [r4, #0]
 8009f3c:	e003      	b.n	8009f46 <_printf_i+0x86>
 8009f3e:	2975      	cmp	r1, #117	; 0x75
 8009f40:	d017      	beq.n	8009f72 <_printf_i+0xb2>
 8009f42:	2978      	cmp	r1, #120	; 0x78
 8009f44:	d1d4      	bne.n	8009ef0 <_printf_i+0x30>
 8009f46:	2378      	movs	r3, #120	; 0x78
 8009f48:	4865      	ldr	r0, [pc, #404]	; (800a0e0 <_printf_i+0x220>)
 8009f4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f4e:	e055      	b.n	8009ffc <_printf_i+0x13c>
 8009f50:	6813      	ldr	r3, [r2, #0]
 8009f52:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f56:	1d19      	adds	r1, r3, #4
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	6011      	str	r1, [r2, #0]
 8009f5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f60:	2301      	movs	r3, #1
 8009f62:	e08c      	b.n	800a07e <_printf_i+0x1be>
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009f6a:	6011      	str	r1, [r2, #0]
 8009f6c:	bf18      	it	ne
 8009f6e:	b21b      	sxthne	r3, r3
 8009f70:	e7cf      	b.n	8009f12 <_printf_i+0x52>
 8009f72:	6813      	ldr	r3, [r2, #0]
 8009f74:	6825      	ldr	r5, [r4, #0]
 8009f76:	1d18      	adds	r0, r3, #4
 8009f78:	6010      	str	r0, [r2, #0]
 8009f7a:	0628      	lsls	r0, r5, #24
 8009f7c:	d501      	bpl.n	8009f82 <_printf_i+0xc2>
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	e002      	b.n	8009f88 <_printf_i+0xc8>
 8009f82:	0668      	lsls	r0, r5, #25
 8009f84:	d5fb      	bpl.n	8009f7e <_printf_i+0xbe>
 8009f86:	881b      	ldrh	r3, [r3, #0]
 8009f88:	296f      	cmp	r1, #111	; 0x6f
 8009f8a:	bf14      	ite	ne
 8009f8c:	220a      	movne	r2, #10
 8009f8e:	2208      	moveq	r2, #8
 8009f90:	4852      	ldr	r0, [pc, #328]	; (800a0dc <_printf_i+0x21c>)
 8009f92:	2100      	movs	r1, #0
 8009f94:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f98:	6865      	ldr	r5, [r4, #4]
 8009f9a:	2d00      	cmp	r5, #0
 8009f9c:	60a5      	str	r5, [r4, #8]
 8009f9e:	f2c0 8095 	blt.w	800a0cc <_printf_i+0x20c>
 8009fa2:	6821      	ldr	r1, [r4, #0]
 8009fa4:	f021 0104 	bic.w	r1, r1, #4
 8009fa8:	6021      	str	r1, [r4, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d13d      	bne.n	800a02a <_printf_i+0x16a>
 8009fae:	2d00      	cmp	r5, #0
 8009fb0:	f040 808e 	bne.w	800a0d0 <_printf_i+0x210>
 8009fb4:	4665      	mov	r5, ip
 8009fb6:	2a08      	cmp	r2, #8
 8009fb8:	d10b      	bne.n	8009fd2 <_printf_i+0x112>
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	07db      	lsls	r3, r3, #31
 8009fbe:	d508      	bpl.n	8009fd2 <_printf_i+0x112>
 8009fc0:	6923      	ldr	r3, [r4, #16]
 8009fc2:	6862      	ldr	r2, [r4, #4]
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	bfde      	ittt	le
 8009fc8:	2330      	movle	r3, #48	; 0x30
 8009fca:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009fce:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009fd2:	ebac 0305 	sub.w	r3, ip, r5
 8009fd6:	6123      	str	r3, [r4, #16]
 8009fd8:	f8cd 8000 	str.w	r8, [sp]
 8009fdc:	463b      	mov	r3, r7
 8009fde:	aa03      	add	r2, sp, #12
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	f7ff fef6 	bl	8009dd4 <_printf_common>
 8009fe8:	3001      	adds	r0, #1
 8009fea:	d14d      	bne.n	800a088 <_printf_i+0x1c8>
 8009fec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ff0:	b005      	add	sp, #20
 8009ff2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ff6:	4839      	ldr	r0, [pc, #228]	; (800a0dc <_printf_i+0x21c>)
 8009ff8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009ffc:	6813      	ldr	r3, [r2, #0]
 8009ffe:	6821      	ldr	r1, [r4, #0]
 800a000:	1d1d      	adds	r5, r3, #4
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	6015      	str	r5, [r2, #0]
 800a006:	060a      	lsls	r2, r1, #24
 800a008:	d50b      	bpl.n	800a022 <_printf_i+0x162>
 800a00a:	07ca      	lsls	r2, r1, #31
 800a00c:	bf44      	itt	mi
 800a00e:	f041 0120 	orrmi.w	r1, r1, #32
 800a012:	6021      	strmi	r1, [r4, #0]
 800a014:	b91b      	cbnz	r3, 800a01e <_printf_i+0x15e>
 800a016:	6822      	ldr	r2, [r4, #0]
 800a018:	f022 0220 	bic.w	r2, r2, #32
 800a01c:	6022      	str	r2, [r4, #0]
 800a01e:	2210      	movs	r2, #16
 800a020:	e7b7      	b.n	8009f92 <_printf_i+0xd2>
 800a022:	064d      	lsls	r5, r1, #25
 800a024:	bf48      	it	mi
 800a026:	b29b      	uxthmi	r3, r3
 800a028:	e7ef      	b.n	800a00a <_printf_i+0x14a>
 800a02a:	4665      	mov	r5, ip
 800a02c:	fbb3 f1f2 	udiv	r1, r3, r2
 800a030:	fb02 3311 	mls	r3, r2, r1, r3
 800a034:	5cc3      	ldrb	r3, [r0, r3]
 800a036:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a03a:	460b      	mov	r3, r1
 800a03c:	2900      	cmp	r1, #0
 800a03e:	d1f5      	bne.n	800a02c <_printf_i+0x16c>
 800a040:	e7b9      	b.n	8009fb6 <_printf_i+0xf6>
 800a042:	6813      	ldr	r3, [r2, #0]
 800a044:	6825      	ldr	r5, [r4, #0]
 800a046:	1d18      	adds	r0, r3, #4
 800a048:	6961      	ldr	r1, [r4, #20]
 800a04a:	6010      	str	r0, [r2, #0]
 800a04c:	0628      	lsls	r0, r5, #24
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	d501      	bpl.n	800a056 <_printf_i+0x196>
 800a052:	6019      	str	r1, [r3, #0]
 800a054:	e002      	b.n	800a05c <_printf_i+0x19c>
 800a056:	066a      	lsls	r2, r5, #25
 800a058:	d5fb      	bpl.n	800a052 <_printf_i+0x192>
 800a05a:	8019      	strh	r1, [r3, #0]
 800a05c:	2300      	movs	r3, #0
 800a05e:	4665      	mov	r5, ip
 800a060:	6123      	str	r3, [r4, #16]
 800a062:	e7b9      	b.n	8009fd8 <_printf_i+0x118>
 800a064:	6813      	ldr	r3, [r2, #0]
 800a066:	1d19      	adds	r1, r3, #4
 800a068:	6011      	str	r1, [r2, #0]
 800a06a:	681d      	ldr	r5, [r3, #0]
 800a06c:	6862      	ldr	r2, [r4, #4]
 800a06e:	2100      	movs	r1, #0
 800a070:	4628      	mov	r0, r5
 800a072:	f000 feb1 	bl	800add8 <memchr>
 800a076:	b108      	cbz	r0, 800a07c <_printf_i+0x1bc>
 800a078:	1b40      	subs	r0, r0, r5
 800a07a:	6060      	str	r0, [r4, #4]
 800a07c:	6863      	ldr	r3, [r4, #4]
 800a07e:	6123      	str	r3, [r4, #16]
 800a080:	2300      	movs	r3, #0
 800a082:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a086:	e7a7      	b.n	8009fd8 <_printf_i+0x118>
 800a088:	6923      	ldr	r3, [r4, #16]
 800a08a:	462a      	mov	r2, r5
 800a08c:	4639      	mov	r1, r7
 800a08e:	4630      	mov	r0, r6
 800a090:	47c0      	blx	r8
 800a092:	3001      	adds	r0, #1
 800a094:	d0aa      	beq.n	8009fec <_printf_i+0x12c>
 800a096:	6823      	ldr	r3, [r4, #0]
 800a098:	079b      	lsls	r3, r3, #30
 800a09a:	d413      	bmi.n	800a0c4 <_printf_i+0x204>
 800a09c:	68e0      	ldr	r0, [r4, #12]
 800a09e:	9b03      	ldr	r3, [sp, #12]
 800a0a0:	4298      	cmp	r0, r3
 800a0a2:	bfb8      	it	lt
 800a0a4:	4618      	movlt	r0, r3
 800a0a6:	e7a3      	b.n	8009ff0 <_printf_i+0x130>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	464a      	mov	r2, r9
 800a0ac:	4639      	mov	r1, r7
 800a0ae:	4630      	mov	r0, r6
 800a0b0:	47c0      	blx	r8
 800a0b2:	3001      	adds	r0, #1
 800a0b4:	d09a      	beq.n	8009fec <_printf_i+0x12c>
 800a0b6:	3501      	adds	r5, #1
 800a0b8:	68e3      	ldr	r3, [r4, #12]
 800a0ba:	9a03      	ldr	r2, [sp, #12]
 800a0bc:	1a9b      	subs	r3, r3, r2
 800a0be:	42ab      	cmp	r3, r5
 800a0c0:	dcf2      	bgt.n	800a0a8 <_printf_i+0x1e8>
 800a0c2:	e7eb      	b.n	800a09c <_printf_i+0x1dc>
 800a0c4:	2500      	movs	r5, #0
 800a0c6:	f104 0919 	add.w	r9, r4, #25
 800a0ca:	e7f5      	b.n	800a0b8 <_printf_i+0x1f8>
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d1ac      	bne.n	800a02a <_printf_i+0x16a>
 800a0d0:	7803      	ldrb	r3, [r0, #0]
 800a0d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0da:	e76c      	b.n	8009fb6 <_printf_i+0xf6>
 800a0dc:	0800b9bd 	.word	0x0800b9bd
 800a0e0:	0800b9ce 	.word	0x0800b9ce

0800a0e4 <_sbrk_r>:
 800a0e4:	b538      	push	{r3, r4, r5, lr}
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	4c05      	ldr	r4, [pc, #20]	; (800a100 <_sbrk_r+0x1c>)
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	4608      	mov	r0, r1
 800a0ee:	6023      	str	r3, [r4, #0]
 800a0f0:	f7f9 f9b8 	bl	8003464 <_sbrk>
 800a0f4:	1c43      	adds	r3, r0, #1
 800a0f6:	d102      	bne.n	800a0fe <_sbrk_r+0x1a>
 800a0f8:	6823      	ldr	r3, [r4, #0]
 800a0fa:	b103      	cbz	r3, 800a0fe <_sbrk_r+0x1a>
 800a0fc:	602b      	str	r3, [r5, #0]
 800a0fe:	bd38      	pop	{r3, r4, r5, pc}
 800a100:	200008e4 	.word	0x200008e4

0800a104 <strncmp>:
 800a104:	b510      	push	{r4, lr}
 800a106:	b16a      	cbz	r2, 800a124 <strncmp+0x20>
 800a108:	3901      	subs	r1, #1
 800a10a:	1884      	adds	r4, r0, r2
 800a10c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a110:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a114:	4293      	cmp	r3, r2
 800a116:	d103      	bne.n	800a120 <strncmp+0x1c>
 800a118:	42a0      	cmp	r0, r4
 800a11a:	d001      	beq.n	800a120 <strncmp+0x1c>
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d1f5      	bne.n	800a10c <strncmp+0x8>
 800a120:	1a98      	subs	r0, r3, r2
 800a122:	bd10      	pop	{r4, pc}
 800a124:	4610      	mov	r0, r2
 800a126:	e7fc      	b.n	800a122 <strncmp+0x1e>

0800a128 <__ascii_wctomb>:
 800a128:	b149      	cbz	r1, 800a13e <__ascii_wctomb+0x16>
 800a12a:	2aff      	cmp	r2, #255	; 0xff
 800a12c:	bf8b      	itete	hi
 800a12e:	238a      	movhi	r3, #138	; 0x8a
 800a130:	700a      	strbls	r2, [r1, #0]
 800a132:	6003      	strhi	r3, [r0, #0]
 800a134:	2001      	movls	r0, #1
 800a136:	bf88      	it	hi
 800a138:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a13c:	4770      	bx	lr
 800a13e:	4608      	mov	r0, r1
 800a140:	4770      	bx	lr

0800a142 <quorem>:
 800a142:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a146:	6903      	ldr	r3, [r0, #16]
 800a148:	690c      	ldr	r4, [r1, #16]
 800a14a:	4680      	mov	r8, r0
 800a14c:	42a3      	cmp	r3, r4
 800a14e:	f2c0 8084 	blt.w	800a25a <quorem+0x118>
 800a152:	3c01      	subs	r4, #1
 800a154:	f101 0714 	add.w	r7, r1, #20
 800a158:	f100 0614 	add.w	r6, r0, #20
 800a15c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a160:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a164:	3501      	adds	r5, #1
 800a166:	fbb0 f5f5 	udiv	r5, r0, r5
 800a16a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a16e:	eb06 030c 	add.w	r3, r6, ip
 800a172:	eb07 090c 	add.w	r9, r7, ip
 800a176:	9301      	str	r3, [sp, #4]
 800a178:	b39d      	cbz	r5, 800a1e2 <quorem+0xa0>
 800a17a:	f04f 0a00 	mov.w	sl, #0
 800a17e:	4638      	mov	r0, r7
 800a180:	46b6      	mov	lr, r6
 800a182:	46d3      	mov	fp, sl
 800a184:	f850 2b04 	ldr.w	r2, [r0], #4
 800a188:	b293      	uxth	r3, r2
 800a18a:	fb05 a303 	mla	r3, r5, r3, sl
 800a18e:	0c12      	lsrs	r2, r2, #16
 800a190:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a194:	fb05 a202 	mla	r2, r5, r2, sl
 800a198:	b29b      	uxth	r3, r3
 800a19a:	ebab 0303 	sub.w	r3, fp, r3
 800a19e:	f8de b000 	ldr.w	fp, [lr]
 800a1a2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a1a6:	fa1f fb8b 	uxth.w	fp, fp
 800a1aa:	445b      	add	r3, fp
 800a1ac:	fa1f fb82 	uxth.w	fp, r2
 800a1b0:	f8de 2000 	ldr.w	r2, [lr]
 800a1b4:	4581      	cmp	r9, r0
 800a1b6:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a1ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1be:	b29b      	uxth	r3, r3
 800a1c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1c4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a1c8:	f84e 3b04 	str.w	r3, [lr], #4
 800a1cc:	d2da      	bcs.n	800a184 <quorem+0x42>
 800a1ce:	f856 300c 	ldr.w	r3, [r6, ip]
 800a1d2:	b933      	cbnz	r3, 800a1e2 <quorem+0xa0>
 800a1d4:	9b01      	ldr	r3, [sp, #4]
 800a1d6:	3b04      	subs	r3, #4
 800a1d8:	429e      	cmp	r6, r3
 800a1da:	461a      	mov	r2, r3
 800a1dc:	d331      	bcc.n	800a242 <quorem+0x100>
 800a1de:	f8c8 4010 	str.w	r4, [r8, #16]
 800a1e2:	4640      	mov	r0, r8
 800a1e4:	f7ff fa52 	bl	800968c <__mcmp>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	db26      	blt.n	800a23a <quorem+0xf8>
 800a1ec:	4630      	mov	r0, r6
 800a1ee:	f04f 0c00 	mov.w	ip, #0
 800a1f2:	3501      	adds	r5, #1
 800a1f4:	f857 1b04 	ldr.w	r1, [r7], #4
 800a1f8:	f8d0 e000 	ldr.w	lr, [r0]
 800a1fc:	b28b      	uxth	r3, r1
 800a1fe:	ebac 0303 	sub.w	r3, ip, r3
 800a202:	fa1f f28e 	uxth.w	r2, lr
 800a206:	4413      	add	r3, r2
 800a208:	0c0a      	lsrs	r2, r1, #16
 800a20a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a20e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a212:	b29b      	uxth	r3, r3
 800a214:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a218:	45b9      	cmp	r9, r7
 800a21a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a21e:	f840 3b04 	str.w	r3, [r0], #4
 800a222:	d2e7      	bcs.n	800a1f4 <quorem+0xb2>
 800a224:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a228:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a22c:	b92a      	cbnz	r2, 800a23a <quorem+0xf8>
 800a22e:	3b04      	subs	r3, #4
 800a230:	429e      	cmp	r6, r3
 800a232:	461a      	mov	r2, r3
 800a234:	d30b      	bcc.n	800a24e <quorem+0x10c>
 800a236:	f8c8 4010 	str.w	r4, [r8, #16]
 800a23a:	4628      	mov	r0, r5
 800a23c:	b003      	add	sp, #12
 800a23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a242:	6812      	ldr	r2, [r2, #0]
 800a244:	3b04      	subs	r3, #4
 800a246:	2a00      	cmp	r2, #0
 800a248:	d1c9      	bne.n	800a1de <quorem+0x9c>
 800a24a:	3c01      	subs	r4, #1
 800a24c:	e7c4      	b.n	800a1d8 <quorem+0x96>
 800a24e:	6812      	ldr	r2, [r2, #0]
 800a250:	3b04      	subs	r3, #4
 800a252:	2a00      	cmp	r2, #0
 800a254:	d1ef      	bne.n	800a236 <quorem+0xf4>
 800a256:	3c01      	subs	r4, #1
 800a258:	e7ea      	b.n	800a230 <quorem+0xee>
 800a25a:	2000      	movs	r0, #0
 800a25c:	e7ee      	b.n	800a23c <quorem+0xfa>
	...

0800a260 <_dtoa_r>:
 800a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a264:	4616      	mov	r6, r2
 800a266:	461f      	mov	r7, r3
 800a268:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a26a:	b095      	sub	sp, #84	; 0x54
 800a26c:	4604      	mov	r4, r0
 800a26e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800a272:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a276:	b93d      	cbnz	r5, 800a288 <_dtoa_r+0x28>
 800a278:	2010      	movs	r0, #16
 800a27a:	f000 fda5 	bl	800adc8 <malloc>
 800a27e:	6260      	str	r0, [r4, #36]	; 0x24
 800a280:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a284:	6005      	str	r5, [r0, #0]
 800a286:	60c5      	str	r5, [r0, #12]
 800a288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a28a:	6819      	ldr	r1, [r3, #0]
 800a28c:	b151      	cbz	r1, 800a2a4 <_dtoa_r+0x44>
 800a28e:	685a      	ldr	r2, [r3, #4]
 800a290:	2301      	movs	r3, #1
 800a292:	4093      	lsls	r3, r2
 800a294:	604a      	str	r2, [r1, #4]
 800a296:	608b      	str	r3, [r1, #8]
 800a298:	4620      	mov	r0, r4
 800a29a:	f7fe ffd9 	bl	8009250 <_Bfree>
 800a29e:	2200      	movs	r2, #0
 800a2a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2a2:	601a      	str	r2, [r3, #0]
 800a2a4:	1e3b      	subs	r3, r7, #0
 800a2a6:	bfaf      	iteee	ge
 800a2a8:	2300      	movge	r3, #0
 800a2aa:	2201      	movlt	r2, #1
 800a2ac:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a2b0:	9303      	strlt	r3, [sp, #12]
 800a2b2:	bfac      	ite	ge
 800a2b4:	f8c8 3000 	strge.w	r3, [r8]
 800a2b8:	f8c8 2000 	strlt.w	r2, [r8]
 800a2bc:	4bae      	ldr	r3, [pc, #696]	; (800a578 <_dtoa_r+0x318>)
 800a2be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a2c2:	ea33 0308 	bics.w	r3, r3, r8
 800a2c6:	d11b      	bne.n	800a300 <_dtoa_r+0xa0>
 800a2c8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a2ce:	6013      	str	r3, [r2, #0]
 800a2d0:	9b02      	ldr	r3, [sp, #8]
 800a2d2:	b923      	cbnz	r3, 800a2de <_dtoa_r+0x7e>
 800a2d4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	f000 8545 	beq.w	800ad68 <_dtoa_r+0xb08>
 800a2de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2e0:	b953      	cbnz	r3, 800a2f8 <_dtoa_r+0x98>
 800a2e2:	4ba6      	ldr	r3, [pc, #664]	; (800a57c <_dtoa_r+0x31c>)
 800a2e4:	e021      	b.n	800a32a <_dtoa_r+0xca>
 800a2e6:	4ba6      	ldr	r3, [pc, #664]	; (800a580 <_dtoa_r+0x320>)
 800a2e8:	9306      	str	r3, [sp, #24]
 800a2ea:	3308      	adds	r3, #8
 800a2ec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a2ee:	6013      	str	r3, [r2, #0]
 800a2f0:	9806      	ldr	r0, [sp, #24]
 800a2f2:	b015      	add	sp, #84	; 0x54
 800a2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f8:	4ba0      	ldr	r3, [pc, #640]	; (800a57c <_dtoa_r+0x31c>)
 800a2fa:	9306      	str	r3, [sp, #24]
 800a2fc:	3303      	adds	r3, #3
 800a2fe:	e7f5      	b.n	800a2ec <_dtoa_r+0x8c>
 800a300:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a304:	2200      	movs	r2, #0
 800a306:	2300      	movs	r3, #0
 800a308:	4630      	mov	r0, r6
 800a30a:	4639      	mov	r1, r7
 800a30c:	f7f6 fb4c 	bl	80009a8 <__aeabi_dcmpeq>
 800a310:	4682      	mov	sl, r0
 800a312:	b160      	cbz	r0, 800a32e <_dtoa_r+0xce>
 800a314:	2301      	movs	r3, #1
 800a316:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a318:	6013      	str	r3, [r2, #0]
 800a31a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	f000 8520 	beq.w	800ad62 <_dtoa_r+0xb02>
 800a322:	4b98      	ldr	r3, [pc, #608]	; (800a584 <_dtoa_r+0x324>)
 800a324:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a326:	6013      	str	r3, [r2, #0]
 800a328:	3b01      	subs	r3, #1
 800a32a:	9306      	str	r3, [sp, #24]
 800a32c:	e7e0      	b.n	800a2f0 <_dtoa_r+0x90>
 800a32e:	ab12      	add	r3, sp, #72	; 0x48
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	ab13      	add	r3, sp, #76	; 0x4c
 800a334:	9300      	str	r3, [sp, #0]
 800a336:	4632      	mov	r2, r6
 800a338:	463b      	mov	r3, r7
 800a33a:	4620      	mov	r0, r4
 800a33c:	f7ff fa94 	bl	8009868 <__d2b>
 800a340:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a344:	4683      	mov	fp, r0
 800a346:	2d00      	cmp	r5, #0
 800a348:	d07d      	beq.n	800a446 <_dtoa_r+0x1e6>
 800a34a:	46b0      	mov	r8, r6
 800a34c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a350:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800a354:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800a358:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a35c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800a360:	2200      	movs	r2, #0
 800a362:	4b89      	ldr	r3, [pc, #548]	; (800a588 <_dtoa_r+0x328>)
 800a364:	4640      	mov	r0, r8
 800a366:	4649      	mov	r1, r9
 800a368:	f7f5 fefe 	bl	8000168 <__aeabi_dsub>
 800a36c:	a37c      	add	r3, pc, #496	; (adr r3, 800a560 <_dtoa_r+0x300>)
 800a36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a372:	f7f6 f8b1 	bl	80004d8 <__aeabi_dmul>
 800a376:	a37c      	add	r3, pc, #496	; (adr r3, 800a568 <_dtoa_r+0x308>)
 800a378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37c:	f7f5 fef6 	bl	800016c <__adddf3>
 800a380:	4606      	mov	r6, r0
 800a382:	4628      	mov	r0, r5
 800a384:	460f      	mov	r7, r1
 800a386:	f7f6 f83d 	bl	8000404 <__aeabi_i2d>
 800a38a:	a379      	add	r3, pc, #484	; (adr r3, 800a570 <_dtoa_r+0x310>)
 800a38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a390:	f7f6 f8a2 	bl	80004d8 <__aeabi_dmul>
 800a394:	4602      	mov	r2, r0
 800a396:	460b      	mov	r3, r1
 800a398:	4630      	mov	r0, r6
 800a39a:	4639      	mov	r1, r7
 800a39c:	f7f5 fee6 	bl	800016c <__adddf3>
 800a3a0:	4606      	mov	r6, r0
 800a3a2:	460f      	mov	r7, r1
 800a3a4:	f7f6 fb32 	bl	8000a0c <__aeabi_d2iz>
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	4682      	mov	sl, r0
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	4639      	mov	r1, r7
 800a3b2:	f7f6 fb03 	bl	80009bc <__aeabi_dcmplt>
 800a3b6:	b148      	cbz	r0, 800a3cc <_dtoa_r+0x16c>
 800a3b8:	4650      	mov	r0, sl
 800a3ba:	f7f6 f823 	bl	8000404 <__aeabi_i2d>
 800a3be:	4632      	mov	r2, r6
 800a3c0:	463b      	mov	r3, r7
 800a3c2:	f7f6 faf1 	bl	80009a8 <__aeabi_dcmpeq>
 800a3c6:	b908      	cbnz	r0, 800a3cc <_dtoa_r+0x16c>
 800a3c8:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a3cc:	f1ba 0f16 	cmp.w	sl, #22
 800a3d0:	d85a      	bhi.n	800a488 <_dtoa_r+0x228>
 800a3d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3d6:	496d      	ldr	r1, [pc, #436]	; (800a58c <_dtoa_r+0x32c>)
 800a3d8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a3dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3e0:	f7f6 fb0a 	bl	80009f8 <__aeabi_dcmpgt>
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	d051      	beq.n	800a48c <_dtoa_r+0x22c>
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a3ee:	930d      	str	r3, [sp, #52]	; 0x34
 800a3f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3f2:	1b5d      	subs	r5, r3, r5
 800a3f4:	1e6b      	subs	r3, r5, #1
 800a3f6:	9307      	str	r3, [sp, #28]
 800a3f8:	bf43      	ittte	mi
 800a3fa:	2300      	movmi	r3, #0
 800a3fc:	f1c5 0901 	rsbmi	r9, r5, #1
 800a400:	9307      	strmi	r3, [sp, #28]
 800a402:	f04f 0900 	movpl.w	r9, #0
 800a406:	f1ba 0f00 	cmp.w	sl, #0
 800a40a:	db41      	blt.n	800a490 <_dtoa_r+0x230>
 800a40c:	9b07      	ldr	r3, [sp, #28]
 800a40e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a412:	4453      	add	r3, sl
 800a414:	9307      	str	r3, [sp, #28]
 800a416:	2300      	movs	r3, #0
 800a418:	9308      	str	r3, [sp, #32]
 800a41a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a41c:	2b09      	cmp	r3, #9
 800a41e:	f200 808f 	bhi.w	800a540 <_dtoa_r+0x2e0>
 800a422:	2b05      	cmp	r3, #5
 800a424:	bfc4      	itt	gt
 800a426:	3b04      	subgt	r3, #4
 800a428:	931e      	strgt	r3, [sp, #120]	; 0x78
 800a42a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a42c:	bfc8      	it	gt
 800a42e:	2500      	movgt	r5, #0
 800a430:	f1a3 0302 	sub.w	r3, r3, #2
 800a434:	bfd8      	it	le
 800a436:	2501      	movle	r5, #1
 800a438:	2b03      	cmp	r3, #3
 800a43a:	f200 808d 	bhi.w	800a558 <_dtoa_r+0x2f8>
 800a43e:	e8df f003 	tbb	[pc, r3]
 800a442:	7d7b      	.short	0x7d7b
 800a444:	6f2f      	.short	0x6f2f
 800a446:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a44a:	441d      	add	r5, r3
 800a44c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a450:	2820      	cmp	r0, #32
 800a452:	dd13      	ble.n	800a47c <_dtoa_r+0x21c>
 800a454:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a458:	9b02      	ldr	r3, [sp, #8]
 800a45a:	fa08 f800 	lsl.w	r8, r8, r0
 800a45e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a462:	fa23 f000 	lsr.w	r0, r3, r0
 800a466:	ea48 0000 	orr.w	r0, r8, r0
 800a46a:	f7f5 ffbb 	bl	80003e4 <__aeabi_ui2d>
 800a46e:	2301      	movs	r3, #1
 800a470:	4680      	mov	r8, r0
 800a472:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800a476:	3d01      	subs	r5, #1
 800a478:	9310      	str	r3, [sp, #64]	; 0x40
 800a47a:	e771      	b.n	800a360 <_dtoa_r+0x100>
 800a47c:	9b02      	ldr	r3, [sp, #8]
 800a47e:	f1c0 0020 	rsb	r0, r0, #32
 800a482:	fa03 f000 	lsl.w	r0, r3, r0
 800a486:	e7f0      	b.n	800a46a <_dtoa_r+0x20a>
 800a488:	2301      	movs	r3, #1
 800a48a:	e7b0      	b.n	800a3ee <_dtoa_r+0x18e>
 800a48c:	900d      	str	r0, [sp, #52]	; 0x34
 800a48e:	e7af      	b.n	800a3f0 <_dtoa_r+0x190>
 800a490:	f1ca 0300 	rsb	r3, sl, #0
 800a494:	9308      	str	r3, [sp, #32]
 800a496:	2300      	movs	r3, #0
 800a498:	eba9 090a 	sub.w	r9, r9, sl
 800a49c:	930c      	str	r3, [sp, #48]	; 0x30
 800a49e:	e7bc      	b.n	800a41a <_dtoa_r+0x1ba>
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	9309      	str	r3, [sp, #36]	; 0x24
 800a4a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	dd74      	ble.n	800a594 <_dtoa_r+0x334>
 800a4aa:	4698      	mov	r8, r3
 800a4ac:	9304      	str	r3, [sp, #16]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a4b2:	6072      	str	r2, [r6, #4]
 800a4b4:	2204      	movs	r2, #4
 800a4b6:	f102 0014 	add.w	r0, r2, #20
 800a4ba:	4298      	cmp	r0, r3
 800a4bc:	6871      	ldr	r1, [r6, #4]
 800a4be:	d96e      	bls.n	800a59e <_dtoa_r+0x33e>
 800a4c0:	4620      	mov	r0, r4
 800a4c2:	f7fe fe91 	bl	80091e8 <_Balloc>
 800a4c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4c8:	6030      	str	r0, [r6, #0]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f1b8 0f0e 	cmp.w	r8, #14
 800a4d0:	9306      	str	r3, [sp, #24]
 800a4d2:	f200 80ed 	bhi.w	800a6b0 <_dtoa_r+0x450>
 800a4d6:	2d00      	cmp	r5, #0
 800a4d8:	f000 80ea 	beq.w	800a6b0 <_dtoa_r+0x450>
 800a4dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4e0:	f1ba 0f00 	cmp.w	sl, #0
 800a4e4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a4e8:	dd77      	ble.n	800a5da <_dtoa_r+0x37a>
 800a4ea:	4a28      	ldr	r2, [pc, #160]	; (800a58c <_dtoa_r+0x32c>)
 800a4ec:	f00a 030f 	and.w	r3, sl, #15
 800a4f0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a4f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a4f8:	06f0      	lsls	r0, r6, #27
 800a4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4fe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a502:	d568      	bpl.n	800a5d6 <_dtoa_r+0x376>
 800a504:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a508:	4b21      	ldr	r3, [pc, #132]	; (800a590 <_dtoa_r+0x330>)
 800a50a:	2503      	movs	r5, #3
 800a50c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a510:	f7f6 f90c 	bl	800072c <__aeabi_ddiv>
 800a514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a518:	f006 060f 	and.w	r6, r6, #15
 800a51c:	4f1c      	ldr	r7, [pc, #112]	; (800a590 <_dtoa_r+0x330>)
 800a51e:	e04f      	b.n	800a5c0 <_dtoa_r+0x360>
 800a520:	2301      	movs	r3, #1
 800a522:	9309      	str	r3, [sp, #36]	; 0x24
 800a524:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a526:	4453      	add	r3, sl
 800a528:	f103 0801 	add.w	r8, r3, #1
 800a52c:	9304      	str	r3, [sp, #16]
 800a52e:	4643      	mov	r3, r8
 800a530:	2b01      	cmp	r3, #1
 800a532:	bfb8      	it	lt
 800a534:	2301      	movlt	r3, #1
 800a536:	e7ba      	b.n	800a4ae <_dtoa_r+0x24e>
 800a538:	2300      	movs	r3, #0
 800a53a:	e7b2      	b.n	800a4a2 <_dtoa_r+0x242>
 800a53c:	2300      	movs	r3, #0
 800a53e:	e7f0      	b.n	800a522 <_dtoa_r+0x2c2>
 800a540:	2501      	movs	r5, #1
 800a542:	2300      	movs	r3, #0
 800a544:	9509      	str	r5, [sp, #36]	; 0x24
 800a546:	931e      	str	r3, [sp, #120]	; 0x78
 800a548:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a54c:	2200      	movs	r2, #0
 800a54e:	9304      	str	r3, [sp, #16]
 800a550:	4698      	mov	r8, r3
 800a552:	2312      	movs	r3, #18
 800a554:	921f      	str	r2, [sp, #124]	; 0x7c
 800a556:	e7aa      	b.n	800a4ae <_dtoa_r+0x24e>
 800a558:	2301      	movs	r3, #1
 800a55a:	9309      	str	r3, [sp, #36]	; 0x24
 800a55c:	e7f4      	b.n	800a548 <_dtoa_r+0x2e8>
 800a55e:	bf00      	nop
 800a560:	636f4361 	.word	0x636f4361
 800a564:	3fd287a7 	.word	0x3fd287a7
 800a568:	8b60c8b3 	.word	0x8b60c8b3
 800a56c:	3fc68a28 	.word	0x3fc68a28
 800a570:	509f79fb 	.word	0x509f79fb
 800a574:	3fd34413 	.word	0x3fd34413
 800a578:	7ff00000 	.word	0x7ff00000
 800a57c:	0800bae9 	.word	0x0800bae9
 800a580:	0800bae0 	.word	0x0800bae0
 800a584:	0800baee 	.word	0x0800baee
 800a588:	3ff80000 	.word	0x3ff80000
 800a58c:	0800b8d8 	.word	0x0800b8d8
 800a590:	0800b8b0 	.word	0x0800b8b0
 800a594:	2301      	movs	r3, #1
 800a596:	9304      	str	r3, [sp, #16]
 800a598:	4698      	mov	r8, r3
 800a59a:	461a      	mov	r2, r3
 800a59c:	e7da      	b.n	800a554 <_dtoa_r+0x2f4>
 800a59e:	3101      	adds	r1, #1
 800a5a0:	6071      	str	r1, [r6, #4]
 800a5a2:	0052      	lsls	r2, r2, #1
 800a5a4:	e787      	b.n	800a4b6 <_dtoa_r+0x256>
 800a5a6:	07f1      	lsls	r1, r6, #31
 800a5a8:	d508      	bpl.n	800a5bc <_dtoa_r+0x35c>
 800a5aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a5ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5b2:	f7f5 ff91 	bl	80004d8 <__aeabi_dmul>
 800a5b6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a5ba:	3501      	adds	r5, #1
 800a5bc:	1076      	asrs	r6, r6, #1
 800a5be:	3708      	adds	r7, #8
 800a5c0:	2e00      	cmp	r6, #0
 800a5c2:	d1f0      	bne.n	800a5a6 <_dtoa_r+0x346>
 800a5c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a5c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5cc:	f7f6 f8ae 	bl	800072c <__aeabi_ddiv>
 800a5d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5d4:	e01b      	b.n	800a60e <_dtoa_r+0x3ae>
 800a5d6:	2502      	movs	r5, #2
 800a5d8:	e7a0      	b.n	800a51c <_dtoa_r+0x2bc>
 800a5da:	f000 80a4 	beq.w	800a726 <_dtoa_r+0x4c6>
 800a5de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a5e2:	f1ca 0600 	rsb	r6, sl, #0
 800a5e6:	4ba0      	ldr	r3, [pc, #640]	; (800a868 <_dtoa_r+0x608>)
 800a5e8:	f006 020f 	and.w	r2, r6, #15
 800a5ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f4:	f7f5 ff70 	bl	80004d8 <__aeabi_dmul>
 800a5f8:	2502      	movs	r5, #2
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a600:	4f9a      	ldr	r7, [pc, #616]	; (800a86c <_dtoa_r+0x60c>)
 800a602:	1136      	asrs	r6, r6, #4
 800a604:	2e00      	cmp	r6, #0
 800a606:	f040 8083 	bne.w	800a710 <_dtoa_r+0x4b0>
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d1e0      	bne.n	800a5d0 <_dtoa_r+0x370>
 800a60e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a610:	2b00      	cmp	r3, #0
 800a612:	f000 808a 	beq.w	800a72a <_dtoa_r+0x4ca>
 800a616:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a61a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a61e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a622:	2200      	movs	r2, #0
 800a624:	4b92      	ldr	r3, [pc, #584]	; (800a870 <_dtoa_r+0x610>)
 800a626:	f7f6 f9c9 	bl	80009bc <__aeabi_dcmplt>
 800a62a:	2800      	cmp	r0, #0
 800a62c:	d07d      	beq.n	800a72a <_dtoa_r+0x4ca>
 800a62e:	f1b8 0f00 	cmp.w	r8, #0
 800a632:	d07a      	beq.n	800a72a <_dtoa_r+0x4ca>
 800a634:	9b04      	ldr	r3, [sp, #16]
 800a636:	2b00      	cmp	r3, #0
 800a638:	dd36      	ble.n	800a6a8 <_dtoa_r+0x448>
 800a63a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a63e:	2200      	movs	r2, #0
 800a640:	4b8c      	ldr	r3, [pc, #560]	; (800a874 <_dtoa_r+0x614>)
 800a642:	f7f5 ff49 	bl	80004d8 <__aeabi_dmul>
 800a646:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a64a:	9e04      	ldr	r6, [sp, #16]
 800a64c:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 800a650:	3501      	adds	r5, #1
 800a652:	4628      	mov	r0, r5
 800a654:	f7f5 fed6 	bl	8000404 <__aeabi_i2d>
 800a658:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a65c:	f7f5 ff3c 	bl	80004d8 <__aeabi_dmul>
 800a660:	2200      	movs	r2, #0
 800a662:	4b85      	ldr	r3, [pc, #532]	; (800a878 <_dtoa_r+0x618>)
 800a664:	f7f5 fd82 	bl	800016c <__adddf3>
 800a668:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800a66c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a670:	950b      	str	r5, [sp, #44]	; 0x2c
 800a672:	2e00      	cmp	r6, #0
 800a674:	d15c      	bne.n	800a730 <_dtoa_r+0x4d0>
 800a676:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a67a:	2200      	movs	r2, #0
 800a67c:	4b7f      	ldr	r3, [pc, #508]	; (800a87c <_dtoa_r+0x61c>)
 800a67e:	f7f5 fd73 	bl	8000168 <__aeabi_dsub>
 800a682:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a684:	462b      	mov	r3, r5
 800a686:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a68a:	f7f6 f9b5 	bl	80009f8 <__aeabi_dcmpgt>
 800a68e:	2800      	cmp	r0, #0
 800a690:	f040 8281 	bne.w	800ab96 <_dtoa_r+0x936>
 800a694:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a698:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a69a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a69e:	f7f6 f98d 	bl	80009bc <__aeabi_dcmplt>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	f040 8275 	bne.w	800ab92 <_dtoa_r+0x932>
 800a6a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a6ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a6b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f2c0 814b 	blt.w	800a94e <_dtoa_r+0x6ee>
 800a6b8:	f1ba 0f0e 	cmp.w	sl, #14
 800a6bc:	f300 8147 	bgt.w	800a94e <_dtoa_r+0x6ee>
 800a6c0:	4b69      	ldr	r3, [pc, #420]	; (800a868 <_dtoa_r+0x608>)
 800a6c2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a6ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	f280 80d7 	bge.w	800a884 <_dtoa_r+0x624>
 800a6d6:	f1b8 0f00 	cmp.w	r8, #0
 800a6da:	f300 80d3 	bgt.w	800a884 <_dtoa_r+0x624>
 800a6de:	f040 8257 	bne.w	800ab90 <_dtoa_r+0x930>
 800a6e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	4b64      	ldr	r3, [pc, #400]	; (800a87c <_dtoa_r+0x61c>)
 800a6ea:	f7f5 fef5 	bl	80004d8 <__aeabi_dmul>
 800a6ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6f2:	f7f6 f977 	bl	80009e4 <__aeabi_dcmpge>
 800a6f6:	4646      	mov	r6, r8
 800a6f8:	4647      	mov	r7, r8
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	f040 822d 	bne.w	800ab5a <_dtoa_r+0x8fa>
 800a700:	9b06      	ldr	r3, [sp, #24]
 800a702:	9a06      	ldr	r2, [sp, #24]
 800a704:	1c5d      	adds	r5, r3, #1
 800a706:	2331      	movs	r3, #49	; 0x31
 800a708:	f10a 0a01 	add.w	sl, sl, #1
 800a70c:	7013      	strb	r3, [r2, #0]
 800a70e:	e228      	b.n	800ab62 <_dtoa_r+0x902>
 800a710:	07f2      	lsls	r2, r6, #31
 800a712:	d505      	bpl.n	800a720 <_dtoa_r+0x4c0>
 800a714:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a718:	f7f5 fede 	bl	80004d8 <__aeabi_dmul>
 800a71c:	2301      	movs	r3, #1
 800a71e:	3501      	adds	r5, #1
 800a720:	1076      	asrs	r6, r6, #1
 800a722:	3708      	adds	r7, #8
 800a724:	e76e      	b.n	800a604 <_dtoa_r+0x3a4>
 800a726:	2502      	movs	r5, #2
 800a728:	e771      	b.n	800a60e <_dtoa_r+0x3ae>
 800a72a:	4657      	mov	r7, sl
 800a72c:	4646      	mov	r6, r8
 800a72e:	e790      	b.n	800a652 <_dtoa_r+0x3f2>
 800a730:	4b4d      	ldr	r3, [pc, #308]	; (800a868 <_dtoa_r+0x608>)
 800a732:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a736:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a73a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d048      	beq.n	800a7d2 <_dtoa_r+0x572>
 800a740:	4602      	mov	r2, r0
 800a742:	460b      	mov	r3, r1
 800a744:	2000      	movs	r0, #0
 800a746:	494e      	ldr	r1, [pc, #312]	; (800a880 <_dtoa_r+0x620>)
 800a748:	f7f5 fff0 	bl	800072c <__aeabi_ddiv>
 800a74c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a750:	f7f5 fd0a 	bl	8000168 <__aeabi_dsub>
 800a754:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a758:	9d06      	ldr	r5, [sp, #24]
 800a75a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a75e:	f7f6 f955 	bl	8000a0c <__aeabi_d2iz>
 800a762:	9011      	str	r0, [sp, #68]	; 0x44
 800a764:	f7f5 fe4e 	bl	8000404 <__aeabi_i2d>
 800a768:	4602      	mov	r2, r0
 800a76a:	460b      	mov	r3, r1
 800a76c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a770:	f7f5 fcfa 	bl	8000168 <__aeabi_dsub>
 800a774:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a77a:	3330      	adds	r3, #48	; 0x30
 800a77c:	f805 3b01 	strb.w	r3, [r5], #1
 800a780:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a784:	f7f6 f91a 	bl	80009bc <__aeabi_dcmplt>
 800a788:	2800      	cmp	r0, #0
 800a78a:	d163      	bne.n	800a854 <_dtoa_r+0x5f4>
 800a78c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a790:	2000      	movs	r0, #0
 800a792:	4937      	ldr	r1, [pc, #220]	; (800a870 <_dtoa_r+0x610>)
 800a794:	f7f5 fce8 	bl	8000168 <__aeabi_dsub>
 800a798:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a79c:	f7f6 f90e 	bl	80009bc <__aeabi_dcmplt>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	f040 80b5 	bne.w	800a910 <_dtoa_r+0x6b0>
 800a7a6:	9b06      	ldr	r3, [sp, #24]
 800a7a8:	1aeb      	subs	r3, r5, r3
 800a7aa:	429e      	cmp	r6, r3
 800a7ac:	f77f af7c 	ble.w	800a6a8 <_dtoa_r+0x448>
 800a7b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	4b2f      	ldr	r3, [pc, #188]	; (800a874 <_dtoa_r+0x614>)
 800a7b8:	f7f5 fe8e 	bl	80004d8 <__aeabi_dmul>
 800a7bc:	2200      	movs	r2, #0
 800a7be:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a7c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7c6:	4b2b      	ldr	r3, [pc, #172]	; (800a874 <_dtoa_r+0x614>)
 800a7c8:	f7f5 fe86 	bl	80004d8 <__aeabi_dmul>
 800a7cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7d0:	e7c3      	b.n	800a75a <_dtoa_r+0x4fa>
 800a7d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a7d6:	f7f5 fe7f 	bl	80004d8 <__aeabi_dmul>
 800a7da:	9b06      	ldr	r3, [sp, #24]
 800a7dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a7e0:	199d      	adds	r5, r3, r6
 800a7e2:	461e      	mov	r6, r3
 800a7e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7e8:	f7f6 f910 	bl	8000a0c <__aeabi_d2iz>
 800a7ec:	9011      	str	r0, [sp, #68]	; 0x44
 800a7ee:	f7f5 fe09 	bl	8000404 <__aeabi_i2d>
 800a7f2:	4602      	mov	r2, r0
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7fa:	f7f5 fcb5 	bl	8000168 <__aeabi_dsub>
 800a7fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a800:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a804:	3330      	adds	r3, #48	; 0x30
 800a806:	f806 3b01 	strb.w	r3, [r6], #1
 800a80a:	42ae      	cmp	r6, r5
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	d124      	bne.n	800a85c <_dtoa_r+0x5fc>
 800a812:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a816:	4b1a      	ldr	r3, [pc, #104]	; (800a880 <_dtoa_r+0x620>)
 800a818:	f7f5 fca8 	bl	800016c <__adddf3>
 800a81c:	4602      	mov	r2, r0
 800a81e:	460b      	mov	r3, r1
 800a820:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a824:	f7f6 f8e8 	bl	80009f8 <__aeabi_dcmpgt>
 800a828:	2800      	cmp	r0, #0
 800a82a:	d171      	bne.n	800a910 <_dtoa_r+0x6b0>
 800a82c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a830:	2000      	movs	r0, #0
 800a832:	4913      	ldr	r1, [pc, #76]	; (800a880 <_dtoa_r+0x620>)
 800a834:	f7f5 fc98 	bl	8000168 <__aeabi_dsub>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a840:	f7f6 f8bc 	bl	80009bc <__aeabi_dcmplt>
 800a844:	2800      	cmp	r0, #0
 800a846:	f43f af2f 	beq.w	800a6a8 <_dtoa_r+0x448>
 800a84a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a84e:	1e6a      	subs	r2, r5, #1
 800a850:	2b30      	cmp	r3, #48	; 0x30
 800a852:	d001      	beq.n	800a858 <_dtoa_r+0x5f8>
 800a854:	46ba      	mov	sl, r7
 800a856:	e04a      	b.n	800a8ee <_dtoa_r+0x68e>
 800a858:	4615      	mov	r5, r2
 800a85a:	e7f6      	b.n	800a84a <_dtoa_r+0x5ea>
 800a85c:	4b05      	ldr	r3, [pc, #20]	; (800a874 <_dtoa_r+0x614>)
 800a85e:	f7f5 fe3b 	bl	80004d8 <__aeabi_dmul>
 800a862:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a866:	e7bd      	b.n	800a7e4 <_dtoa_r+0x584>
 800a868:	0800b8d8 	.word	0x0800b8d8
 800a86c:	0800b8b0 	.word	0x0800b8b0
 800a870:	3ff00000 	.word	0x3ff00000
 800a874:	40240000 	.word	0x40240000
 800a878:	401c0000 	.word	0x401c0000
 800a87c:	40140000 	.word	0x40140000
 800a880:	3fe00000 	.word	0x3fe00000
 800a884:	9d06      	ldr	r5, [sp, #24]
 800a886:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a88a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a88e:	4630      	mov	r0, r6
 800a890:	4639      	mov	r1, r7
 800a892:	f7f5 ff4b 	bl	800072c <__aeabi_ddiv>
 800a896:	f7f6 f8b9 	bl	8000a0c <__aeabi_d2iz>
 800a89a:	4681      	mov	r9, r0
 800a89c:	f7f5 fdb2 	bl	8000404 <__aeabi_i2d>
 800a8a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8a4:	f7f5 fe18 	bl	80004d8 <__aeabi_dmul>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	4630      	mov	r0, r6
 800a8ae:	4639      	mov	r1, r7
 800a8b0:	f7f5 fc5a 	bl	8000168 <__aeabi_dsub>
 800a8b4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800a8b8:	f805 6b01 	strb.w	r6, [r5], #1
 800a8bc:	9e06      	ldr	r6, [sp, #24]
 800a8be:	4602      	mov	r2, r0
 800a8c0:	1bae      	subs	r6, r5, r6
 800a8c2:	45b0      	cmp	r8, r6
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	d135      	bne.n	800a934 <_dtoa_r+0x6d4>
 800a8c8:	f7f5 fc50 	bl	800016c <__adddf3>
 800a8cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8d0:	4606      	mov	r6, r0
 800a8d2:	460f      	mov	r7, r1
 800a8d4:	f7f6 f890 	bl	80009f8 <__aeabi_dcmpgt>
 800a8d8:	b9c8      	cbnz	r0, 800a90e <_dtoa_r+0x6ae>
 800a8da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8de:	4630      	mov	r0, r6
 800a8e0:	4639      	mov	r1, r7
 800a8e2:	f7f6 f861 	bl	80009a8 <__aeabi_dcmpeq>
 800a8e6:	b110      	cbz	r0, 800a8ee <_dtoa_r+0x68e>
 800a8e8:	f019 0f01 	tst.w	r9, #1
 800a8ec:	d10f      	bne.n	800a90e <_dtoa_r+0x6ae>
 800a8ee:	4659      	mov	r1, fp
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	f7fe fcad 	bl	8009250 <_Bfree>
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a8fa:	702b      	strb	r3, [r5, #0]
 800a8fc:	f10a 0301 	add.w	r3, sl, #1
 800a900:	6013      	str	r3, [r2, #0]
 800a902:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a904:	2b00      	cmp	r3, #0
 800a906:	f43f acf3 	beq.w	800a2f0 <_dtoa_r+0x90>
 800a90a:	601d      	str	r5, [r3, #0]
 800a90c:	e4f0      	b.n	800a2f0 <_dtoa_r+0x90>
 800a90e:	4657      	mov	r7, sl
 800a910:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a914:	1e6b      	subs	r3, r5, #1
 800a916:	2a39      	cmp	r2, #57	; 0x39
 800a918:	d106      	bne.n	800a928 <_dtoa_r+0x6c8>
 800a91a:	9a06      	ldr	r2, [sp, #24]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d107      	bne.n	800a930 <_dtoa_r+0x6d0>
 800a920:	2330      	movs	r3, #48	; 0x30
 800a922:	7013      	strb	r3, [r2, #0]
 800a924:	4613      	mov	r3, r2
 800a926:	3701      	adds	r7, #1
 800a928:	781a      	ldrb	r2, [r3, #0]
 800a92a:	3201      	adds	r2, #1
 800a92c:	701a      	strb	r2, [r3, #0]
 800a92e:	e791      	b.n	800a854 <_dtoa_r+0x5f4>
 800a930:	461d      	mov	r5, r3
 800a932:	e7ed      	b.n	800a910 <_dtoa_r+0x6b0>
 800a934:	2200      	movs	r2, #0
 800a936:	4b99      	ldr	r3, [pc, #612]	; (800ab9c <_dtoa_r+0x93c>)
 800a938:	f7f5 fdce 	bl	80004d8 <__aeabi_dmul>
 800a93c:	2200      	movs	r2, #0
 800a93e:	2300      	movs	r3, #0
 800a940:	4606      	mov	r6, r0
 800a942:	460f      	mov	r7, r1
 800a944:	f7f6 f830 	bl	80009a8 <__aeabi_dcmpeq>
 800a948:	2800      	cmp	r0, #0
 800a94a:	d09e      	beq.n	800a88a <_dtoa_r+0x62a>
 800a94c:	e7cf      	b.n	800a8ee <_dtoa_r+0x68e>
 800a94e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a950:	2a00      	cmp	r2, #0
 800a952:	f000 8088 	beq.w	800aa66 <_dtoa_r+0x806>
 800a956:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a958:	2a01      	cmp	r2, #1
 800a95a:	dc6d      	bgt.n	800aa38 <_dtoa_r+0x7d8>
 800a95c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a95e:	2a00      	cmp	r2, #0
 800a960:	d066      	beq.n	800aa30 <_dtoa_r+0x7d0>
 800a962:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a966:	464d      	mov	r5, r9
 800a968:	9e08      	ldr	r6, [sp, #32]
 800a96a:	9a07      	ldr	r2, [sp, #28]
 800a96c:	2101      	movs	r1, #1
 800a96e:	441a      	add	r2, r3
 800a970:	4620      	mov	r0, r4
 800a972:	4499      	add	r9, r3
 800a974:	9207      	str	r2, [sp, #28]
 800a976:	f7fe fd49 	bl	800940c <__i2b>
 800a97a:	4607      	mov	r7, r0
 800a97c:	2d00      	cmp	r5, #0
 800a97e:	dd0b      	ble.n	800a998 <_dtoa_r+0x738>
 800a980:	9b07      	ldr	r3, [sp, #28]
 800a982:	2b00      	cmp	r3, #0
 800a984:	dd08      	ble.n	800a998 <_dtoa_r+0x738>
 800a986:	42ab      	cmp	r3, r5
 800a988:	bfa8      	it	ge
 800a98a:	462b      	movge	r3, r5
 800a98c:	9a07      	ldr	r2, [sp, #28]
 800a98e:	eba9 0903 	sub.w	r9, r9, r3
 800a992:	1aed      	subs	r5, r5, r3
 800a994:	1ad3      	subs	r3, r2, r3
 800a996:	9307      	str	r3, [sp, #28]
 800a998:	9b08      	ldr	r3, [sp, #32]
 800a99a:	b1eb      	cbz	r3, 800a9d8 <_dtoa_r+0x778>
 800a99c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d065      	beq.n	800aa6e <_dtoa_r+0x80e>
 800a9a2:	b18e      	cbz	r6, 800a9c8 <_dtoa_r+0x768>
 800a9a4:	4639      	mov	r1, r7
 800a9a6:	4632      	mov	r2, r6
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f7fe fdcd 	bl	8009548 <__pow5mult>
 800a9ae:	465a      	mov	r2, fp
 800a9b0:	4601      	mov	r1, r0
 800a9b2:	4607      	mov	r7, r0
 800a9b4:	4620      	mov	r0, r4
 800a9b6:	f7fe fd32 	bl	800941e <__multiply>
 800a9ba:	4659      	mov	r1, fp
 800a9bc:	900a      	str	r0, [sp, #40]	; 0x28
 800a9be:	4620      	mov	r0, r4
 800a9c0:	f7fe fc46 	bl	8009250 <_Bfree>
 800a9c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c6:	469b      	mov	fp, r3
 800a9c8:	9b08      	ldr	r3, [sp, #32]
 800a9ca:	1b9a      	subs	r2, r3, r6
 800a9cc:	d004      	beq.n	800a9d8 <_dtoa_r+0x778>
 800a9ce:	4659      	mov	r1, fp
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f7fe fdb9 	bl	8009548 <__pow5mult>
 800a9d6:	4683      	mov	fp, r0
 800a9d8:	2101      	movs	r1, #1
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f7fe fd16 	bl	800940c <__i2b>
 800a9e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a9e2:	4606      	mov	r6, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	f000 81c6 	beq.w	800ad76 <_dtoa_r+0xb16>
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	4601      	mov	r1, r0
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f7fe fdaa 	bl	8009548 <__pow5mult>
 800a9f4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a9f6:	4606      	mov	r6, r0
 800a9f8:	2b01      	cmp	r3, #1
 800a9fa:	dc3e      	bgt.n	800aa7a <_dtoa_r+0x81a>
 800a9fc:	9b02      	ldr	r3, [sp, #8]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d137      	bne.n	800aa72 <_dtoa_r+0x812>
 800aa02:	9b03      	ldr	r3, [sp, #12]
 800aa04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d134      	bne.n	800aa76 <_dtoa_r+0x816>
 800aa0c:	9b03      	ldr	r3, [sp, #12]
 800aa0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa12:	0d1b      	lsrs	r3, r3, #20
 800aa14:	051b      	lsls	r3, r3, #20
 800aa16:	b12b      	cbz	r3, 800aa24 <_dtoa_r+0x7c4>
 800aa18:	9b07      	ldr	r3, [sp, #28]
 800aa1a:	f109 0901 	add.w	r9, r9, #1
 800aa1e:	3301      	adds	r3, #1
 800aa20:	9307      	str	r3, [sp, #28]
 800aa22:	2301      	movs	r3, #1
 800aa24:	9308      	str	r3, [sp, #32]
 800aa26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d128      	bne.n	800aa7e <_dtoa_r+0x81e>
 800aa2c:	2001      	movs	r0, #1
 800aa2e:	e02e      	b.n	800aa8e <_dtoa_r+0x82e>
 800aa30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aa32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa36:	e796      	b.n	800a966 <_dtoa_r+0x706>
 800aa38:	9b08      	ldr	r3, [sp, #32]
 800aa3a:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800aa3e:	42b3      	cmp	r3, r6
 800aa40:	bfb7      	itett	lt
 800aa42:	9b08      	ldrlt	r3, [sp, #32]
 800aa44:	1b9e      	subge	r6, r3, r6
 800aa46:	1af2      	sublt	r2, r6, r3
 800aa48:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800aa4a:	bfbf      	itttt	lt
 800aa4c:	9608      	strlt	r6, [sp, #32]
 800aa4e:	189b      	addlt	r3, r3, r2
 800aa50:	930c      	strlt	r3, [sp, #48]	; 0x30
 800aa52:	2600      	movlt	r6, #0
 800aa54:	f1b8 0f00 	cmp.w	r8, #0
 800aa58:	bfb9      	ittee	lt
 800aa5a:	eba9 0508 	sublt.w	r5, r9, r8
 800aa5e:	2300      	movlt	r3, #0
 800aa60:	464d      	movge	r5, r9
 800aa62:	4643      	movge	r3, r8
 800aa64:	e781      	b.n	800a96a <_dtoa_r+0x70a>
 800aa66:	9e08      	ldr	r6, [sp, #32]
 800aa68:	464d      	mov	r5, r9
 800aa6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aa6c:	e786      	b.n	800a97c <_dtoa_r+0x71c>
 800aa6e:	9a08      	ldr	r2, [sp, #32]
 800aa70:	e7ad      	b.n	800a9ce <_dtoa_r+0x76e>
 800aa72:	2300      	movs	r3, #0
 800aa74:	e7d6      	b.n	800aa24 <_dtoa_r+0x7c4>
 800aa76:	9b02      	ldr	r3, [sp, #8]
 800aa78:	e7d4      	b.n	800aa24 <_dtoa_r+0x7c4>
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	9308      	str	r3, [sp, #32]
 800aa7e:	6933      	ldr	r3, [r6, #16]
 800aa80:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa84:	6918      	ldr	r0, [r3, #16]
 800aa86:	f7fe fc73 	bl	8009370 <__hi0bits>
 800aa8a:	f1c0 0020 	rsb	r0, r0, #32
 800aa8e:	9b07      	ldr	r3, [sp, #28]
 800aa90:	4418      	add	r0, r3
 800aa92:	f010 001f 	ands.w	r0, r0, #31
 800aa96:	d047      	beq.n	800ab28 <_dtoa_r+0x8c8>
 800aa98:	f1c0 0320 	rsb	r3, r0, #32
 800aa9c:	2b04      	cmp	r3, #4
 800aa9e:	dd3b      	ble.n	800ab18 <_dtoa_r+0x8b8>
 800aaa0:	9b07      	ldr	r3, [sp, #28]
 800aaa2:	f1c0 001c 	rsb	r0, r0, #28
 800aaa6:	4481      	add	r9, r0
 800aaa8:	4405      	add	r5, r0
 800aaaa:	4403      	add	r3, r0
 800aaac:	9307      	str	r3, [sp, #28]
 800aaae:	f1b9 0f00 	cmp.w	r9, #0
 800aab2:	dd05      	ble.n	800aac0 <_dtoa_r+0x860>
 800aab4:	4659      	mov	r1, fp
 800aab6:	464a      	mov	r2, r9
 800aab8:	4620      	mov	r0, r4
 800aaba:	f7fe fd93 	bl	80095e4 <__lshift>
 800aabe:	4683      	mov	fp, r0
 800aac0:	9b07      	ldr	r3, [sp, #28]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	dd05      	ble.n	800aad2 <_dtoa_r+0x872>
 800aac6:	4631      	mov	r1, r6
 800aac8:	461a      	mov	r2, r3
 800aaca:	4620      	mov	r0, r4
 800aacc:	f7fe fd8a 	bl	80095e4 <__lshift>
 800aad0:	4606      	mov	r6, r0
 800aad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aad4:	b353      	cbz	r3, 800ab2c <_dtoa_r+0x8cc>
 800aad6:	4631      	mov	r1, r6
 800aad8:	4658      	mov	r0, fp
 800aada:	f7fe fdd7 	bl	800968c <__mcmp>
 800aade:	2800      	cmp	r0, #0
 800aae0:	da24      	bge.n	800ab2c <_dtoa_r+0x8cc>
 800aae2:	2300      	movs	r3, #0
 800aae4:	4659      	mov	r1, fp
 800aae6:	220a      	movs	r2, #10
 800aae8:	4620      	mov	r0, r4
 800aaea:	f7fe fbc8 	bl	800927e <__multadd>
 800aaee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaf0:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800aaf4:	4683      	mov	fp, r0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f000 8144 	beq.w	800ad84 <_dtoa_r+0xb24>
 800aafc:	2300      	movs	r3, #0
 800aafe:	4639      	mov	r1, r7
 800ab00:	220a      	movs	r2, #10
 800ab02:	4620      	mov	r0, r4
 800ab04:	f7fe fbbb 	bl	800927e <__multadd>
 800ab08:	9b04      	ldr	r3, [sp, #16]
 800ab0a:	4607      	mov	r7, r0
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	dc4d      	bgt.n	800abac <_dtoa_r+0x94c>
 800ab10:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	dd4a      	ble.n	800abac <_dtoa_r+0x94c>
 800ab16:	e011      	b.n	800ab3c <_dtoa_r+0x8dc>
 800ab18:	d0c9      	beq.n	800aaae <_dtoa_r+0x84e>
 800ab1a:	9a07      	ldr	r2, [sp, #28]
 800ab1c:	331c      	adds	r3, #28
 800ab1e:	441a      	add	r2, r3
 800ab20:	4499      	add	r9, r3
 800ab22:	441d      	add	r5, r3
 800ab24:	4613      	mov	r3, r2
 800ab26:	e7c1      	b.n	800aaac <_dtoa_r+0x84c>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	e7f6      	b.n	800ab1a <_dtoa_r+0x8ba>
 800ab2c:	f1b8 0f00 	cmp.w	r8, #0
 800ab30:	dc36      	bgt.n	800aba0 <_dtoa_r+0x940>
 800ab32:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	dd33      	ble.n	800aba0 <_dtoa_r+0x940>
 800ab38:	f8cd 8010 	str.w	r8, [sp, #16]
 800ab3c:	9b04      	ldr	r3, [sp, #16]
 800ab3e:	b963      	cbnz	r3, 800ab5a <_dtoa_r+0x8fa>
 800ab40:	4631      	mov	r1, r6
 800ab42:	2205      	movs	r2, #5
 800ab44:	4620      	mov	r0, r4
 800ab46:	f7fe fb9a 	bl	800927e <__multadd>
 800ab4a:	4601      	mov	r1, r0
 800ab4c:	4606      	mov	r6, r0
 800ab4e:	4658      	mov	r0, fp
 800ab50:	f7fe fd9c 	bl	800968c <__mcmp>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	f73f add3 	bgt.w	800a700 <_dtoa_r+0x4a0>
 800ab5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab5c:	9d06      	ldr	r5, [sp, #24]
 800ab5e:	ea6f 0a03 	mvn.w	sl, r3
 800ab62:	f04f 0900 	mov.w	r9, #0
 800ab66:	4631      	mov	r1, r6
 800ab68:	4620      	mov	r0, r4
 800ab6a:	f7fe fb71 	bl	8009250 <_Bfree>
 800ab6e:	2f00      	cmp	r7, #0
 800ab70:	f43f aebd 	beq.w	800a8ee <_dtoa_r+0x68e>
 800ab74:	f1b9 0f00 	cmp.w	r9, #0
 800ab78:	d005      	beq.n	800ab86 <_dtoa_r+0x926>
 800ab7a:	45b9      	cmp	r9, r7
 800ab7c:	d003      	beq.n	800ab86 <_dtoa_r+0x926>
 800ab7e:	4649      	mov	r1, r9
 800ab80:	4620      	mov	r0, r4
 800ab82:	f7fe fb65 	bl	8009250 <_Bfree>
 800ab86:	4639      	mov	r1, r7
 800ab88:	4620      	mov	r0, r4
 800ab8a:	f7fe fb61 	bl	8009250 <_Bfree>
 800ab8e:	e6ae      	b.n	800a8ee <_dtoa_r+0x68e>
 800ab90:	2600      	movs	r6, #0
 800ab92:	4637      	mov	r7, r6
 800ab94:	e7e1      	b.n	800ab5a <_dtoa_r+0x8fa>
 800ab96:	46ba      	mov	sl, r7
 800ab98:	4637      	mov	r7, r6
 800ab9a:	e5b1      	b.n	800a700 <_dtoa_r+0x4a0>
 800ab9c:	40240000 	.word	0x40240000
 800aba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba2:	f8cd 8010 	str.w	r8, [sp, #16]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	f000 80f3 	beq.w	800ad92 <_dtoa_r+0xb32>
 800abac:	2d00      	cmp	r5, #0
 800abae:	dd05      	ble.n	800abbc <_dtoa_r+0x95c>
 800abb0:	4639      	mov	r1, r7
 800abb2:	462a      	mov	r2, r5
 800abb4:	4620      	mov	r0, r4
 800abb6:	f7fe fd15 	bl	80095e4 <__lshift>
 800abba:	4607      	mov	r7, r0
 800abbc:	9b08      	ldr	r3, [sp, #32]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d04c      	beq.n	800ac5c <_dtoa_r+0x9fc>
 800abc2:	6879      	ldr	r1, [r7, #4]
 800abc4:	4620      	mov	r0, r4
 800abc6:	f7fe fb0f 	bl	80091e8 <_Balloc>
 800abca:	4605      	mov	r5, r0
 800abcc:	693a      	ldr	r2, [r7, #16]
 800abce:	f107 010c 	add.w	r1, r7, #12
 800abd2:	3202      	adds	r2, #2
 800abd4:	0092      	lsls	r2, r2, #2
 800abd6:	300c      	adds	r0, #12
 800abd8:	f7fe fafb 	bl	80091d2 <memcpy>
 800abdc:	2201      	movs	r2, #1
 800abde:	4629      	mov	r1, r5
 800abe0:	4620      	mov	r0, r4
 800abe2:	f7fe fcff 	bl	80095e4 <__lshift>
 800abe6:	46b9      	mov	r9, r7
 800abe8:	4607      	mov	r7, r0
 800abea:	9b06      	ldr	r3, [sp, #24]
 800abec:	9307      	str	r3, [sp, #28]
 800abee:	9b02      	ldr	r3, [sp, #8]
 800abf0:	f003 0301 	and.w	r3, r3, #1
 800abf4:	9308      	str	r3, [sp, #32]
 800abf6:	4631      	mov	r1, r6
 800abf8:	4658      	mov	r0, fp
 800abfa:	f7ff faa2 	bl	800a142 <quorem>
 800abfe:	4649      	mov	r1, r9
 800ac00:	4605      	mov	r5, r0
 800ac02:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ac06:	4658      	mov	r0, fp
 800ac08:	f7fe fd40 	bl	800968c <__mcmp>
 800ac0c:	463a      	mov	r2, r7
 800ac0e:	9002      	str	r0, [sp, #8]
 800ac10:	4631      	mov	r1, r6
 800ac12:	4620      	mov	r0, r4
 800ac14:	f7fe fd54 	bl	80096c0 <__mdiff>
 800ac18:	68c3      	ldr	r3, [r0, #12]
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	bb03      	cbnz	r3, 800ac60 <_dtoa_r+0xa00>
 800ac1e:	4601      	mov	r1, r0
 800ac20:	9009      	str	r0, [sp, #36]	; 0x24
 800ac22:	4658      	mov	r0, fp
 800ac24:	f7fe fd32 	bl	800968c <__mcmp>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	4620      	mov	r0, r4
 800ac30:	9309      	str	r3, [sp, #36]	; 0x24
 800ac32:	f7fe fb0d 	bl	8009250 <_Bfree>
 800ac36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac38:	b9a3      	cbnz	r3, 800ac64 <_dtoa_r+0xa04>
 800ac3a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ac3c:	b992      	cbnz	r2, 800ac64 <_dtoa_r+0xa04>
 800ac3e:	9a08      	ldr	r2, [sp, #32]
 800ac40:	b982      	cbnz	r2, 800ac64 <_dtoa_r+0xa04>
 800ac42:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ac46:	d029      	beq.n	800ac9c <_dtoa_r+0xa3c>
 800ac48:	9b02      	ldr	r3, [sp, #8]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	dd01      	ble.n	800ac52 <_dtoa_r+0x9f2>
 800ac4e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ac52:	9b07      	ldr	r3, [sp, #28]
 800ac54:	1c5d      	adds	r5, r3, #1
 800ac56:	f883 8000 	strb.w	r8, [r3]
 800ac5a:	e784      	b.n	800ab66 <_dtoa_r+0x906>
 800ac5c:	4638      	mov	r0, r7
 800ac5e:	e7c2      	b.n	800abe6 <_dtoa_r+0x986>
 800ac60:	2301      	movs	r3, #1
 800ac62:	e7e3      	b.n	800ac2c <_dtoa_r+0x9cc>
 800ac64:	9a02      	ldr	r2, [sp, #8]
 800ac66:	2a00      	cmp	r2, #0
 800ac68:	db04      	blt.n	800ac74 <_dtoa_r+0xa14>
 800ac6a:	d123      	bne.n	800acb4 <_dtoa_r+0xa54>
 800ac6c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ac6e:	bb0a      	cbnz	r2, 800acb4 <_dtoa_r+0xa54>
 800ac70:	9a08      	ldr	r2, [sp, #32]
 800ac72:	b9fa      	cbnz	r2, 800acb4 <_dtoa_r+0xa54>
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	ddec      	ble.n	800ac52 <_dtoa_r+0x9f2>
 800ac78:	4659      	mov	r1, fp
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	f7fe fcb1 	bl	80095e4 <__lshift>
 800ac82:	4631      	mov	r1, r6
 800ac84:	4683      	mov	fp, r0
 800ac86:	f7fe fd01 	bl	800968c <__mcmp>
 800ac8a:	2800      	cmp	r0, #0
 800ac8c:	dc03      	bgt.n	800ac96 <_dtoa_r+0xa36>
 800ac8e:	d1e0      	bne.n	800ac52 <_dtoa_r+0x9f2>
 800ac90:	f018 0f01 	tst.w	r8, #1
 800ac94:	d0dd      	beq.n	800ac52 <_dtoa_r+0x9f2>
 800ac96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ac9a:	d1d8      	bne.n	800ac4e <_dtoa_r+0x9ee>
 800ac9c:	9b07      	ldr	r3, [sp, #28]
 800ac9e:	9a07      	ldr	r2, [sp, #28]
 800aca0:	1c5d      	adds	r5, r3, #1
 800aca2:	2339      	movs	r3, #57	; 0x39
 800aca4:	7013      	strb	r3, [r2, #0]
 800aca6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800acaa:	1e6a      	subs	r2, r5, #1
 800acac:	2b39      	cmp	r3, #57	; 0x39
 800acae:	d04d      	beq.n	800ad4c <_dtoa_r+0xaec>
 800acb0:	3301      	adds	r3, #1
 800acb2:	e052      	b.n	800ad5a <_dtoa_r+0xafa>
 800acb4:	9a07      	ldr	r2, [sp, #28]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	f102 0501 	add.w	r5, r2, #1
 800acbc:	dd06      	ble.n	800accc <_dtoa_r+0xa6c>
 800acbe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800acc2:	d0eb      	beq.n	800ac9c <_dtoa_r+0xa3c>
 800acc4:	f108 0801 	add.w	r8, r8, #1
 800acc8:	9b07      	ldr	r3, [sp, #28]
 800acca:	e7c4      	b.n	800ac56 <_dtoa_r+0x9f6>
 800accc:	9b06      	ldr	r3, [sp, #24]
 800acce:	9a04      	ldr	r2, [sp, #16]
 800acd0:	1aeb      	subs	r3, r5, r3
 800acd2:	4293      	cmp	r3, r2
 800acd4:	f805 8c01 	strb.w	r8, [r5, #-1]
 800acd8:	d021      	beq.n	800ad1e <_dtoa_r+0xabe>
 800acda:	4659      	mov	r1, fp
 800acdc:	2300      	movs	r3, #0
 800acde:	220a      	movs	r2, #10
 800ace0:	4620      	mov	r0, r4
 800ace2:	f7fe facc 	bl	800927e <__multadd>
 800ace6:	45b9      	cmp	r9, r7
 800ace8:	4683      	mov	fp, r0
 800acea:	f04f 0300 	mov.w	r3, #0
 800acee:	f04f 020a 	mov.w	r2, #10
 800acf2:	4649      	mov	r1, r9
 800acf4:	4620      	mov	r0, r4
 800acf6:	d105      	bne.n	800ad04 <_dtoa_r+0xaa4>
 800acf8:	f7fe fac1 	bl	800927e <__multadd>
 800acfc:	4681      	mov	r9, r0
 800acfe:	4607      	mov	r7, r0
 800ad00:	9507      	str	r5, [sp, #28]
 800ad02:	e778      	b.n	800abf6 <_dtoa_r+0x996>
 800ad04:	f7fe fabb 	bl	800927e <__multadd>
 800ad08:	4639      	mov	r1, r7
 800ad0a:	4681      	mov	r9, r0
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	220a      	movs	r2, #10
 800ad10:	4620      	mov	r0, r4
 800ad12:	f7fe fab4 	bl	800927e <__multadd>
 800ad16:	4607      	mov	r7, r0
 800ad18:	e7f2      	b.n	800ad00 <_dtoa_r+0xaa0>
 800ad1a:	f04f 0900 	mov.w	r9, #0
 800ad1e:	4659      	mov	r1, fp
 800ad20:	2201      	movs	r2, #1
 800ad22:	4620      	mov	r0, r4
 800ad24:	f7fe fc5e 	bl	80095e4 <__lshift>
 800ad28:	4631      	mov	r1, r6
 800ad2a:	4683      	mov	fp, r0
 800ad2c:	f7fe fcae 	bl	800968c <__mcmp>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	dcb8      	bgt.n	800aca6 <_dtoa_r+0xa46>
 800ad34:	d102      	bne.n	800ad3c <_dtoa_r+0xadc>
 800ad36:	f018 0f01 	tst.w	r8, #1
 800ad3a:	d1b4      	bne.n	800aca6 <_dtoa_r+0xa46>
 800ad3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad40:	1e6a      	subs	r2, r5, #1
 800ad42:	2b30      	cmp	r3, #48	; 0x30
 800ad44:	f47f af0f 	bne.w	800ab66 <_dtoa_r+0x906>
 800ad48:	4615      	mov	r5, r2
 800ad4a:	e7f7      	b.n	800ad3c <_dtoa_r+0xadc>
 800ad4c:	9b06      	ldr	r3, [sp, #24]
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d105      	bne.n	800ad5e <_dtoa_r+0xafe>
 800ad52:	2331      	movs	r3, #49	; 0x31
 800ad54:	9a06      	ldr	r2, [sp, #24]
 800ad56:	f10a 0a01 	add.w	sl, sl, #1
 800ad5a:	7013      	strb	r3, [r2, #0]
 800ad5c:	e703      	b.n	800ab66 <_dtoa_r+0x906>
 800ad5e:	4615      	mov	r5, r2
 800ad60:	e7a1      	b.n	800aca6 <_dtoa_r+0xa46>
 800ad62:	4b17      	ldr	r3, [pc, #92]	; (800adc0 <_dtoa_r+0xb60>)
 800ad64:	f7ff bae1 	b.w	800a32a <_dtoa_r+0xca>
 800ad68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f47f aabb 	bne.w	800a2e6 <_dtoa_r+0x86>
 800ad70:	4b14      	ldr	r3, [pc, #80]	; (800adc4 <_dtoa_r+0xb64>)
 800ad72:	f7ff bada 	b.w	800a32a <_dtoa_r+0xca>
 800ad76:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	f77f ae3f 	ble.w	800a9fc <_dtoa_r+0x79c>
 800ad7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad80:	9308      	str	r3, [sp, #32]
 800ad82:	e653      	b.n	800aa2c <_dtoa_r+0x7cc>
 800ad84:	9b04      	ldr	r3, [sp, #16]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	dc03      	bgt.n	800ad92 <_dtoa_r+0xb32>
 800ad8a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad8c:	2b02      	cmp	r3, #2
 800ad8e:	f73f aed5 	bgt.w	800ab3c <_dtoa_r+0x8dc>
 800ad92:	9d06      	ldr	r5, [sp, #24]
 800ad94:	4631      	mov	r1, r6
 800ad96:	4658      	mov	r0, fp
 800ad98:	f7ff f9d3 	bl	800a142 <quorem>
 800ad9c:	9b06      	ldr	r3, [sp, #24]
 800ad9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ada2:	f805 8b01 	strb.w	r8, [r5], #1
 800ada6:	9a04      	ldr	r2, [sp, #16]
 800ada8:	1aeb      	subs	r3, r5, r3
 800adaa:	429a      	cmp	r2, r3
 800adac:	ddb5      	ble.n	800ad1a <_dtoa_r+0xaba>
 800adae:	4659      	mov	r1, fp
 800adb0:	2300      	movs	r3, #0
 800adb2:	220a      	movs	r2, #10
 800adb4:	4620      	mov	r0, r4
 800adb6:	f7fe fa62 	bl	800927e <__multadd>
 800adba:	4683      	mov	fp, r0
 800adbc:	e7ea      	b.n	800ad94 <_dtoa_r+0xb34>
 800adbe:	bf00      	nop
 800adc0:	0800baed 	.word	0x0800baed
 800adc4:	0800bae0 	.word	0x0800bae0

0800adc8 <malloc>:
 800adc8:	4b02      	ldr	r3, [pc, #8]	; (800add4 <malloc+0xc>)
 800adca:	4601      	mov	r1, r0
 800adcc:	6818      	ldr	r0, [r3, #0]
 800adce:	f7fe be2f 	b.w	8009a30 <_malloc_r>
 800add2:	bf00      	nop
 800add4:	2000001c 	.word	0x2000001c

0800add8 <memchr>:
 800add8:	b510      	push	{r4, lr}
 800adda:	b2c9      	uxtb	r1, r1
 800addc:	4402      	add	r2, r0
 800adde:	4290      	cmp	r0, r2
 800ade0:	4603      	mov	r3, r0
 800ade2:	d101      	bne.n	800ade8 <memchr+0x10>
 800ade4:	2300      	movs	r3, #0
 800ade6:	e003      	b.n	800adf0 <memchr+0x18>
 800ade8:	781c      	ldrb	r4, [r3, #0]
 800adea:	3001      	adds	r0, #1
 800adec:	428c      	cmp	r4, r1
 800adee:	d1f6      	bne.n	800adde <memchr+0x6>
 800adf0:	4618      	mov	r0, r3
 800adf2:	bd10      	pop	{r4, pc}

0800adf4 <memmove>:
 800adf4:	4288      	cmp	r0, r1
 800adf6:	b510      	push	{r4, lr}
 800adf8:	eb01 0302 	add.w	r3, r1, r2
 800adfc:	d807      	bhi.n	800ae0e <memmove+0x1a>
 800adfe:	1e42      	subs	r2, r0, #1
 800ae00:	4299      	cmp	r1, r3
 800ae02:	d00a      	beq.n	800ae1a <memmove+0x26>
 800ae04:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae08:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ae0c:	e7f8      	b.n	800ae00 <memmove+0xc>
 800ae0e:	4283      	cmp	r3, r0
 800ae10:	d9f5      	bls.n	800adfe <memmove+0xa>
 800ae12:	1881      	adds	r1, r0, r2
 800ae14:	1ad2      	subs	r2, r2, r3
 800ae16:	42d3      	cmn	r3, r2
 800ae18:	d100      	bne.n	800ae1c <memmove+0x28>
 800ae1a:	bd10      	pop	{r4, pc}
 800ae1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae20:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ae24:	e7f7      	b.n	800ae16 <memmove+0x22>

0800ae26 <__malloc_lock>:
 800ae26:	4770      	bx	lr

0800ae28 <__malloc_unlock>:
 800ae28:	4770      	bx	lr
	...

0800ae2c <_free_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4605      	mov	r5, r0
 800ae30:	2900      	cmp	r1, #0
 800ae32:	d043      	beq.n	800aebc <_free_r+0x90>
 800ae34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae38:	1f0c      	subs	r4, r1, #4
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	bfb8      	it	lt
 800ae3e:	18e4      	addlt	r4, r4, r3
 800ae40:	f7ff fff1 	bl	800ae26 <__malloc_lock>
 800ae44:	4a1e      	ldr	r2, [pc, #120]	; (800aec0 <_free_r+0x94>)
 800ae46:	6813      	ldr	r3, [r2, #0]
 800ae48:	4610      	mov	r0, r2
 800ae4a:	b933      	cbnz	r3, 800ae5a <_free_r+0x2e>
 800ae4c:	6063      	str	r3, [r4, #4]
 800ae4e:	6014      	str	r4, [r2, #0]
 800ae50:	4628      	mov	r0, r5
 800ae52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae56:	f7ff bfe7 	b.w	800ae28 <__malloc_unlock>
 800ae5a:	42a3      	cmp	r3, r4
 800ae5c:	d90b      	bls.n	800ae76 <_free_r+0x4a>
 800ae5e:	6821      	ldr	r1, [r4, #0]
 800ae60:	1862      	adds	r2, r4, r1
 800ae62:	4293      	cmp	r3, r2
 800ae64:	bf01      	itttt	eq
 800ae66:	681a      	ldreq	r2, [r3, #0]
 800ae68:	685b      	ldreq	r3, [r3, #4]
 800ae6a:	1852      	addeq	r2, r2, r1
 800ae6c:	6022      	streq	r2, [r4, #0]
 800ae6e:	6063      	str	r3, [r4, #4]
 800ae70:	6004      	str	r4, [r0, #0]
 800ae72:	e7ed      	b.n	800ae50 <_free_r+0x24>
 800ae74:	4613      	mov	r3, r2
 800ae76:	685a      	ldr	r2, [r3, #4]
 800ae78:	b10a      	cbz	r2, 800ae7e <_free_r+0x52>
 800ae7a:	42a2      	cmp	r2, r4
 800ae7c:	d9fa      	bls.n	800ae74 <_free_r+0x48>
 800ae7e:	6819      	ldr	r1, [r3, #0]
 800ae80:	1858      	adds	r0, r3, r1
 800ae82:	42a0      	cmp	r0, r4
 800ae84:	d10b      	bne.n	800ae9e <_free_r+0x72>
 800ae86:	6820      	ldr	r0, [r4, #0]
 800ae88:	4401      	add	r1, r0
 800ae8a:	1858      	adds	r0, r3, r1
 800ae8c:	4282      	cmp	r2, r0
 800ae8e:	6019      	str	r1, [r3, #0]
 800ae90:	d1de      	bne.n	800ae50 <_free_r+0x24>
 800ae92:	6810      	ldr	r0, [r2, #0]
 800ae94:	6852      	ldr	r2, [r2, #4]
 800ae96:	4401      	add	r1, r0
 800ae98:	6019      	str	r1, [r3, #0]
 800ae9a:	605a      	str	r2, [r3, #4]
 800ae9c:	e7d8      	b.n	800ae50 <_free_r+0x24>
 800ae9e:	d902      	bls.n	800aea6 <_free_r+0x7a>
 800aea0:	230c      	movs	r3, #12
 800aea2:	602b      	str	r3, [r5, #0]
 800aea4:	e7d4      	b.n	800ae50 <_free_r+0x24>
 800aea6:	6820      	ldr	r0, [r4, #0]
 800aea8:	1821      	adds	r1, r4, r0
 800aeaa:	428a      	cmp	r2, r1
 800aeac:	bf01      	itttt	eq
 800aeae:	6811      	ldreq	r1, [r2, #0]
 800aeb0:	6852      	ldreq	r2, [r2, #4]
 800aeb2:	1809      	addeq	r1, r1, r0
 800aeb4:	6021      	streq	r1, [r4, #0]
 800aeb6:	6062      	str	r2, [r4, #4]
 800aeb8:	605c      	str	r4, [r3, #4]
 800aeba:	e7c9      	b.n	800ae50 <_free_r+0x24>
 800aebc:	bd38      	pop	{r3, r4, r5, pc}
 800aebe:	bf00      	nop
 800aec0:	2000061c 	.word	0x2000061c

0800aec4 <_malloc_usable_size_r>:
 800aec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aec8:	1f18      	subs	r0, r3, #4
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	bfbc      	itt	lt
 800aece:	580b      	ldrlt	r3, [r1, r0]
 800aed0:	18c0      	addlt	r0, r0, r3
 800aed2:	4770      	bx	lr

0800aed4 <trunc>:
 800aed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aed6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800aeda:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
 800aede:	2a13      	cmp	r2, #19
 800aee0:	4603      	mov	r3, r0
 800aee2:	460c      	mov	r4, r1
 800aee4:	dc10      	bgt.n	800af08 <trunc+0x34>
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	bfb3      	iteet	lt
 800aeea:	2000      	movlt	r0, #0
 800aeec:	2000      	movge	r0, #0
 800aeee:	4b10      	ldrge	r3, [pc, #64]	; (800af30 <trunc+0x5c>)
 800aef0:	f001 4100 	andlt.w	r1, r1, #2147483648	; 0x80000000
 800aef4:	bfa4      	itt	ge
 800aef6:	fa43 f202 	asrge.w	r2, r3, r2
 800aefa:	ea24 0102 	bicge.w	r1, r4, r2
 800aefe:	4603      	mov	r3, r0
 800af00:	460c      	mov	r4, r1
 800af02:	4618      	mov	r0, r3
 800af04:	4621      	mov	r1, r4
 800af06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af08:	2a33      	cmp	r2, #51	; 0x33
 800af0a:	dd07      	ble.n	800af1c <trunc+0x48>
 800af0c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800af10:	d1f7      	bne.n	800af02 <trunc+0x2e>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	f7f5 f929 	bl	800016c <__adddf3>
 800af1a:	e7f0      	b.n	800aefe <trunc+0x2a>
 800af1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af20:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
 800af24:	fa22 f505 	lsr.w	r5, r2, r5
 800af28:	ea20 0005 	bic.w	r0, r0, r5
 800af2c:	e7e7      	b.n	800aefe <trunc+0x2a>
 800af2e:	bf00      	nop
 800af30:	000fffff 	.word	0x000fffff

0800af34 <_init>:
 800af34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af36:	bf00      	nop
 800af38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af3a:	bc08      	pop	{r3}
 800af3c:	469e      	mov	lr, r3
 800af3e:	4770      	bx	lr

0800af40 <_fini>:
 800af40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af42:	bf00      	nop
 800af44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af46:	bc08      	pop	{r3}
 800af48:	469e      	mov	lr, r3
 800af4a:	4770      	bx	lr
