#ifndef _HW_PLL_H_
#define _HW_PLL_H_

#define IO_PLL_BASE (IO_VIRT + 0x60000)

//VOPLL start
//VOPLL_01_VPLL_LKV_MODE
//VOPLL_01_VPLL_KVSEL
//VOPLL_01_VPLL_RELATCHEN
//VOPLL_01_DPIX_CLK_SEL
//VOPLL_01_VPLL_VCOCAL_CKCTRL
//VOPLL_02_VPLL_KBAND_RST
//VOPLL_02_VPLL_VCOTSTEN
//VOPLL_02_VPLL_TSTEN
//VOPLL_02_VPLL_VPTST_EN
//VOPLL_02_VPLL_ANATST_EN
//VOPLL_03_PPLL_REFCK_SEL

#define REG_VOPLL_CFG0 (IO_PLL_BASE + 0x100)
    #define RG_VPLL_BG_CKEN Fld(1, 31, AC_MSKB3) //31                   
    #define RG_VPLL_XTAL_DIV Fld(1, 30, AC_MSKB3) //30
    #define RG_VPLL_BG_TRIM Fld(4, 26, AC_MSKB3) //29:26
    #define RG_VPLL_BG_RASEL Fld(2, 24, AC_MSKB3) //25:24
    #define RG_VPLL_BG_RBSEL Fld(2, 22, AC_MSKB2) //23:22
    #define RG_VPLL_BG_PWD Fld(1, 21, AC_MSKB2) //21			VOPLL_02_VPLL_BG_PD
    #define RG_VPLL_BG_VB1_COMP_PWD Fld(1, 20, AC_MSKB2) //20		VOPLL_02_VPLL_VB1_COMP_PD 
    #define RG_VPLL_BG_VB1_PRE_PWD Fld(1, 19, AC_MSKB2) //19		VOPLL_02_VPLL_VB1_PRE_PD
    #define RG_VPLL_BG_VB1_TX_PWD Fld(1, 18, AC_MSKB2) //18		VOPLL_02_VPLL_VB1_TX_PD
    #define RG_VPLL_BG_LVDS_PWD Fld(1, 17, AC_MSKB2) //17		VOPLL_02_VPLL_LVDS_PD
    #define RG_VPLL_BIAS_BYP Fld(1, 16, AC_MSKB2) //16
    #define RG_VPLL_PWD Fld(1, 15, AC_MSKB1) //15			VOPLL_02_VPLL_PLL_PD
    #define RG_VPLL_FBKDIV Fld(7, 8, AC_MSKB1) //14:8			VOPLL_00_VPLL_FBDIV
    #define RG_VPLL_PREDIV Fld(2, 6, AC_MSKB0) //7:6			VOPLL_00_VPLL_PREDIV
    #define RG_VPLL_FBKSEL Fld(2, 4, AC_MSKB0) //5:4
    #define RG_VPLL_POSDIV Fld(2, 2, AC_MSKB0) //3:2
    #define RG_VPLL_REFSEL Fld(2, 0, AC_MSKB0) //1:0			VOPLL_00_VPLL_CKINSEL
#define REG_VOPLL_CFG1 (IO_PLL_BASE + 0x0104)
    #define RG_VPLL_LVDSEN Fld(1, 31, AC_MSKB3) //31			VOPLL_01_VPLL_POST_LVDSEN
    #define RG_VPLL_VB1EN Fld(1, 30, AC_MSKB3) //30			VOPLL_01_VPLL_POST_VB1EN
    #define RG_VPLL_MLVDSEN Fld(1, 29, AC_MSKB3) //29			VOPLL_01_VPLL_POST_MINIEN
    #define RG_VPLL_EPIEN Fld(1, 28, AC_MSKB3) //28			check
    #define RG_VPLL_IDPEN Fld(1, 27, AC_MSKB3) //27			check
      #define VPLL_POST_SEL Fld(5, 27, AC_MSKB3) //[31:27]		check
        #define VPLL_POST_LVDSEN  (1<<4)//				check
        #define VPLL_POST_VB1EN   (1<<3)//				check
        #define VPLL_POST_MINIEN  (1<<2)//				check    
        #define VPLL_POST_EPIEN   (1<<1)//    				check
    #define RG_VPLL_LVDSCHL_EN Fld(1, 26, AC_MSKB3) //26
    #define RG_VPLL_LVDS_DPIX_DIV2 Fld(1, 20, AC_MSKB2) //20		VOPLL_01_VPLL_LVDS_DPIX_X2
    #define RG_VPLL_TXCLK_DIV Fld(2, 18, AC_MSKB2) //19:18		VOPLL_01_VPLL_LVDS_VCODIV
    #define RG_VPLL_TXCLK_DIV2 Fld(2, 16, AC_MSKB2) //17:16		VOPLL_01_VPLL_LVDS_VCODIV2_EN
    #define RG_VPLL_AUTOK_CTRL Fld(2, 14, AC_MSKB1) //15:14
    #define RG_VPLL_BAND Fld(6, 8, AC_MSKB1) //13:8			VOPLL_00_VPLL_VCOBAND
    #define RG_VPLL_AUTOK_EN Fld(1, 7, AC_MSKB0) //7			VOPLL_01_VPLL_AUTOK_VCO
    #define RG_VPLL_AUTOK_LOAD Fld(1, 6, AC_MSKB0) //6
    #define RG_VPLL_VODEN Fld(1, 5, AC_MSKB0) //5
    #define RG_VPLL_DLY_DATA Fld(4, 0, AC_MSKB0) //3:0			VOPLL_02_VPLL_DLY_DIG
#define REG_VOPLL_CFG2 (IO_PLL_BASE + 0x108)
    #define RG_VPLL_DLY_CLKA Fld(4, 28, AC_MSKB3) //31:28		VOPLL_02_VPLL_DLY1
    #define RG_VPLL_DLY_CLKB Fld(4, 24, AC_MSKB3) //27:24		VOPLL_02_VPLL_DLY2
    #define RG_VPLL_BIC Fld(3, 21, AC_MSKB2) //23:21			VOPLL_00_VPLL_BIC
    #define RG_VPLL_BC Fld(2, 19, AC_MSKB2) //20:19			VOPLL_00_VPLL_BC
    #define RG_VPLL_DIVEN Fld(3, 16, AC_MSKB2) //18:16			VOPLL_00_VPLL_CM
    #define RG_VPLL_BIR Fld(4, 12, AC_MSKB1) //15:12			VOPLL_00_VPLL_BIR
    #define RG_VPLL_BP Fld(4, 8, AC_MSKB1) //11:8			VOPLL_01_VPLL_BP
    #define RG_VPLL_BR Fld(3, 5, AC_MSKB0) //7:5			VOPLL_01_VPLL_BR
    #define RG_VPLL_MONEN Fld(1, 4, AC_MSKB0) //4			VOPLL_01_VPLL_MONEN
    #define RG_VPLL_MONENCKEN Fld(1, 3, AC_MSKB0) //3
    #define RG_VPLL_FPEN Fld(1, 2, AC_MSKB0) //2			VOPLL_01_VPLL_FPEN
    #define RG_VPLL_FMEN Fld(1, 1, AC_MSKB0) //1			VOPLL_03_VPLL_RESERVE_0
    #define RG_VPLL_TST_CKENB Fld(1, 0, AC_MSKB0) //0			VOPLL_02_VPLL_MPXSEL VOPLL_02_VPLL_TSTCK_SEL
#define REG_VOPLL_CFG3 (IO_PLL_BASE + 0x10c)
    #define RG_VPLL_TST_SEL Fld(3, 29, AC_MSKB3) //31:29		VOPLL_02_VPLL_TEST_B
    #define RG_VPLL_CHL_SEL Fld(2, 27, AC_MSKB3) //28:27
    #define RG_VPLL_XTAL_MONEN Fld(1, 26, AC_MSKB3) //26
    #define RG_VPLL_BG_MONEN Fld(1, 25, AC_MSKB3) //25
    #define RG_VPLL_REF_MONEN Fld(1, 24, AC_MSKB3) //24
    #define RG_VPLL_RESERVE Fld(8, 16, AC_FULLB2) //23:16		VOPLL_03_VPLL_RESERVE
    #define RG_PPLL_PWD Fld(1, 15, AC_MSKB1) //15			VOPLL_03_PPLL_PWD
    #define RG_PPLL_FBKDIV Fld(7, 8, AC_MSKB1) //14:8			VOPLL_03_PPLL_FBDIV
    #define RG_PPLL_PREDIV Fld(2, 6, AC_MSKB0) //7:6			VOPLL_03_PPLL_PREDIV
    #define RG_PPLL_FBKSEL Fld(2, 4, AC_MSKB0) //5:4			VOPLL_03_PPLL_FBDIV2
    #define RG_PPLL_POSDIV Fld(2, 2, AC_MSKB0) //3:2			VOPLL_03_PPLL_POSDIV
    #define RG_PPLL_POSDIV2 Fld(2, 0, AC_MSKB0) //1:0			VOPLL_04_PPLL_POSDIV2
#define REG_VOPLL_CFG4 (IO_PLL_BASE + 0x110)
    #define RG_PPLL_REFSEL Fld(2, 30, AC_MSKB3) //31:30			VOPLL_03_VPLL_RESERVE_1
		   #define PPLL_REFSEL_IDP 0		
		   #define PPLL_REFSEL_DDDS 1 	 
		   #define PPLL_REFSEL_VPLL 2 	 
    #define RG_PPLL_DIVEN Fld(3, 27, AC_MSKB3) //29:27			VOPLL_03_PPLL_DIVEN
    #define RG_PPLL_BP Fld(1, 26, AC_MSKB3) //26   			VOPLL_03_PPLL_BP
    #define RG_PPLL_BR Fld(1, 25, AC_MSKB3) //25			VOPLL_03_PPLL_BR
    #define RG_PPLL_LF Fld(1, 24, AC_MSKB3) //24			VOPLL_03_PPLL_LF
    #define RG_PPLL_VODEN Fld(1, 23, AC_MSKB2) //23          		VOPLL_03_PPLL_VODEN
    #define RG_PPLL_MONEN Fld(1, 22, AC_MSKB2) //22			VOPLL_04_PPLL_MONEN
    #define RG_PPLL_MONCKEN Fld(1, 21, AC_MSKB2) //21			VOPLL_04_PPLL_MONCKEN
    #define RG_PPLL_FMEN Fld(1, 20, AC_MSKB2) //20			VOPLL_04_PPLL_FMEN
    #define RG_PPLL_TSTEN Fld(1, 19, AC_MSKB2) //19			VOPLL_04_PPLL_TSTEN
    #define RG_PPLL_TST_DIV2 Fld(1, 18, AC_MSKB2) //18
    #define RG_PPLL_RESERVE Fld(2, 16, AC_MSKB2) //17:16		VOPLL_04_PPLL_RESERVE
#define RGS_VOPLL_CFG0 (IO_PLL_BASE + 0x114)
    #define RGS_VPLL_CAL_CPLT Fld(1, 31, AC_MSKB3) //31			RGS_VPLL_CAL_CPLT
    #define RGS_VPLL_CAL_FAIL Fld(1, 30, AC_MSKB3) //30			RGS_VPLL_CAL_FAIL
    #define RGS_VPLL_CAL_STATE Fld(6, 24, AC_MSKB3) //29:24		RGS_VPLL_CAL_STATE

//VOPLL end

//Page PLL
#define REG_PLL_GROUP_CFG0 (IO_PLL_BASE + 0x1000)
    #define FLD_RG_XPLL_PWD Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_XPLL_FBDIV Fld(2,29,AC_MSKB3)//[30:29]
    #define FLD_RG_XPLL_VODEN Fld(1,28,AC_MSKB3)//[28:28]
    #define FLD_RG_XPLL_V11EN Fld(1,27,AC_MSKB3)//[27:27]
    #define FLD_RG_XPLL_MONCKEN Fld(1,26,AC_MSKB3)//[26:26]
    #define FLD_RG_XPLL_MONEN Fld(1,25,AC_MSKB3)//[25:25]
    #define FLD_RG_XPLL_LF Fld(1,24,AC_MSKB3)//[24:24]
    #define FLD_RG_XPLL_RESERVE Fld(8,16,AC_FULLB2)//[23:16]
    #define FLD_RG_VGAPLL_PWD Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_VGAPLL_VODEN Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_VGAPLL_HF Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_VGAPLL_LF Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_VGAPLL_V11EN Fld(1,11,AC_MSKB1)//[11:11]
    #define FLD_RG_VGAPLL_PREDIV Fld(2,9,AC_MSKB1)//[10:9]
    #define FLD_RG_VGAPLL_POSDIV Fld(2,7,AC_MSKW10)//[8:7]
    #define FLD_RG_VGAPLL_FBSEL Fld(2,5,AC_MSKB0)//[6:5]
    #define FLD_RG_VGAPLL_BP Fld(1,4,AC_MSKB0)//[4:4]
    #define FLD_RG_VGAPLL_BR Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_VGAPLL_DIVEN Fld(3,0,AC_MSKB0)//[2:0]
#define REG_PLL_GROUP_CFG1 (IO_PLL_BASE + 0x1004)
    #define FLD_RG_VGAPLL_FPEN Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_VGAPLL_MONCKEN Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_VGAPLL_FBDIV Fld(7,23,AC_MSKW32)//[29:23]
    #define FLD_RG_VGAPLL_MONEN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_VGAPLL_FMEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_VGAPLL_BS Fld(2,19,AC_MSKB2)//[20:19]
    #define FLD_RG_VGAPLL_RESERVE Fld(3,16,AC_MSKB2)//[18:16]
    #define FLD_RG_MJCPLL_PWD Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_MJCPLL_VODEN Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_MJCPLL_LF Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_MJCPLL_V11EN Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_MJCPLL_PREDIV Fld(2,10,AC_MSKB1)//[11:10]
    #define FLD_RG_MJCPLL_POSDIV Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_MJCPLL_FBDIV2 Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_MJCPLL_FBDIV Fld(7,0,AC_MSKB0)//[6:0]
#define REG_PLL_GROUP_CFG2 (IO_PLL_BASE + 0x1008)
    #define FLD_RG_MJCPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_MJCPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_MJCPLL_DIVEN Fld(6,24,AC_MSKB3)//[29:24]
    #define FLD_RG_MJCPLL_FPEN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_MJCPLL_MONCKEN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_MJCPLL_MONEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_MJCPLL_FMEN Fld(1,20,AC_MSKB2)//[20:20]
    #define FLD_RG_MJCPLL_RESERVE Fld(4,16,AC_MSKB2)//[19:16]
    #define FLD_RG_SYSPLL_PWD Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_SYSPLL_VODEN Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_SYSPLL_LF Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_SYSPLL_V11EN Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_SYSPLL_PREDIV Fld(2,10,AC_MSKB1)//[11:10]
    #define FLD_RG_SYSPLL_POSDIV Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_SYSPLL_FBDIV2 Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_SYSPLL_FBDIV Fld(7,0,AC_MSKB0)//[6:0]
#define REG_PLL_GROUP_CFG3 (IO_PLL_BASE + 0x100C)
    #define FLD_RG_SYSPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_SYSPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_SYSPLL_DIVEN Fld(6,24,AC_MSKB3)//[29:24]
    #define FLD_RG_SYSPLL_FPEN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_SYSPLL_MONCKEN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_SYSPLL_MONEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_SYSPLL_FMEN Fld(1,20,AC_MSKB2)//[20:20]
    #define FLD_RG_SYSPLL_RESERVE Fld(4,16,AC_MSKB2)//[19:16]
    #define FLD_RG_HADDS2_PWD Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_HADDS2_VODEN Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_HADDS2_HF Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_HADDS2_LF Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_HADDS2_V11EN Fld(1,11,AC_MSKB1)//[11:11]
    #define FLD_RG_HADDS2_PREDIV Fld(2,9,AC_MSKB1)//[10:9]
    #define FLD_RG_HADDS2_POSDIV Fld(2,7,AC_MSKW10)//[8:7]
    #define FLD_RG_HADDS2_FBSEL Fld(2,5,AC_MSKB0)//[6:5]
    #define FLD_RG_HADDS2_BP Fld(1,4,AC_MSKB0)//[4:4]
    #define FLD_RG_HADDS2_BR Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_HADDS2_DIVEN Fld(3,0,AC_MSKB0)//[2:0]
#define REG_PLL_GROUP_CFG4 (IO_PLL_BASE + 0x1010)
    #define FLD_RG_HADDS2_FPEN Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_HADDS2_MONCKEN Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_HADDS2_MONEN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_HADDS2_FMEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_HADDS2_FIFO_START_MAN Fld(1,20,AC_MSKB2)//[20:20]
    #define FLD_RG_HADDS2_DDS_RSTB Fld(1,19,AC_MSKB2)//[19:19]
    #define FLD_RG_HADDS2_DDS_PWDB Fld(1,18,AC_MSKB2)//[18:18]
    #define FLD_RG_HADDS2_DDS_MONEN Fld(1,17,AC_MSKB2)//[17:17]
    #define FLD_RG_HADDS2_DDS_HF_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define FLD_RG_HADDS2_DDS_DMY Fld(16,0,AC_FULLW10)//[15:0]
    #define FLD_RG_HADDS2_RG_NCPO_EN Fld(1,4,AC_MSKB0)//[4]
#define REG_PLL_GROUP_CFG5 (IO_PLL_BASE + 0x1014)
    #define FLD_RG_HADDS2_DDSEN Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_HADDS2_CKREF_SEL Fld(2,29,AC_MSKB3)//[30:29]
    #define FLD_RG_HADDS2_ACCEN Fld(1,28,AC_MSKB3)//[28:28]
    #define FLD_RG_HADDS2_CKCTRL Fld(2,26,AC_MSKB3)//[27:26]
    #define FLD_RG_HADDS2_CK_98M_RSTB Fld(1,25,AC_MSKB3)//[25:25]
    #define FLD_RG_HADDS2_RESERVE Fld(9,16,AC_MSKW32)//[24:16]
    #define FLD_RG_VDECPLL_PWD Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_VDECPLL_VODEN Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_VDECPLL_LF Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_VDECPLL_V11EN Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_VDECPLL_PREDIV Fld(2,10,AC_MSKB1)//[11:10]
    #define FLD_RG_VDECPLL_POSDIV Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_VDECPLL_FBDIV2 Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_VDECPLL_FBDIV Fld(7,0,AC_MSKB0)//[6:0]
#define REG_PLL_GROUP_CFG6 (IO_PLL_BASE + 0x1018)
    #define FLD_RG_VDECPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_VDECPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_VDECPLL_DIVEN Fld(6,24,AC_MSKB3)//[29:24]
    #define FLD_RG_VDECPLL_FPEN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_VDECPLL_MONCKEN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_VDECPLL_MONEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_VDECPLL_FMEN Fld(1,20,AC_MSKB2)//[20:20]
    #define FLD_RG_VDECPLL_RESERVE Fld(4,16,AC_MSKB2)//[19:16]
    #define FLD_RG_VGAPLL_SDDS_PD_PDB Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_VGAPLL_SDDS_PD_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_VGATL_BIAS_PWD Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_XDDS_PWDB Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_XDDS_CKSEL Fld(2,10,AC_MSKB1)//[11:10]
    #define FLD_RG_XDDS_PI_C Fld(3,7,AC_MSKW10)//[9:7]
    #define FLD_RG_XDDS_HF Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_VGAPLL_CKO_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define FLD_RG_VGAPLL_R_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_VGAPLL_G_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define FLD_RG_VGAPLL_B_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define FLD_RG_VGAPLL_RTB_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_PLL_GROUP_CFG7 (IO_PLL_BASE + 0x101C)
    #define FLD_RG_VGAPLL_ENTL Fld(7,25,AC_MSKB3)//[31:25]
    #define FLD_RG_VGAPLL_INTH_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define FLD_RG_VGAPLL_EXTH_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_VGAPLL_SDDS_FBKSEL Fld(2,21,AC_MSKB2)//[22:21]
    #define FLD_RG_VGATL_TSELA Fld(4,17,AC_MSKB2)//[20:17]
    #define FLD_RG_VGATL_PCLKD2_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define FLD_RG_INTP_TOP_PHSEL_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_VGATL_TSELB Fld(4,11,AC_MSKB1)//[14:11]
    #define FLD_RG_VGAPLL_SDDS_HPOR Fld(1,10,AC_MSKB1)//[10:10]
    #define FLD_RG_VGAPLL_SDDS_HSEL Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_VGAPLL_SDDS_PDSEL Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_SDDS_PSEL_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_HRESYNC_POSEL Fld(1,5,AC_MSKB0)//[5:5]
    #define FLD_RG_VGAPLL_X27IN_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define FLD_RG_XDDS_MONEN Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_VGATL_RESERVE Fld(3,0,AC_MSKB0)//[2:0]
#define REG_PLL_GROUP_CFG8 (IO_PLL_BASE + 0x1020)
    #define FLD_RG_DDDS1_PWDB Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_DDDS1_CKTX_PWDB Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_DDDS1_MONEN Fld(1,29,AC_MSKB3)//[29:29]
    #define FLD_RG_DDDS1_CKSEL Fld(2,27,AC_MSKB3)//[28:27]
    #define FLD_RG_DDDS1_PI_C Fld(3,24,AC_MSKB3)//[26:24]
    #define FLD_RG_DDDS1_HF Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_DDDS2_PWDB Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_DDDS2_MONEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_DDDS2_CKSEL Fld(2,19,AC_MSKB2)//[20:19]
    #define FLD_RG_DDDS2_PI_C Fld(3,16,AC_MSKB2)//[18:16]
    #define FLD_RG_DDDS2_HF Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_DMSS_PWDB Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_DMSS_MONEN Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_DMSS_CKSEL Fld(2,11,AC_MSKB1)//[12:11]
    #define FLD_RG_DMSS_PI_C Fld(3,8,AC_MSKB1)//[10:8]
    #define FLD_RG_DMSS_HF Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_DMSS_CKTX_PWDB Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_HADDS1_BIAS_PWD Fld(1,5,AC_MSKB0)//[5:5]
    #define FLD_RG_HADDS1_PWDB Fld(1,4,AC_MSKB0)//[4:4]
    #define FLD_RG_HADDS1_MONEN Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_HADDS1_CKSEL Fld(2,1,AC_MSKB0)//[2:1]
    #define FLD_RG_HADDS1_HF Fld(1,0,AC_MSKB0)//[0:0]
#define REG_PLL_GROUP_CFG9 (IO_PLL_BASE + 0x1024)
    #define FLD_RG_HADDS1_PI_C Fld(3,29,AC_MSKB3)//[31:29]
    #define FLD_RG_DDDS1_PRE_DIV2 Fld(1,28,AC_MSKB3)//[28:28]
    #define FLD_RG_DDDS2_PRE_DIV2 Fld(1,27,AC_MSKB3)//[27:27]
    #define FLD_RG_DMSS_PRE_DIV2 Fld(1,26,AC_MSKB3)//[26:26]
    #define FLD_RG_HADDS1_PRE_DIV2 Fld(1,25,AC_MSKB3)//[25:25]
    #define FLD_RG_DDS_RESERVE Fld(9,16,AC_MSKW32)//[24:16]
    #define FLD_RG_PLLGP_BIAS_PWD Fld(1,15,AC_MSKB1)//[15:15]
    #define FLD_RG_PLLGP_BIAS_RST Fld(1,14,AC_MSKB1)//[14:14]
    #define FLD_RG_PLLGP_XTAL_MONEN Fld(1,13,AC_MSKB1)//[13:13]
    #define FLD_RG_PLLGP_XTAL_PWD Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_PLLGP_TSTSEL Fld(5,7,AC_MSKW10)//[11:7]
    #define FLD_RG_PLLGP_TSTEN Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_VGACK_DIV Fld(2,4,AC_MSKB0)//[5:4]
    #define FLD_RG_VGACK_RSTB Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_TL_27M_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define FLD_RG_HADDS1_27M_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define FLD_RG_HADDS2_27M_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define REG_PLL_GROUP_CFG10 (IO_PLL_BASE + 0x1028)
    #define FLD_RG_PLLGP_TSTCK_FMEN Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_PLLGP_TSTCKENB Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_PLLGP_TSTCKAMP Fld(2,28,AC_MSKB3)//[29:28]
    #define FLD_RG_HADDS_TSTSEL Fld(4,24,AC_MSKB3)//[27:24]
    #define FLD_RG_HADDS_TSTEN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_HADDS_TSTCKENB Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_HADDS_TSTCK_FMEN Fld(1,21,AC_MSKB2)//[21:21]
    #define FLD_RG_XTAL_SEL Fld(1,20,AC_MSKB2)//[20:20]
    #define FLD_RG_XTAL_DIV_RSTB Fld(1,19,AC_MSKB2)//[19:19]
    #define FLD_RG_XTAL_DIV Fld(2,17,AC_MSKB2)//[18:17]
    #define FLD_RG_PLLGP_TOP_RESERVE Fld(17,0,AC_MSKDW)//[16:0]

#endif /* _HW_PLL_H_ */
