
AVRASM ver. 2.1.30  C:\home\solarContr\List\solar.asm Sat Jan 26 21:15:23 2019

C:\home\solarContr\List\solar.asm(1086): warning: Register r4 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1087): warning: Register r5 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1088): warning: Register r6 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1089): warning: Register r7 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1090): warning: Register r8 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1091): warning: Register r9 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1092): warning: Register r10 already defined by the .DEF directive
C:\home\solarContr\List\solar.asm(1093): warning: Register r11 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Release
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 4,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': No
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _voltage=R4
                 	.DEF _voltage_msb=R5
                 	.DEF _TOP=R6
                 	.DEF _TOP_msb=R7
                 	.DEF _GOAL=R8
                 	.DEF _GOAL_msb=R9
                 	.DEF _DELTA_GOAL=R10
                 	.DEF _DELTA_GOAL_msb=R11
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c019      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e c03a      	RJMP _adc_isr
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000013 02ff
000014 0550      	.DB  0xFF,0x2,0x50,0x5
000015 0002      	.DB  0x2,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000016 0006      	.DW  0x06
000017 0006      	.DW  0x06
000018 0026      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000019 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00001a 94f8      	CLI
00001b 27ee      	CLR  R30
00001c bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00001d e0f1      	LDI  R31,1
00001e bffb      	OUT  GICR,R31
00001f bfeb      	OUT  GICR,R30
000020 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000021 e1f8      	LDI  R31,0x18
000022 bdf1      	OUT  WDTCR,R31
000023 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000024 e08d      	LDI  R24,(14-2)+1
000025 e0a2      	LDI  R26,2
000026 27bb      	CLR  R27
                 __CLEAR_REG:
000027 93ed      	ST   X+,R30
000028 958a      	DEC  R24
000029 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002b e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00002c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00002d 93ed      	ST   X+,R30
00002e 9701      	SBIW R24,1
00002f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000030 e2ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000031 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000032 9185      	LPM  R24,Z+
000033 9195      	LPM  R25,Z+
000034 9700      	SBIW R24,0
000035 f061      	BREQ __GLOBAL_INI_END
000036 91a5      	LPM  R26,Z+
000037 91b5      	LPM  R27,Z+
000038 9005      	LPM  R0,Z+
000039 9015      	LPM  R1,Z+
00003a 01bf      	MOVW R22,R30
00003b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00003c 9005      	LPM  R0,Z+
00003d 920d      	ST   X+,R0
00003e 9701      	SBIW R24,1
00003f f7e1      	BRNE __GLOBAL_INI_LOOP
000040 01fb      	MOVW R30,R22
000041 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000042 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000043 bfed      	OUT  SPL,R30
000044 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000045 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000046 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000047 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000048 c0f5      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 09.09.2013
                 ;Author  : Freeware, for evaluation and non-commercial use only
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define seg_a PORTD.3
                 ;#define seg_b PORTB.0
                 ;#define seg_c PORTD.5
                 ;#define seg_d PORTD.7
                 ;#define seg_e PORTB.6
                 ;#define seg_f PORTD.2
                 ;#define seg_g PORTB.7
                 ;#define seg_h PORTD.6
                 ;#define com_cat1 PORTB.4
                 ;#define com_cat2 PORTB.5
                 ;#define com_cat3 PORTB.3
                 ;
                 ;#define panel_sw PORTB.1
                 ;#define load_sw PORTB.2
                 ;#define load_led PORTD.4
                 ;#define panel_led PORTD.1
                 ;
                 ;
                 ;// Declare your global variables here
                 ;unsigned int voltage;
                 ;unsigned int TOP = 0x02ff; //ICR1H + ICR1L
                 ;unsigned int GOAL = 1360;
                 ;unsigned int DELTA_GOAL = 2;
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 0036 {
                 
                 	.CSEG
                 _adc_isr:
                 ; .FSTART _adc_isr
000049 920a      	ST   -Y,R0
00004a 921a      	ST   -Y,R1
00004b 936a      	ST   -Y,R22
00004c 937a      	ST   -Y,R23
00004d 938a      	ST   -Y,R24
00004e 939a      	ST   -Y,R25
00004f 93aa      	ST   -Y,R26
000050 93ba      	ST   -Y,R27
000051 93ea      	ST   -Y,R30
000052 93fa      	ST   -Y,R31
000053 b7ef      	IN   R30,SREG
000054 93ea      	ST   -Y,R30
                 ; 0000 0037         unsigned int  adc_data;
                 ; 0000 0038         unsigned int  counter_value;
                 ; 0000 0039         unsigned int delta;
                 ; 0000 003A         adc_data = ADCW;
000055 d224      	RCALL __SAVELOCR6
                 ;	adc_data -> R16,R17
                 ;	counter_value -> R18,R19
                 ;	delta -> R20,R21
                +
000056 b104     +IN R16 , 4
000057 b115     +IN R17 , 4 + 1
                 	__INWR 16,17,4
                 ; 0000 003B         voltage = (long int)adc_data*1000/366;
000058 01d8      	MOVW R26,R16
000059 2788      	CLR  R24
00005a 2799      	CLR  R25
                +
00005b eee8     +LDI R30 , LOW ( 0x3E8 )
00005c e0f3     +LDI R31 , HIGH ( 0x3E8 )
00005d e060     +LDI R22 , BYTE3 ( 0x3E8 )
00005e e070     +LDI R23 , BYTE4 ( 0x3E8 )
                 	__GETD1N 0x3E8
00005f d1b7      	RCALL __MULD12
000060 01df      	MOVW R26,R30
000061 01cb      	MOVW R24,R22
                +
000062 e6ee     +LDI R30 , LOW ( 0x16E )
000063 e0f1     +LDI R31 , HIGH ( 0x16E )
000064 e060     +LDI R22 , BYTE3 ( 0x16E )
000065 e070     +LDI R23 , BYTE4 ( 0x16E )
                 	__GETD1N 0x16E
000066 d1ed      	RCALL __DIVD21
000067 012f      	MOVW R4,R30
                 ; 0000 003C 
                 ; 0000 003D         counter_value = OCR1A;
                +
000068 b52a     +IN R18 , 42
000069 b53b     +IN R19 , 42 + 1
                 	__INWR 18,19,42
                 ; 0000 003E         if (voltage > GOAL + DELTA_GOAL){
00006a 01f5      	MOVW R30,R10
00006b 0de8      	ADD  R30,R8
00006c 1df9      	ADC  R31,R9
00006d 15e4      	CP   R30,R4
00006e 05f5      	CPC  R31,R5
00006f f520      	BRSH _0x3
                 ; 0000 003F             delta = voltage - GOAL;
000070 01f2      	MOVW R30,R4
000071 19e8      	SUB  R30,R8
000072 09f9      	SBC  R31,R9
000073 d133      	RCALL SUBOPT_0x0
                 ; 0000 0040             if ( delta > 100) {
000074 f018      	BRLO _0x4
                 ; 0000 0041                 counter_value-=20;
                +
000075 5124     +SUBI R18 , LOW ( 20 )
000076 4030     +SBCI R19 , HIGH ( 20 )
                 	__SUBWRN 18,19,20
                 ; 0000 0042             } else if (delta > 50){
000077 c010      	RJMP _0x5
                 _0x4:
                +
000078 3343     +CPI R20 , LOW ( 51 )
000079 e0e0     +LDI R30 , HIGH ( 51 )
00007a 075e     +CPC R21 , R30
                 	__CPWRN 20,21,51
00007b f018      	BRLO _0x6
                 ; 0000 0043                 counter_value-=5;
                +
00007c 5025     +SUBI R18 , LOW ( 5 )
00007d 4030     +SBCI R19 , HIGH ( 5 )
                 	__SUBWRN 18,19,5
                 ; 0000 0044             }
                 ; 0000 0045             else if (delta > 20) {
00007e c009      	RJMP _0x7
                 _0x6:
                +
00007f 3145     +CPI R20 , LOW ( 21 )
000080 e0e0     +LDI R30 , HIGH ( 21 )
000081 075e     +CPC R21 , R30
                 	__CPWRN 20,21,21
000082 f018      	BRLO _0x8
                 ; 0000 0046                 counter_value-=2;
                +
000083 5022     +SUBI R18 , LOW ( 2 )
000084 4030     +SBCI R19 , HIGH ( 2 )
                 	__SUBWRN 18,19,2
                 ; 0000 0047             } else {
000085 c002      	RJMP _0x9
                 _0x8:
                 ; 0000 0048                 counter_value-=1;
                +
000086 5021     +SUBI R18 , LOW ( 1 )
000087 4030     +SBCI R19 , HIGH ( 1 )
                 	__SUBWRN 18,19,1
                 ; 0000 0049             }
                 _0x9:
                 _0x7:
                 _0x5:
                 ; 0000 004A 
                 ; 0000 004B             if (counter_value == 0 || counter_value > 0x3333) {
000088 2400      	CLR  R0
000089 1602      	CP   R0,R18
00008a 0603      	CPC  R0,R19
00008b f021      	BREQ _0xB
                +
00008c 3324     +CPI R18 , LOW ( 13108 )
00008d e3e3     +LDI R30 , HIGH ( 13108 )
00008e 073e     +CPC R19 , R30
                 	__CPWRN 18,19,13108
00008f f010      	BRLO _0xA
                 _0xB:
                 ; 0000 004C                counter_value = 0;
                +
000090 e020     +LDI R18 , LOW ( 0 )
000091 e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 ; 0000 004D             }
                 ; 0000 004E             OCR1A = counter_value;
                 _0xA:
                +
000092 bd3b     +OUT 42 + 1 , R19
000093 bd2a     +OUT 42 , R18
                 	__OUTWR 18,19,42
                 ; 0000 004F         }
                 ; 0000 0050 
                 ; 0000 0051         if (voltage < GOAL + DELTA_GOAL){
                 _0x3:
000094 01f5      	MOVW R30,R10
000095 0de8      	ADD  R30,R8
000096 1df9      	ADC  R31,R9
000097 164e      	CP   R4,R30
000098 065f      	CPC  R5,R31
000099 f4f0      	BRSH _0xD
                 ; 0000 0052             delta = GOAL - voltage;
00009a 01f4      	MOVW R30,R8
00009b 19e4      	SUB  R30,R4
00009c 09f5      	SBC  R31,R5
00009d d109      	RCALL SUBOPT_0x0
                 ; 0000 0053             if ( delta > 100) {
00009e f018      	BRLO _0xE
                 ; 0000 0054                 counter_value+=20;
                +
00009f 5e2c     +SUBI R18 , LOW ( - 20 )
0000a0 4f3f     +SBCI R19 , HIGH ( - 20 )
                 	__ADDWRN 18,19,20
                 ; 0000 0055             } else if (delta > 50){
0000a1 c010      	RJMP _0xF
                 _0xE:
                +
0000a2 3343     +CPI R20 , LOW ( 51 )
0000a3 e0e0     +LDI R30 , HIGH ( 51 )
0000a4 075e     +CPC R21 , R30
                 	__CPWRN 20,21,51
0000a5 f018      	BRLO _0x10
                 ; 0000 0056                 counter_value+=5;
                +
0000a6 5f2b     +SUBI R18 , LOW ( - 5 )
0000a7 4f3f     +SBCI R19 , HIGH ( - 5 )
                 	__ADDWRN 18,19,5
                 ; 0000 0057             }
                 ; 0000 0058             else if (delta > 20) {
0000a8 c009      	RJMP _0x11
                 _0x10:
                +
0000a9 3145     +CPI R20 , LOW ( 21 )
0000aa e0e0     +LDI R30 , HIGH ( 21 )
0000ab 075e     +CPC R21 , R30
                 	__CPWRN 20,21,21
0000ac f018      	BRLO _0x12
                 ; 0000 0059                 counter_value+=2;
                +
0000ad 5f2e     +SUBI R18 , LOW ( - 2 )
0000ae 4f3f     +SBCI R19 , HIGH ( - 2 )
                 	__ADDWRN 18,19,2
                 ; 0000 005A             } else {
0000af c002      	RJMP _0x13
                 _0x12:
                 ; 0000 005B                 counter_value+=1;
                +
0000b0 5f2f     +SUBI R18 , LOW ( - 1 )
0000b1 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
                 ; 0000 005C             }
                 _0x13:
                 _0x11:
                 _0xF:
                 ; 0000 005D 
                 ; 0000 005E             if (counter_value > TOP) {
                +
0000b2 1662     +CP R6 , R18
0000b3 0673     +CPC R7 , R19
                 	__CPWRR 6,7,18,19
0000b4 f408      	BRSH _0x14
                 ; 0000 005F                counter_value = TOP;
0000b5 0193      	MOVW R18,R6
                 ; 0000 0060             }
                 ; 0000 0061             OCR1A = counter_value;
                 _0x14:
                +
0000b6 bd3b     +OUT 42 + 1 , R19
0000b7 bd2a     +OUT 42 , R18
                 	__OUTWR 18,19,42
                 ; 0000 0062             //panel_led = 0;
                 ; 0000 0063             //panel_sw = 1;
                 ; 0000 0064         }
                 ; 0000 0065 
                 ; 0000 0066          if (voltage > 1250){
                 _0xD:
0000b8 eee2      	LDI  R30,LOW(1250)
0000b9 e0f4      	LDI  R31,HIGH(1250)
0000ba 15e4      	CP   R30,R4
0000bb 05f5      	CPC  R31,R5
0000bc f410      	BRSH _0x15
                 ; 0000 0067             load_led = 0;
0000bd 9894      	CBI  0x12,4
                 ; 0000 0068             load_sw = 1;
0000be 9ac2      	SBI  0x18,2
                 ; 0000 0069         }
                 ; 0000 006A 
                 ; 0000 006B         if (voltage < 1200){
                 _0x15:
0000bf ebe0      	LDI  R30,LOW(1200)
0000c0 e0f4      	LDI  R31,HIGH(1200)
0000c1 164e      	CP   R4,R30
0000c2 065f      	CPC  R5,R31
0000c3 f410      	BRSH _0x1A
                 ; 0000 006C             load_led = 1;
0000c4 9a94      	SBI  0x12,4
                 ; 0000 006D             load_sw = 0;
0000c5 98c2      	CBI  0x18,2
                 ; 0000 006E         }
                 ; 0000 006F }
                 _0x1A:
0000c6 d1ba      	RCALL __LOADLOCR6
0000c7 9626      	ADIW R28,6
0000c8 91e9      	LD   R30,Y+
0000c9 bfef      	OUT  SREG,R30
0000ca 91f9      	LD   R31,Y+
0000cb 91e9      	LD   R30,Y+
0000cc 91b9      	LD   R27,Y+
0000cd 91a9      	LD   R26,Y+
0000ce 9199      	LD   R25,Y+
0000cf 9189      	LD   R24,Y+
0000d0 9179      	LD   R23,Y+
0000d1 9169      	LD   R22,Y+
0000d2 9019      	LD   R1,Y+
0000d3 9009      	LD   R0,Y+
0000d4 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;
                 ;void set_leds (char digit, char pos, char comma);
                 ;
                 ;
                 ;
                 ;void set_leds (char digit, char pos, char comma){
                 ; 0000 0078 void set_leds (char digit, char pos, char comma){
                 _set_leds:
                 ; .FSTART _set_leds
                 ; 0000 0079     #asm("cli")
0000d5 93aa      	ST   -Y,R26
                 ;	digit -> Y+2
                 ;	pos -> Y+1
                 ;	comma -> Y+0
0000d6 94f8      	cli
                 ; 0000 007A     switch (pos){
0000d7 81e9      	LDD  R30,Y+1
                 ; 0000 007B         case 1:
0000d8 30e1      	CPI  R30,LOW(0x1)
0000d9 f421      	BRNE _0x22
                 ; 0000 007C         com_cat1=1; com_cat2=0; com_cat3=0;
0000da 9ac4      	SBI  0x18,4
0000db 98c5      	CBI  0x18,5
0000dc 98c3      	CBI  0x18,3
                 ; 0000 007D         break;
0000dd c00b      	RJMP _0x21
                 ; 0000 007E 
                 ; 0000 007F         case 2:
                 _0x22:
0000de 30e2      	CPI  R30,LOW(0x2)
0000df f421      	BRNE _0x29
                 ; 0000 0080         com_cat1=0; com_cat2=1; com_cat3=0;
0000e0 98c4      	CBI  0x18,4
0000e1 9ac5      	SBI  0x18,5
0000e2 98c3      	CBI  0x18,3
                 ; 0000 0081         break;
0000e3 c005      	RJMP _0x21
                 ; 0000 0082 
                 ; 0000 0083         case 3:
                 _0x29:
0000e4 30e3      	CPI  R30,LOW(0x3)
0000e5 f419      	BRNE _0x21
                 ; 0000 0084         com_cat1=0; com_cat2=0; com_cat3=1;
0000e6 98c4      	CBI  0x18,4
0000e7 98c5      	CBI  0x18,5
0000e8 9ac3      	SBI  0x18,3
                 ; 0000 0085         break;
                 ; 0000 0086     }
                 _0x21:
                 ; 0000 0087 
                 ; 0000 0088     if (comma==1) seg_h=1; else seg_h=0;
0000e9 81a8      	LD   R26,Y
0000ea 30a1      	CPI  R26,LOW(0x1)
0000eb f411      	BRNE _0x37
0000ec 9a96      	SBI  0x12,6
0000ed c001      	RJMP _0x3A
                 _0x37:
0000ee 9896      	CBI  0x12,6
                 ; 0000 0089 
                 ; 0000 008A     switch (digit){
                 _0x3A:
0000ef 81ea      	LDD  R30,Y+2
                 ; 0000 008B         case 1:
0000f0 30e1      	CPI  R30,LOW(0x1)
0000f1 f421      	BRNE _0x40
                 ; 0000 008C             seg_a=0; seg_b=1; seg_c=1; seg_d=0; seg_e=0; seg_f=0; seg_g=0;
0000f2 d0b9      	RCALL SUBOPT_0x1
0000f3 9892      	CBI  0x12,2
0000f4 98c7      	CBI  0x18,7
                 ; 0000 008D             break;
0000f5 c045      	RJMP _0x3F
                 ; 0000 008E         case 2:
                 _0x40:
0000f6 30e2      	CPI  R30,LOW(0x2)
0000f7 f431      	BRNE _0x4F
                 ; 0000 008F             seg_a=1; seg_b=1; seg_c=0; seg_d=1; seg_e=1; seg_f=0; seg_g=1 ;
0000f8 d0b9      	RCALL SUBOPT_0x2
0000f9 9895      	CBI  0x12,5
0000fa d0ba      	RCALL SUBOPT_0x3
0000fb 9892      	CBI  0x12,2
0000fc 9ac7      	SBI  0x18,7
                 ; 0000 0090             break;
0000fd c03d      	RJMP _0x3F
                 ; 0000 0091         case 3:
                 _0x4F:
0000fe 30e3      	CPI  R30,LOW(0x3)
0000ff f429      	BRNE _0x5E
                 ; 0000 0092             seg_a=1; seg_b=1; seg_c=1; seg_d=1; seg_e=0; seg_f=0; seg_g=1;
000100 d0b1      	RCALL SUBOPT_0x2
000101 d0b6      	RCALL SUBOPT_0x4
000102 9892      	CBI  0x12,2
000103 9ac7      	SBI  0x18,7
                 ; 0000 0093             break;
000104 c036      	RJMP _0x3F
                 ; 0000 0094         case 4:
                 _0x5E:
000105 30e4      	CPI  R30,LOW(0x4)
000106 f419      	BRNE _0x6D
                 ; 0000 0095             seg_a=0; seg_b=1; seg_c=1; seg_d=0; seg_e=0; seg_f=1; seg_g=1;
000107 d0a4      	RCALL SUBOPT_0x1
000108 d0b3      	RCALL SUBOPT_0x5
                 ; 0000 0096             break;
000109 c031      	RJMP _0x3F
                 ; 0000 0097         case 5:
                 _0x6D:
00010a 30e5      	CPI  R30,LOW(0x5)
00010b f429      	BRNE _0x7C
                 ; 0000 0098             seg_a=1; seg_b=0; seg_c=1; seg_d=1; seg_e=0; seg_f=1; seg_g=1;
00010c 9a93      	SBI  0x12,3
00010d 98c0      	CBI  0x18,0
00010e d0a9      	RCALL SUBOPT_0x4
00010f d0ac      	RCALL SUBOPT_0x5
                 ; 0000 0099             break;
000110 c02a      	RJMP _0x3F
                 ; 0000 009A         case 6:
                 _0x7C:
000111 30e6      	CPI  R30,LOW(0x6)
000112 f431      	BRNE _0x8B
                 ; 0000 009B             seg_a=1; seg_b=0; seg_c=1; seg_d=1; seg_e=1; seg_f=1; seg_g=1;
000113 9a93      	SBI  0x12,3
000114 98c0      	CBI  0x18,0
000115 9a95      	SBI  0x12,5
000116 d09e      	RCALL SUBOPT_0x3
000117 d0a4      	RCALL SUBOPT_0x5
                 ; 0000 009C             break;
000118 c022      	RJMP _0x3F
                 ; 0000 009D         case 7:
                 _0x8B:
000119 30e7      	CPI  R30,LOW(0x7)
00011a f421      	BRNE _0x9A
                 ; 0000 009E             seg_a=1; seg_b=1; seg_c=1; seg_d=0; seg_e=0; seg_f=0; seg_g=0;
00011b d096      	RCALL SUBOPT_0x2
00011c 9a95      	SBI  0x12,5
00011d d0a1      	RCALL SUBOPT_0x6
                 ; 0000 009F             break;
00011e c01c      	RJMP _0x3F
                 ; 0000 00A0         case 8:
                 _0x9A:
00011f 30e8      	CPI  R30,LOW(0x8)
000120 f429      	BRNE _0xA9
                 ; 0000 00A1             seg_a=1; seg_b=1; seg_c=1; seg_d=1; seg_e=1; seg_f=1; seg_g=1;
000121 d090      	RCALL SUBOPT_0x2
000122 9a95      	SBI  0x12,5
000123 d091      	RCALL SUBOPT_0x3
000124 d097      	RCALL SUBOPT_0x5
                 ; 0000 00A2             break;
000125 c015      	RJMP _0x3F
                 ; 0000 00A3         case 9:
                 _0xA9:
000126 30e9      	CPI  R30,LOW(0x9)
000127 f421      	BRNE _0xB8
                 ; 0000 00A4             seg_a=1; seg_b=1; seg_c=1; seg_d=1; seg_e=0; seg_f=1; seg_g=1;
000128 d089      	RCALL SUBOPT_0x2
000129 d08e      	RCALL SUBOPT_0x4
00012a d091      	RCALL SUBOPT_0x5
                 ; 0000 00A5             break;
00012b c00f      	RJMP _0x3F
                 ; 0000 00A6         case 0:
                 _0xB8:
00012c 30e0      	CPI  R30,0
00012d f431      	BRNE _0xC7
                 ; 0000 00A7             seg_a=1; seg_b=1; seg_c=1; seg_d=1; seg_e=1; seg_f=1; seg_g=0;
00012e d083      	RCALL SUBOPT_0x2
00012f 9a95      	SBI  0x12,5
000130 d084      	RCALL SUBOPT_0x3
000131 9a92      	SBI  0x12,2
000132 98c7      	CBI  0x18,7
                 ; 0000 00A8             break;
000133 c007      	RJMP _0x3F
                 ; 0000 00A9         case 10:    //switch off
                 _0xC7:
000134 30ea      	CPI  R30,LOW(0xA)
000135 f429      	BRNE _0x3F
                 ; 0000 00AA             seg_a=0; seg_b=0; seg_c=0; seg_d=0; seg_e=0; seg_f=0; seg_g=0; seg_h=0;
000136 9893      	CBI  0x12,3
000137 98c0      	CBI  0x18,0
000138 9895      	CBI  0x12,5
000139 d085      	RCALL SUBOPT_0x6
00013a 9896      	CBI  0x12,6
                 ; 0000 00AB             break;
                 ; 0000 00AC     }
                 _0x3F:
                 ; 0000 00AD     #asm("sei")
00013b 9478      	sei
                 ; 0000 00AE }
00013c 9623      	ADIW R28,3
00013d 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;
                 ;void main(void){
                 ; 0000 00B2 void main(void){
                 _main:
                 ; .FSTART _main
                 ; 0000 00B3     // Declare your local variables here
                 ; 0000 00B4     char led_delay = 69;
                 ; 0000 00B5     unsigned int volt_for_displ;
                 ; 0000 00B6 
                 ; 0000 00B7     // Input/Output Ports initialization
                 ; 0000 00B8     // Port B initialization
                 ; 0000 00B9     // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 00BA     // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 00BB     PORTB=0x00;
                 ;	led_delay -> R17
                 ;	volt_for_displ -> R18,R19
00013e e415      	LDI  R17,69
00013f e0e0      	LDI  R30,LOW(0)
000140 bbe8      	OUT  0x18,R30
                 ; 0000 00BC     DDRB=0xFF;
000141 efef      	LDI  R30,LOW(255)
000142 bbe7      	OUT  0x17,R30
                 ; 0000 00BD 
                 ; 0000 00BE     // Port C initialization
                 ; 0000 00BF     // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=Out Func0=Out
                 ; 0000 00C0     // State6=T State5=T State4=P State3=P State2=P State1=0 State0=0
                 ; 0000 00C1     PORTC=0b00011110;
000143 e1ee      	LDI  R30,LOW(30)
000144 bbe5      	OUT  0x15,R30
                 ; 0000 00C2     DDRC=0x03;
000145 e0e3      	LDI  R30,LOW(3)
000146 bbe4      	OUT  0x14,R30
                 ; 0000 00C3 
                 ; 0000 00C4     // Port D initialization
                 ; 0000 00C5     // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 00C6     // State7=0 State6=0 State5=0 State4=1 State3=1 State2=0 State1=0 State0=1
                 ; 0000 00C7     PORTD=0b00011001;
000147 e1e9      	LDI  R30,LOW(25)
000148 bbe2      	OUT  0x12,R30
                 ; 0000 00C8     DDRD=0xFF;
000149 efef      	LDI  R30,LOW(255)
00014a bbe1      	OUT  0x11,R30
                 ; 0000 00C9 
                 ; 0000 00CA    // Timer/Counter 1 initialization
                 ; 0000 00CB     // Clock source: System Clock
                 ; 0000 00CC     // Clock value: 4000,000 kHz
                 ; 0000 00CD     // Mode: Ph. correct PWM top=ICR1
                 ; 0000 00CE     // OC1A output: Non-Inverted PWM
                 ; 0000 00CF     // OC1B output: Disconnected
                 ; 0000 00D0     // Noise Canceler: Off
                 ; 0000 00D1     // Input Capture on Falling Edge
                 ; 0000 00D2     // Timer Period: 0,5 ms
                 ; 0000 00D3     // Output Pulse(s):
                 ; 0000 00D4     // OC1A Period: 0,5 ms Width: 0,05 ms
                 ; 0000 00D5     // Timer1 Overflow Interrupt: Off
                 ; 0000 00D6     // Input Capture Interrupt: Off
                 ; 0000 00D7     // Compare A Match Interrupt: Off
                 ; 0000 00D8     // Compare B Match Interrupt: Off
                 ; 0000 00D9     TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (1<<WGM11) | (0<<WGM10);
00014b e8e2      	LDI  R30,LOW(130)
00014c bdef      	OUT  0x2F,R30
                 ; 0000 00DA     TCCR1B=(0<<ICNC1) | (0<<ICES1) | (1<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10);
00014d e1e1      	LDI  R30,LOW(17)
00014e bdee      	OUT  0x2E,R30
                 ; 0000 00DB     TCNT1H=0x00;
00014f e0e0      	LDI  R30,LOW(0)
000150 bded      	OUT  0x2D,R30
                 ; 0000 00DC     TCNT1L=0x00;
000151 bdec      	OUT  0x2C,R30
                 ; 0000 00DD     ICR1H=0x02;
000152 e0e2      	LDI  R30,LOW(2)
000153 bde7      	OUT  0x27,R30
                 ; 0000 00DE     ICR1L=0xFF;
000154 efef      	LDI  R30,LOW(255)
000155 bde6      	OUT  0x26,R30
                 ; 0000 00DF     OCR1AH=0x00;
000156 e0e0      	LDI  R30,LOW(0)
000157 bdeb      	OUT  0x2B,R30
                 ; 0000 00E0     OCR1AL=0x10;
000158 e1e0      	LDI  R30,LOW(16)
000159 bdea      	OUT  0x2A,R30
                 ; 0000 00E1     OCR1BH=0x00;
00015a e0e0      	LDI  R30,LOW(0)
00015b bde9      	OUT  0x29,R30
                 ; 0000 00E2     OCR1BL=0x00;
00015c bde8      	OUT  0x28,R30
                 ; 0000 00E3 
                 ; 0000 00E4    // ADC initialization
                 ; 0000 00E5     // ADC Clock frequency: 7,813 kHz
                 ; 0000 00E6     // ADC Voltage Reference: AVCC pin
                 ; 0000 00E7     ADMUX=(0<<REFS1) | (1<<REFS0) | (0<<ADLAR)| (0<<MUX3) | (1<<MUX2) | (0<<MUX1) | (1<<MUX0);
00015d e4e5      	LDI  R30,LOW(69)
00015e b9e7      	OUT  0x7,R30
                 ; 0000 00E8     ADCSRA=(1<<ADEN) | (1<<ADSC) | (1<<ADFR) | (1<<ADIF) | (1<<ADIE) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00015f efef      	LDI  R30,LOW(255)
000160 b9e6      	OUT  0x6,R30
                 ; 0000 00E9 
                 ; 0000 00EA     SFIOR=(0<<ACME);
000161 e0e0      	LDI  R30,LOW(0)
000162 bfe0      	OUT  0x30,R30
                 ; 0000 00EB 
                 ; 0000 00EC 
                 ; 0000 00ED     delay_ms(100);
000163 e6a4      	LDI  R26,LOW(100)
000164 d05f      	RCALL SUBOPT_0x7
                 ; 0000 00EE 
                 ; 0000 00EF     // Global enable interrupts
                 ; 0000 00F0     #asm("sei")
000165 9478      	sei
                 ; 0000 00F1 
                 ; 0000 00F2     for (;;){
                 _0xE8:
                 ; 0000 00F3         unsigned int volt_tmp;
                 ; 0000 00F4         char tis;
                 ; 0000 00F5         char sot;
                 ; 0000 00F6         char des;
                 ; 0000 00F7         char ed;
                 ; 0000 00F8 
                 ; 0000 00F9         if (++led_delay == 70){
000166 9726      	SBIW R28,6
                 ;	volt_tmp -> Y+4
                 ;	tis -> Y+3
                 ;	sot -> Y+2
                 ;	des -> Y+1
                 ;	ed -> Y+0
000167 5f1f      	SUBI R17,-LOW(1)
000168 3416      	CPI  R17,70
000169 f411      	BRNE _0xEA
                 ; 0000 00FA             volt_for_displ = voltage;
00016a 0192      	MOVW R18,R4
                 ; 0000 00FB             led_delay = 0;
00016b e010      	LDI  R17,LOW(0)
                 ; 0000 00FC         }
                 ; 0000 00FD 
                 ; 0000 00FE         volt_tmp = volt_for_displ;
                 _0xEA:
                +
00016c 832c     +STD Y + 4 , R18
00016d 833d     +STD Y + 4 + 1 , R19
                 	__PUTWSR 18,19,4
                 ; 0000 00FF         tis = volt_tmp/1000;
00016e d057      	RCALL SUBOPT_0x8
00016f eee8      	LDI  R30,LOW(1000)
000170 e0f3      	LDI  R31,HIGH(1000)
000171 d0aa      	RCALL __DIVW21U
000172 83eb      	STD  Y+3,R30
                 ; 0000 0100         volt_tmp = volt_tmp - (int)tis*1000;
000173 81ab      	LDD  R26,Y+3
000174 e0b0      	LDI  R27,0
000175 eee8      	LDI  R30,LOW(1000)
000176 e0f3      	LDI  R31,HIGH(1000)
000177 d09a      	RCALL __MULW12
000178 d050      	RCALL SUBOPT_0x9
                 ; 0000 0101         sot = volt_tmp/100;
000179 e6e4      	LDI  R30,LOW(100)
00017a e0f0      	LDI  R31,HIGH(100)
00017b d0a0      	RCALL __DIVW21U
00017c 83ea      	STD  Y+2,R30
                 ; 0000 0102         volt_tmp=volt_tmp-(int)sot*100;
00017d 81aa      	LDD  R26,Y+2
00017e e6e4      	LDI  R30,LOW(100)
00017f 9fea      	MUL  R30,R26
000180 01f0      	MOVW R30,R0
000181 d047      	RCALL SUBOPT_0x9
                 ; 0000 0103         des=volt_tmp/10;
000182 e0ea      	LDI  R30,LOW(10)
000183 e0f0      	LDI  R31,HIGH(10)
000184 d097      	RCALL __DIVW21U
000185 83e9      	STD  Y+1,R30
                 ; 0000 0104         volt_tmp=volt_tmp-(int)des*10;
000186 81a9      	LDD  R26,Y+1
000187 e0ea      	LDI  R30,LOW(10)
000188 9fea      	MUL  R30,R26
000189 01f0      	MOVW R30,R0
00018a d03b      	RCALL SUBOPT_0x8
00018b 1bae      	SUB  R26,R30
00018c 0bbf      	SBC  R27,R31
00018d 83ac      	STD  Y+4,R26
00018e 83bd      	STD  Y+4+1,R27
                 ; 0000 0105         ed=volt_tmp;
00018f 81ec      	LDD  R30,Y+4
000190 83e8      	ST   Y,R30
                 ; 0000 0106 
                 ; 0000 0107         set_leds(ed, 1, 0);
000191 93ea      	ST   -Y,R30
000192 e0e1      	LDI  R30,LOW(1)
000193 d03b      	RCALL SUBOPT_0xA
                 ; 0000 0108         delay_ms(1);
                 ; 0000 0109         set_leds(des, 2, 0);
000194 81e9      	LDD  R30,Y+1
000195 93ea      	ST   -Y,R30
000196 e0e2      	LDI  R30,LOW(2)
000197 d037      	RCALL SUBOPT_0xA
                 ; 0000 010A         delay_ms(1);
                 ; 0000 010B         set_leds(sot, 3, 1);
000198 81ea      	LDD  R30,Y+2
000199 93ea      	ST   -Y,R30
00019a e0e3      	LDI  R30,LOW(3)
00019b 93ea      	ST   -Y,R30
00019c e0a1      	LDI  R26,LOW(1)
00019d df37      	RCALL _set_leds
                 ; 0000 010C         delay_ms(1);
00019e e0a1      	LDI  R26,LOW(1)
00019f d024      	RCALL SUBOPT_0x7
                 ; 0000 010D         set_leds(10, 3, 0);
0001a0 e0ea      	LDI  R30,LOW(10)
0001a1 93ea      	ST   -Y,R30
0001a2 e0e3      	LDI  R30,LOW(3)
0001a3 d02b      	RCALL SUBOPT_0xA
                 ; 0000 010E         delay_ms(1);
                 ; 0000 010F     }
0001a4 9626      	ADIW R28,6
0001a5 cfc0      	RJMP _0xE8
                 ; 0000 0110 }
                 _0xEB:
0001a6 cfff      	RJMP _0xEB
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001a7 01af      	MOVW R20,R30
                +
0001a8 3645     +CPI R20 , LOW ( 101 )
0001a9 e0e0     +LDI R30 , HIGH ( 101 )
0001aa 075e     +CPC R21 , R30
                 	__CPWRN 20,21,101
0001ab 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
0001ac 9893      	CBI  0x12,3
0001ad 9ac0      	SBI  0x18,0
0001ae 9a95      	SBI  0x12,5
0001af 9897      	CBI  0x12,7
0001b0 98c6      	CBI  0x18,6
0001b1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
0001b2 9a93      	SBI  0x12,3
0001b3 9ac0      	SBI  0x18,0
0001b4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
0001b5 9a97      	SBI  0x12,7
0001b6 9ac6      	SBI  0x18,6
0001b7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
0001b8 9a95      	SBI  0x12,5
0001b9 9a97      	SBI  0x12,7
0001ba 98c6      	CBI  0x18,6
0001bb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
0001bc 9a92      	SBI  0x12,2
0001bd 9ac7      	SBI  0x18,7
0001be 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0001bf 9897      	CBI  0x12,7
0001c0 98c6      	CBI  0x18,6
0001c1 9892      	CBI  0x12,2
0001c2 98c7      	CBI  0x18,7
0001c3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x7:
0001c4 e0b0      	LDI  R27,0
0001c5 c00e      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x8:
0001c6 81ac      	LDD  R26,Y+4
0001c7 81bd      	LDD  R27,Y+4+1
0001c8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x9:
0001c9 dffc      	RCALL SUBOPT_0x8
0001ca 1bae      	SUB  R26,R30
0001cb 0bbf      	SBC  R27,R31
0001cc 83ac      	STD  Y+4,R26
0001cd 83bd      	STD  Y+4+1,R27
0001ce cff7      	RJMP SUBOPT_0x8
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0xA:
0001cf 93ea      	ST   -Y,R30
0001d0 e0a0      	LDI  R26,LOW(0)
0001d1 df03      	RCALL _set_leds
0001d2 e0a1      	LDI  R26,LOW(1)
0001d3 cff0      	RJMP SUBOPT_0x7
                 
                 
                 	.CSEG
                 _delay_ms:
0001d4 9610      	adiw r26,0
0001d5 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001d6 ee88     +LDI R24 , LOW ( 0x3E8 )
0001d7 e093     +LDI R25 , HIGH ( 0x3E8 )
                +__DELAY_USW_LOOP :
0001d8 9701     +SBIW R24 , 1
0001d9 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x3E8
0001da 95a8      	wdr
0001db 9711      	sbiw r26,1
0001dc f7c9      	brne __delay_ms0
                 __delay_ms1:
0001dd 9508      	ret
                 
                 __ANEGW1:
0001de 95f1      	NEG  R31
0001df 95e1      	NEG  R30
0001e0 40f0      	SBCI R31,0
0001e1 9508      	RET
                 
                 __ANEGD1:
0001e2 95f0      	COM  R31
0001e3 9560      	COM  R22
0001e4 9570      	COM  R23
0001e5 95e1      	NEG  R30
0001e6 4fff      	SBCI R31,-1
0001e7 4f6f      	SBCI R22,-1
0001e8 4f7f      	SBCI R23,-1
0001e9 9508      	RET
                 
                 __MULW12U:
0001ea 9ffa      	MUL  R31,R26
0001eb 2df0      	MOV  R31,R0
0001ec 9feb      	MUL  R30,R27
0001ed 0df0      	ADD  R31,R0
0001ee 9fea      	MUL  R30,R26
0001ef 2de0      	MOV  R30,R0
0001f0 0df1      	ADD  R31,R1
0001f1 9508      	RET
                 
                 __MULD12U:
0001f2 9f7a      	MUL  R23,R26
0001f3 2d70      	MOV  R23,R0
0001f4 9f6b      	MUL  R22,R27
0001f5 0d70      	ADD  R23,R0
0001f6 9ff8      	MUL  R31,R24
0001f7 0d70      	ADD  R23,R0
0001f8 9fe9      	MUL  R30,R25
0001f9 0d70      	ADD  R23,R0
0001fa 9f6a      	MUL  R22,R26
0001fb 2d60      	MOV  R22,R0
0001fc 0d71      	ADD  R23,R1
0001fd 9ffb      	MUL  R31,R27
0001fe 0d60      	ADD  R22,R0
0001ff 1d71      	ADC  R23,R1
000200 9fe8      	MUL  R30,R24
000201 0d60      	ADD  R22,R0
000202 1d71      	ADC  R23,R1
000203 2788      	CLR  R24
000204 9ffa      	MUL  R31,R26
000205 2df0      	MOV  R31,R0
000206 0d61      	ADD  R22,R1
000207 1f78      	ADC  R23,R24
000208 9feb      	MUL  R30,R27
000209 0df0      	ADD  R31,R0
00020a 1d61      	ADC  R22,R1
00020b 1f78      	ADC  R23,R24
00020c 9fea      	MUL  R30,R26
00020d 2de0      	MOV  R30,R0
00020e 0df1      	ADD  R31,R1
00020f 1f68      	ADC  R22,R24
000210 1f78      	ADC  R23,R24
000211 9508      	RET
                 
                 __MULW12:
000212 d046      	RCALL __CHKSIGNW
000213 dfd6      	RCALL __MULW12U
000214 f40e      	BRTC __MULW121
000215 dfc8      	RCALL __ANEGW1
                 __MULW121:
000216 9508      	RET
                 
                 __MULD12:
000217 d04f      	RCALL __CHKSIGND
000218 dfd9      	RCALL __MULD12U
000219 f40e      	BRTC __MULD121
00021a dfc7      	RCALL __ANEGD1
                 __MULD121:
00021b 9508      	RET
                 
                 __DIVW21U:
00021c 2400      	CLR  R0
00021d 2411      	CLR  R1
00021e e190      	LDI  R25,16
                 __DIVW21U1:
00021f 0faa      	LSL  R26
000220 1fbb      	ROL  R27
000221 1c00      	ROL  R0
000222 1c11      	ROL  R1
000223 1a0e      	SUB  R0,R30
000224 0a1f      	SBC  R1,R31
000225 f418      	BRCC __DIVW21U2
000226 0e0e      	ADD  R0,R30
000227 1e1f      	ADC  R1,R31
000228 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000229 60a1      	SBR  R26,1
                 __DIVW21U3:
00022a 959a      	DEC  R25
00022b f799      	BRNE __DIVW21U1
00022c 01fd      	MOVW R30,R26
00022d 01d0      	MOVW R26,R0
00022e 9508      	RET
                 
                 __DIVD21U:
00022f 933f      	PUSH R19
000230 934f      	PUSH R20
000231 935f      	PUSH R21
000232 2400      	CLR  R0
000233 2411      	CLR  R1
000234 2744      	CLR  R20
000235 2755      	CLR  R21
000236 e230      	LDI  R19,32
                 __DIVD21U1:
000237 0faa      	LSL  R26
000238 1fbb      	ROL  R27
000239 1f88      	ROL  R24
00023a 1f99      	ROL  R25
00023b 1c00      	ROL  R0
00023c 1c11      	ROL  R1
00023d 1f44      	ROL  R20
00023e 1f55      	ROL  R21
00023f 1a0e      	SUB  R0,R30
000240 0a1f      	SBC  R1,R31
000241 0b46      	SBC  R20,R22
000242 0b57      	SBC  R21,R23
000243 f428      	BRCC __DIVD21U2
000244 0e0e      	ADD  R0,R30
000245 1e1f      	ADC  R1,R31
000246 1f46      	ADC  R20,R22
000247 1f57      	ADC  R21,R23
000248 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
000249 60a1      	SBR  R26,1
                 __DIVD21U3:
00024a 953a      	DEC  R19
00024b f759      	BRNE __DIVD21U1
00024c 01fd      	MOVW R30,R26
00024d 01bc      	MOVW R22,R24
00024e 01d0      	MOVW R26,R0
00024f 01ca      	MOVW R24,R20
000250 915f      	POP  R21
000251 914f      	POP  R20
000252 913f      	POP  R19
000253 9508      	RET
                 
                 __DIVD21:
000254 d012      	RCALL __CHKSIGND
000255 dfd9      	RCALL __DIVD21U
000256 f40e      	BRTC __DIVD211
000257 df8a      	RCALL __ANEGD1
                 __DIVD211:
000258 9508      	RET
                 
                 __CHKSIGNW:
000259 94e8      	CLT
00025a fff7      	SBRS R31,7
00025b c002      	RJMP __CHKSW1
00025c df81      	RCALL __ANEGW1
00025d 9468      	SET
                 __CHKSW1:
00025e ffb7      	SBRS R27,7
00025f c006      	RJMP __CHKSW2
000260 95a0      	COM  R26
000261 95b0      	COM  R27
000262 9611      	ADIW R26,1
000263 f800      	BLD  R0,0
000264 9403      	INC  R0
000265 fa00      	BST  R0,0
                 __CHKSW2:
000266 9508      	RET
                 
                 __CHKSIGND:
000267 94e8      	CLT
000268 ff77      	SBRS R23,7
000269 c002      	RJMP __CHKSD1
00026a df77      	RCALL __ANEGD1
00026b 9468      	SET
                 __CHKSD1:
00026c ff97      	SBRS R25,7
00026d c00b      	RJMP __CHKSD2
00026e 2400      	CLR  R0
00026f 95a0      	COM  R26
000270 95b0      	COM  R27
000271 9580      	COM  R24
000272 9590      	COM  R25
000273 9611      	ADIW R26,1
000274 1d80      	ADC  R24,R0
000275 1d90      	ADC  R25,R0
000276 f800      	BLD  R0,0
000277 9403      	INC  R0
000278 fa00      	BST  R0,0
                 __CHKSD2:
000279 9508      	RET
                 
                 __SAVELOCR6:
00027a 935a      	ST   -Y,R21
                 __SAVELOCR5:
00027b 934a      	ST   -Y,R20
                 __SAVELOCR4:
00027c 933a      	ST   -Y,R19
                 __SAVELOCR3:
00027d 932a      	ST   -Y,R18
                 __SAVELOCR2:
00027e 931a      	ST   -Y,R17
00027f 930a      	ST   -Y,R16
000280 9508      	RET
                 
                 __LOADLOCR6:
000281 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000282 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000283 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000284 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000285 8119      	LDD  R17,Y+1
000286 8108      	LD   R16,Y
000287 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  43 r1 :  18 r2 :   0 r3 :   0 r4 :   8 r5 :   5 r6 :   2 r7 :   1 
r8 :   4 r9 :   3 r10:   2 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   7 r18:  20 r19:  22 r20:  15 r21:  13 r22:  20 r23:  20 
r24:  25 r25:  13 r26:  45 r27:  20 r28:   5 r29:   1 r30: 150 r31:  44 
x  :   3 y  :  62 z  :   7 
Registers used: 28 out of 35 (80.0%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  15 add   :  15 
adiw  :   6 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   3 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 
brlt  :   0 brmi  :   0 brne  :  23 brpl  :   0 brsh  :   5 brtc  :   3 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   2 cbi   :  29 
cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  13 
cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   9 cp    :   6 
cpc   :  12 cpi   :  22 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 
inc   :   2 ld    :  13 ldd   :  15 ldi   :  78 lds   :   0 lpm   :   7 
lsl   :   2 lsr   :   0 mov   :   6 movw  :  22 mul   :  15 muls  :   0 
mulsu :   0 neg   :   3 nop   :   0 or    :   0 ori   :   0 out   :  32 
pop   :   3 push  :   3 rcall :  55 ret   :  23 reti  :   1 rjmp  :  51 
rol   :  10 ror   :   0 sbc   :   8 sbci  :  12 sbi   :  25 sbic  :   0 
sbis  :   0 sbiw  :   6 sbr   :   2 sbrc  :   0 sbrs  :   4 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   2 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  28 std   :   9 
sts   :   0 sub   :   6 subi  :   9 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 52 out of 114 (45.6%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000510   1282     14   1296    8192  15.8%
[.dseg] 0x000060 0x000160      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
