#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun May 26 16:05:07 2024
# Process ID: 7314
# Current directory: /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1
# Command line: vivado -log design_1_output_pin_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_output_pin_0_0.tcl
# Log file: /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/design_1_output_pin_0_0.vds
# Journal file: /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 1996.807 MHz, CPU Physical cores: 8, Host memory: 8322 MB
#-----------------------------------------------------------
source design_1_output_pin_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.047 ; gain = 5.961 ; free physical = 2407 ; free virtual = 3737
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_output_pin_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7540
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2903.047 ; gain = 0.000 ; free physical = 155 ; free virtual = 790
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_output_pin_0_0' [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/synth/design_1_output_pin_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'output_pin' [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin.v:10]
INFO: [Synth 8-6157] synthesizing module 'output_pin_control_s_axi' [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin_control_s_axi.v:163]
INFO: [Synth 8-6155] done synthesizing module 'output_pin_control_s_axi' (0#1) [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin_control_s_axi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'output_pin' (0#1) [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_output_pin_0_0' (0#1) [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/synth/design_1_output_pin_0_0.v:53]
WARNING: [Synth 8-7129] Port WDATA[31] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[7] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module output_pin_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[1] in module output_pin_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 2903.047 ; gain = 0.000 ; free physical = 909 ; free virtual = 1376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2903.047 ; gain = 0.000 ; free physical = 1328 ; free virtual = 1857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2903.047 ; gain = 0.000 ; free physical = 1327 ; free virtual = 1857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2903.047 ; gain = 0.000 ; free physical = 1362 ; free virtual = 1899
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/constraints/output_pin_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/constraints/output_pin_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.078 ; gain = 0.000 ; free physical = 1109 ; free virtual = 1716
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2967.078 ; gain = 0.000 ; free physical = 1107 ; free virtual = 1714
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 849 ; free virtual = 1488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 848 ; free virtual = 1487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 847 ; free virtual = 1485
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'output_pin_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'output_pin_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'output_pin_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'output_pin_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 799 ; free virtual = 1449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[7] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[6] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[5] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[4] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[3] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[2] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[1] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module output_pin is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module output_pin.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module output_pin.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 642 ; free virtual = 1373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:14 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 1251 ; free virtual = 1368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:15 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 1198 ; free virtual = 1338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:01:16 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 1154 ; free virtual = 1311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 691 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 691 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 691 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 691 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 690 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 690 ; free virtual = 1059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     4|
|5     |LUT6 |     1|
|6     |FDRE |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 690 ; free virtual = 1059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:23 . Memory (MB): peak = 2967.078 ; gain = 0.000 ; free physical = 735 ; free virtual = 1112
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:29 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 734 ; free virtual = 1114
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.078 ; gain = 0.000 ; free physical = 816 ; free virtual = 1204
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2967.078 ; gain = 0.000 ; free physical = 1694 ; free virtual = 2162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5cf502c0
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2967.078 ; gain = 64.031 ; free physical = 1849 ; free virtual = 2323
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/design_1_output_pin_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_output_pin_0_0, cache-ID = 1f1f46d8f918cf1b
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_output_pin_0_0_synth_1/design_1_output_pin_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_output_pin_0_0_utilization_synth.rpt -pb design_1_output_pin_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 26 16:07:23 2024...
