# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

gen_specs_file: 'data/aib_ams/specs_ip/dcc_phase_interp.yaml'

props:
  cell_description: "AIB DCC Phase Interpolator."
  pin_opposite:
    - [['sp<0>'], ['sn<0>']]
    - [['sp<1>'], ['sn<1>']]
    - [['sp<2>'], ['sn<2>']]
    - [['sp<3>'], ['sn<3>']]
    - [['sp<4>'], ['sn<4>']]
    - [['sp<5>'], ['sn<5>']]
    - [['sp<6>'], ['sn<6>']]

pwr_pins:
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform

input_pins:
  - name: a_in
  - name: "sp<6:0>"
  - name: "sn<6:0>"

cond_defaults:
  a_in: 1
  "sp<6:0>": 0
  "sn<6:0>": 0x7F

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: intout
    func: "a_in"
    cap_info:
      max_cap: 20.0e-15
    timing_info:
      - related: a_in
        sense: positive_unate


min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2
