-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_Rayleigh is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    H_rvd_ce0 : OUT STD_LOGIC;
    H_rvd_we0 : OUT STD_LOGIC;
    H_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    H_rvd_ce1 : OUT STD_LOGIC;
    H_rvd_we1 : OUT STD_LOGIC;
    H_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    H_mul_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    H_mul_x_ce0 : OUT STD_LOGIC;
    H_mul_x_we0 : OUT STD_LOGIC;
    H_mul_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_965_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_965_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_965_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_965_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_965_p_ce : OUT STD_LOGIC;
    grp_fu_969_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_969_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_969_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_969_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_969_p_ce : OUT STD_LOGIC;
    grp_fu_973_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_973_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_973_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_973_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_973_p_ce : OUT STD_LOGIC;
    grp_fu_977_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_977_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_977_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_977_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_977_p_ce : OUT STD_LOGIC;
    grp_fu_981_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_981_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_981_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_981_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_981_p_ce : OUT STD_LOGIC;
    grp_fu_985_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_985_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_985_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_985_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_985_p_ce : OUT STD_LOGIC;
    grp_fu_989_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_989_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_989_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_989_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_989_p_ce : OUT STD_LOGIC;
    grp_fu_993_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_993_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_993_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_993_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_993_p_ce : OUT STD_LOGIC;
    grp_fu_997_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_997_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_997_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_997_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_997_p_ce : OUT STD_LOGIC;
    grp_fu_1001_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1001_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1001_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1001_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1001_p_ce : OUT STD_LOGIC;
    grp_fu_1005_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1005_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1005_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1005_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1005_p_ce : OUT STD_LOGIC;
    grp_fu_1009_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1009_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1009_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1009_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1009_p_ce : OUT STD_LOGIC;
    grp_fu_1013_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1013_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1013_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1013_p_ce : OUT STD_LOGIC;
    grp_fu_1017_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1017_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1017_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1017_p_ce : OUT STD_LOGIC;
    grp_fu_1021_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1021_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1021_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1021_p_ce : OUT STD_LOGIC;
    grp_fu_1025_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1025_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1025_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1025_p_ce : OUT STD_LOGIC;
    grp_fu_1029_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1029_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1029_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1029_p_ce : OUT STD_LOGIC;
    grp_fu_1033_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1033_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1033_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1033_p_ce : OUT STD_LOGIC;
    grp_fu_1037_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1037_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1037_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1037_p_ce : OUT STD_LOGIC;
    grp_fu_1041_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1041_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1041_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1041_p_ce : OUT STD_LOGIC;
    grp_fu_1045_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1045_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1045_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1045_p_ce : OUT STD_LOGIC;
    grp_fu_1049_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1049_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1049_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1049_p_ce : OUT STD_LOGIC;
    grp_fu_1053_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1053_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1053_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1053_p_ce : OUT STD_LOGIC;
    grp_fu_1057_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1057_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1057_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1057_p_ce : OUT STD_LOGIC;
    grp_fu_1061_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1061_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1061_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1061_p_ce : OUT STD_LOGIC;
    grp_fu_1065_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1065_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1065_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1065_p_ce : OUT STD_LOGIC;
    grp_fu_1069_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1069_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1069_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1069_p_ce : OUT STD_LOGIC;
    grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1073_p_ce : OUT STD_LOGIC;
    grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1077_p_ce : OUT STD_LOGIC;
    grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_ce : OUT STD_LOGIC );
end;


architecture behav of TOP_Rayleigh is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hr_ce0 : STD_LOGIC;
    signal Hr_we0 : STD_LOGIC;
    signal Hr_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal Hi_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hi_ce0 : STD_LOGIC;
    signal Hi_we0 : STD_LOGIC;
    signal Hi_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_seedInitialization_fu_40_ap_start : STD_LOGIC;
    signal grp_seedInitialization_fu_40_ap_done : STD_LOGIC;
    signal grp_seedInitialization_fu_40_ap_idle : STD_LOGIC;
    signal grp_seedInitialization_fu_40_ap_ready : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_odd_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_odd_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_odd_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_odd_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_odd_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_odd_0_ce1 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_odd_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_odd_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_odd_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_odd_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_even_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_even_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_even_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_even_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_even_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_40_this_mt_even_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_even_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_40_this_mt_even_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_40_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_ce : STD_LOGIC;
    signal grp_seedInitialization_fu_40_ap_start_reg : STD_LOGIC := '0';
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_118_ce : STD_LOGIC;
    signal grp_fu_122_ce : STD_LOGIC;
    signal grp_fu_126_ce : STD_LOGIC;
    signal grp_fu_130_ce : STD_LOGIC;
    signal grp_fu_134_ce : STD_LOGIC;
    signal grp_fu_138_ce : STD_LOGIC;
    signal grp_fu_142_ce : STD_LOGIC;
    signal grp_fu_146_ce : STD_LOGIC;
    signal grp_fu_150_ce : STD_LOGIC;
    signal grp_fu_154_ce : STD_LOGIC;
    signal grp_fu_158_ce : STD_LOGIC;
    signal grp_fu_162_ce : STD_LOGIC;
    signal grp_fu_166_ce : STD_LOGIC;
    signal grp_fu_170_ce : STD_LOGIC;
    signal grp_fu_174_ce : STD_LOGIC;
    signal grp_fu_178_ce : STD_LOGIC;
    signal grp_fu_182_ce : STD_LOGIC;
    signal grp_fu_186_ce : STD_LOGIC;
    signal grp_fu_190_ce : STD_LOGIC;
    signal grp_fu_194_ce : STD_LOGIC;
    signal grp_fu_198_ce : STD_LOGIC;
    signal grp_fu_202_ce : STD_LOGIC;
    signal grp_fu_206_ce : STD_LOGIC;
    signal grp_fu_210_ce : STD_LOGIC;
    signal grp_fu_214_ce : STD_LOGIC;
    signal grp_fu_218_ce : STD_LOGIC;
    signal grp_fu_222_ce : STD_LOGIC;
    signal grp_fu_226_ce : STD_LOGIC;
    signal grp_fu_230_ce : STD_LOGIC;
    signal grp_fu_234_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_seedInitialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_mt_odd_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce0 : OUT STD_LOGIC;
        this_mt_odd_0_we0 : OUT STD_LOGIC;
        this_mt_odd_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce1 : OUT STD_LOGIC;
        this_mt_odd_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_1_ce0 : OUT STD_LOGIC;
        this_mt_odd_1_we0 : OUT STD_LOGIC;
        this_mt_odd_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_0_ce0 : OUT STD_LOGIC;
        this_mt_even_0_we0 : OUT STD_LOGIC;
        this_mt_even_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_1_ce0 : OUT STD_LOGIC;
        this_mt_even_1_we0 : OUT STD_LOGIC;
        this_mt_even_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        seed : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_x_k_p_0_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_1_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_m_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_2_V : IN STD_LOGIC_VECTOR (31 downto 0);
        Hr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hr_ce0 : OUT STD_LOGIC;
        Hr_we0 : OUT STD_LOGIC;
        Hr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        Hi_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hi_ce0 : OUT STD_LOGIC;
        Hi_we0 : OUT STD_LOGIC;
        Hi_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_118_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_118_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_118_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_118_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_118_p_ce : OUT STD_LOGIC;
        grp_fu_122_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_122_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_122_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_122_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_122_p_ce : OUT STD_LOGIC;
        grp_fu_126_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_126_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_126_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_126_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_126_p_ce : OUT STD_LOGIC;
        grp_fu_130_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_130_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_130_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_130_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_130_p_ce : OUT STD_LOGIC;
        grp_fu_134_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_134_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_134_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_134_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_134_p_ce : OUT STD_LOGIC;
        grp_fu_138_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_138_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_138_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_138_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_138_p_ce : OUT STD_LOGIC;
        grp_fu_142_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_142_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_142_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_142_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_142_p_ce : OUT STD_LOGIC;
        grp_fu_146_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_146_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_146_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_146_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_146_p_ce : OUT STD_LOGIC;
        grp_fu_150_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_150_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_150_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_150_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_150_p_ce : OUT STD_LOGIC;
        grp_fu_154_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_154_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_154_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_154_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_154_p_ce : OUT STD_LOGIC;
        grp_fu_158_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_158_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_ce : OUT STD_LOGIC;
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC;
        grp_fu_178_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_178_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_178_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_178_p_ce : OUT STD_LOGIC;
        grp_fu_182_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_182_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_182_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_182_p_ce : OUT STD_LOGIC;
        grp_fu_186_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_186_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_186_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_186_p_ce : OUT STD_LOGIC;
        grp_fu_190_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_190_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_190_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_190_p_ce : OUT STD_LOGIC;
        grp_fu_194_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_194_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_194_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_194_p_ce : OUT STD_LOGIC;
        grp_fu_198_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_198_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_198_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_198_p_ce : OUT STD_LOGIC;
        grp_fu_202_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_202_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_202_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_202_p_ce : OUT STD_LOGIC;
        grp_fu_206_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_206_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_206_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_206_p_ce : OUT STD_LOGIC;
        grp_fu_210_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_210_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_210_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_210_p_ce : OUT STD_LOGIC;
        grp_fu_214_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_214_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_214_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_214_p_ce : OUT STD_LOGIC;
        grp_fu_218_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_218_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_218_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_218_p_ce : OUT STD_LOGIC;
        grp_fu_222_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_222_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_222_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_222_p_ce : OUT STD_LOGIC;
        grp_fu_226_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_226_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_226_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_226_p_ce : OUT STD_LOGIC;
        grp_fu_230_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_230_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_230_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_230_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Hr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hr_ce0 : OUT STD_LOGIC;
        Hr_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        Hi_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hi_ce0 : OUT STD_LOGIC;
        Hi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_we0 : OUT STD_LOGIC;
        H_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce1 : OUT STD_LOGIC;
        H_rvd_we1 : OUT STD_LOGIC;
        H_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_67_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce1 : OUT STD_LOGIC;
        H_rvd_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_mul_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        H_mul_x_ce0 : OUT STD_LOGIC;
        H_mul_x_we0 : OUT STD_LOGIC;
        H_mul_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_234_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_234_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_234_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_234_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_234_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dmul_64ns_64ns_64_2_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_ddiv_64ns_64ns_64_8_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dsqrt_64ns_64ns_64_7_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dlog_64ns_64ns_64_6_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_Hr_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    rngMT19937ICN_uniformRNG_mt_odd_0_V_U : component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        address1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);

    rngMT19937ICN_1_U : component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_40_this_mt_odd_1_address0,
        ce0 => grp_seedInitialization_fu_40_this_mt_odd_1_ce0,
        we0 => grp_seedInitialization_fu_40_this_mt_odd_1_we0,
        d0 => grp_seedInitialization_fu_40_this_mt_odd_1_d0);

    rngMT19937ICN_uniformRNG_mt_even_0_V_U : component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1);

    rngMT19937ICN_3_U : component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_40_this_mt_even_1_address0,
        ce0 => grp_seedInitialization_fu_40_this_mt_even_1_ce0,
        we0 => grp_seedInitialization_fu_40_this_mt_even_1_we0,
        d0 => grp_seedInitialization_fu_40_this_mt_even_1_d0);

    Hr_U : component TOP_Rayleigh_Hr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hr_address0,
        ce0 => Hr_ce0,
        we0 => Hr_we0,
        d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_d0,
        q0 => Hr_q0);

    Hi_U : component TOP_Rayleigh_Hr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hi_address0,
        ce0 => Hi_ce0,
        we0 => Hi_we0,
        d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_d0,
        q0 => Hi_q0);

    grp_seedInitialization_fu_40 : component TOP_seedInitialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seedInitialization_fu_40_ap_start,
        ap_done => grp_seedInitialization_fu_40_ap_done,
        ap_idle => grp_seedInitialization_fu_40_ap_idle,
        ap_ready => grp_seedInitialization_fu_40_ap_ready,
        this_mt_odd_0_address0 => grp_seedInitialization_fu_40_this_mt_odd_0_address0,
        this_mt_odd_0_ce0 => grp_seedInitialization_fu_40_this_mt_odd_0_ce0,
        this_mt_odd_0_we0 => grp_seedInitialization_fu_40_this_mt_odd_0_we0,
        this_mt_odd_0_d0 => grp_seedInitialization_fu_40_this_mt_odd_0_d0,
        this_mt_odd_0_q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        this_mt_odd_0_address1 => grp_seedInitialization_fu_40_this_mt_odd_0_address1,
        this_mt_odd_0_ce1 => grp_seedInitialization_fu_40_this_mt_odd_0_ce1,
        this_mt_odd_0_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        this_mt_odd_1_address0 => grp_seedInitialization_fu_40_this_mt_odd_1_address0,
        this_mt_odd_1_ce0 => grp_seedInitialization_fu_40_this_mt_odd_1_ce0,
        this_mt_odd_1_we0 => grp_seedInitialization_fu_40_this_mt_odd_1_we0,
        this_mt_odd_1_d0 => grp_seedInitialization_fu_40_this_mt_odd_1_d0,
        this_mt_even_0_address0 => grp_seedInitialization_fu_40_this_mt_even_0_address0,
        this_mt_even_0_ce0 => grp_seedInitialization_fu_40_this_mt_even_0_ce0,
        this_mt_even_0_we0 => grp_seedInitialization_fu_40_this_mt_even_0_we0,
        this_mt_even_0_d0 => grp_seedInitialization_fu_40_this_mt_even_0_d0,
        this_mt_even_0_q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        this_mt_even_1_address0 => grp_seedInitialization_fu_40_this_mt_even_1_address0,
        this_mt_even_1_ce0 => grp_seedInitialization_fu_40_this_mt_even_1_ce0,
        this_mt_even_1_we0 => grp_seedInitialization_fu_40_this_mt_even_1_we0,
        this_mt_even_1_d0 => grp_seedInitialization_fu_40_this_mt_even_1_d0,
        seed => ap_const_lv6_25,
        ap_return_0 => grp_seedInitialization_fu_40_ap_return_0,
        ap_return_1 => grp_seedInitialization_fu_40_ap_return_1,
        ap_return_2 => grp_seedInitialization_fu_40_ap_return_2,
        ap_return_3 => grp_seedInitialization_fu_40_ap_return_3);

    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_ready,
        rngMT19937ICN_uniformRNG_x_k_p_0_V => rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98,
        rngMT19937ICN_uniformRNG_x_k_p_1_V => rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103,
        rngMT19937ICN_uniformRNG_x_k_p_m_V => rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113,
        rngMT19937ICN_uniformRNG_x_k_p_2_V => rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108,
        Hr_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_address0,
        Hr_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_ce0,
        Hr_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_we0,
        Hr_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_d0,
        Hi_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_address0,
        Hi_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_ce0,
        Hi_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_we0,
        Hi_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        grp_fu_118_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_din0,
        grp_fu_118_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_din1,
        grp_fu_118_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_opcode,
        grp_fu_118_p_dout0 => grp_fu_965_p_dout0,
        grp_fu_118_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_ce,
        grp_fu_122_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_din0,
        grp_fu_122_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_din1,
        grp_fu_122_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_opcode,
        grp_fu_122_p_dout0 => grp_fu_969_p_dout0,
        grp_fu_122_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_ce,
        grp_fu_126_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_din0,
        grp_fu_126_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_din1,
        grp_fu_126_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_opcode,
        grp_fu_126_p_dout0 => grp_fu_973_p_dout0,
        grp_fu_126_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_ce,
        grp_fu_130_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_din0,
        grp_fu_130_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_din1,
        grp_fu_130_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_opcode,
        grp_fu_130_p_dout0 => grp_fu_977_p_dout0,
        grp_fu_130_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_ce,
        grp_fu_134_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_din0,
        grp_fu_134_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_din1,
        grp_fu_134_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_opcode,
        grp_fu_134_p_dout0 => grp_fu_981_p_dout0,
        grp_fu_134_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_ce,
        grp_fu_138_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_din0,
        grp_fu_138_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_din1,
        grp_fu_138_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_opcode,
        grp_fu_138_p_dout0 => grp_fu_985_p_dout0,
        grp_fu_138_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_ce,
        grp_fu_142_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_din0,
        grp_fu_142_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_din1,
        grp_fu_142_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_opcode,
        grp_fu_142_p_dout0 => grp_fu_989_p_dout0,
        grp_fu_142_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_ce,
        grp_fu_146_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_din0,
        grp_fu_146_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_din1,
        grp_fu_146_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_opcode,
        grp_fu_146_p_dout0 => grp_fu_993_p_dout0,
        grp_fu_146_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_ce,
        grp_fu_150_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_din0,
        grp_fu_150_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_din1,
        grp_fu_150_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_opcode,
        grp_fu_150_p_dout0 => grp_fu_997_p_dout0,
        grp_fu_150_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_ce,
        grp_fu_154_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_din0,
        grp_fu_154_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_din1,
        grp_fu_154_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_opcode,
        grp_fu_154_p_dout0 => grp_fu_1001_p_dout0,
        grp_fu_154_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_ce,
        grp_fu_158_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_din0,
        grp_fu_158_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_din1,
        grp_fu_158_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_opcode,
        grp_fu_158_p_dout0 => grp_fu_1005_p_dout0,
        grp_fu_158_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_ce,
        grp_fu_162_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_1009_p_dout0,
        grp_fu_162_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_din1,
        grp_fu_166_p_dout0 => grp_fu_1013_p_dout0,
        grp_fu_166_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_ce,
        grp_fu_170_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_din1,
        grp_fu_170_p_dout0 => grp_fu_1017_p_dout0,
        grp_fu_170_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_din1,
        grp_fu_174_p_dout0 => grp_fu_1021_p_dout0,
        grp_fu_174_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_ce,
        grp_fu_178_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_din0,
        grp_fu_178_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_din1,
        grp_fu_178_p_dout0 => grp_fu_1025_p_dout0,
        grp_fu_178_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_ce,
        grp_fu_182_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_din0,
        grp_fu_182_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_din1,
        grp_fu_182_p_dout0 => grp_fu_1029_p_dout0,
        grp_fu_182_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_ce,
        grp_fu_186_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_din0,
        grp_fu_186_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_din1,
        grp_fu_186_p_dout0 => grp_fu_1033_p_dout0,
        grp_fu_186_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_ce,
        grp_fu_190_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_din0,
        grp_fu_190_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_din1,
        grp_fu_190_p_dout0 => grp_fu_1037_p_dout0,
        grp_fu_190_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_ce,
        grp_fu_194_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_din0,
        grp_fu_194_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_din1,
        grp_fu_194_p_dout0 => grp_fu_1041_p_dout0,
        grp_fu_194_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_ce,
        grp_fu_198_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_din0,
        grp_fu_198_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_din1,
        grp_fu_198_p_dout0 => grp_fu_1045_p_dout0,
        grp_fu_198_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_ce,
        grp_fu_202_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_din0,
        grp_fu_202_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_din1,
        grp_fu_202_p_dout0 => grp_fu_1049_p_dout0,
        grp_fu_202_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_ce,
        grp_fu_206_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_din0,
        grp_fu_206_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_din1,
        grp_fu_206_p_dout0 => grp_fu_1053_p_dout0,
        grp_fu_206_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_ce,
        grp_fu_210_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_din0,
        grp_fu_210_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_din1,
        grp_fu_210_p_dout0 => grp_fu_1057_p_dout0,
        grp_fu_210_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_ce,
        grp_fu_214_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_din0,
        grp_fu_214_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_din1,
        grp_fu_214_p_dout0 => grp_fu_1061_p_dout0,
        grp_fu_214_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_ce,
        grp_fu_218_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_din0,
        grp_fu_218_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_din1,
        grp_fu_218_p_dout0 => grp_fu_1065_p_dout0,
        grp_fu_218_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_ce,
        grp_fu_222_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_din0,
        grp_fu_222_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_din1,
        grp_fu_222_p_dout0 => grp_fu_1069_p_dout0,
        grp_fu_222_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_ce,
        grp_fu_226_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_din0,
        grp_fu_226_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_din1,
        grp_fu_226_p_dout0 => grp_fu_1073_p_dout0,
        grp_fu_226_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_ce,
        grp_fu_230_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_din0,
        grp_fu_230_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_din1,
        grp_fu_230_p_dout0 => grp_fu_1077_p_dout0,
        grp_fu_230_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_ce);

    grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_ready,
        Hr_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_address0,
        Hr_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_ce0,
        Hr_q0 => Hr_q0,
        Hi_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_address0,
        Hi_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_ce0,
        Hi_q0 => Hi_q0,
        H_rvd_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address0,
        H_rvd_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce0,
        H_rvd_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we0,
        H_rvd_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_d0,
        H_rvd_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address1,
        H_rvd_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce1,
        H_rvd_we1 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we1,
        H_rvd_d1 => grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_d1);

    grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_67_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_ready,
        H_rvd_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address0,
        H_rvd_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce0,
        H_rvd_q0 => H_rvd_q0,
        H_rvd_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address1,
        H_rvd_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce1,
        H_rvd_q1 => H_rvd_q1,
        H_mul_x_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_address0,
        H_mul_x_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_ce0,
        H_mul_x_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_we0,
        H_mul_x_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_d0,
        grp_fu_234_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_din0,
        grp_fu_234_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_din1,
        grp_fu_234_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_opcode,
        grp_fu_234_p_dout0 => grp_fu_1081_p_dout0,
        grp_fu_234_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = ap_NS_fsm_state3))) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seedInitialization_fu_40_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seedInitialization_fu_40_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seedInitialization_fu_40_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seedInitialization_fu_40_ap_ready = ap_const_logic_1)) then 
                    grp_seedInitialization_fu_40_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_98 <= grp_seedInitialization_fu_40_ap_return_0;
                rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_103 <= grp_seedInitialization_fu_40_ap_return_1;
                rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_108 <= grp_seedInitialization_fu_40_ap_return_2;
                rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_113 <= grp_seedInitialization_fu_40_ap_return_3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_seedInitialization_fu_40_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_seedInitialization_fu_40_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    H_mul_x_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_address0;
    H_mul_x_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_ce0;
    H_mul_x_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_d0;
    H_mul_x_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_mul_x_we0;

    H_rvd_address0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address0;
        else 
            H_rvd_address0 <= "XXXXXX";
        end if; 
    end process;


    H_rvd_address1_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address1, grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_address1;
        else 
            H_rvd_address1 <= "XXXXXX";
        end if; 
    end process;


    H_rvd_ce0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce0;
        else 
            H_rvd_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_ce1_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce1, grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_H_rvd_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_ce1;
        else 
            H_rvd_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    H_rvd_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_d0;
    H_rvd_d1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_d1;

    H_rvd_we0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we0;
        else 
            H_rvd_we0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_we1_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_we1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_H_rvd_we1;
        else 
            H_rvd_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Hi_address0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hi_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hi_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_address0;
        else 
            Hi_address0 <= "XXXX";
        end if; 
    end process;


    Hi_ce0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hi_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hi_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hi_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_ce0;
        else 
            Hi_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hi_we0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hi_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hi_we0;
        else 
            Hi_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hr_address0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hr_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hr_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_address0;
        else 
            Hr_address0 <= "XXXX";
        end if; 
    end process;


    Hr_ce0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hr_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_Hr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hr_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_ce0;
        else 
            Hr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hr_we0_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hr_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_Hr_we0;
        else 
            Hr_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_seedInitialization_fu_40_ap_done)
    begin
        if ((grp_seedInitialization_fu_40_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_done)
    begin
        if ((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_done)
    begin
        if ((grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done)
    begin
        if ((grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done, ap_CS_fsm_state8)
    begin
        if ((((grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_ap_start_reg;
    grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_ap_start_reg;
    grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_ap_start_reg;
    grp_fu_1001_p_ce <= grp_fu_154_ce;
    grp_fu_1001_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_din0;
    grp_fu_1001_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_din1;
    grp_fu_1001_p_opcode <= ap_const_lv2_0;
    grp_fu_1005_p_ce <= grp_fu_158_ce;
    grp_fu_1005_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_din0;
    grp_fu_1005_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_din1;
    grp_fu_1005_p_opcode <= ap_const_lv2_0;
    grp_fu_1009_p_ce <= grp_fu_162_ce;
    grp_fu_1009_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_din0;
    grp_fu_1009_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_din1;
    grp_fu_1009_p_opcode <= ap_const_lv2_0;
    grp_fu_1013_p_ce <= grp_fu_166_ce;
    grp_fu_1013_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_din0;
    grp_fu_1013_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_din1;
    grp_fu_1017_p_ce <= grp_fu_170_ce;
    grp_fu_1017_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_din0;
    grp_fu_1017_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_din1;
    grp_fu_1021_p_ce <= grp_fu_174_ce;
    grp_fu_1021_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_din0;
    grp_fu_1021_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_din1;
    grp_fu_1025_p_ce <= grp_fu_178_ce;
    grp_fu_1025_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_din0;
    grp_fu_1025_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_din1;
    grp_fu_1029_p_ce <= grp_fu_182_ce;
    grp_fu_1029_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_din0;
    grp_fu_1029_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_din1;
    grp_fu_1033_p_ce <= grp_fu_186_ce;
    grp_fu_1033_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_din0;
    grp_fu_1033_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_din1;
    grp_fu_1037_p_ce <= grp_fu_190_ce;
    grp_fu_1037_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_din0;
    grp_fu_1037_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_din1;
    grp_fu_1041_p_ce <= grp_fu_194_ce;
    grp_fu_1041_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_din0;
    grp_fu_1041_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_din1;
    grp_fu_1045_p_ce <= grp_fu_198_ce;
    grp_fu_1045_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_din0;
    grp_fu_1045_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_din1;
    grp_fu_1049_p_ce <= grp_fu_202_ce;
    grp_fu_1049_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_din0;
    grp_fu_1049_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_din1;
    grp_fu_1053_p_ce <= grp_fu_206_ce;
    grp_fu_1053_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_din0;
    grp_fu_1053_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_din1;
    grp_fu_1057_p_ce <= grp_fu_210_ce;
    grp_fu_1057_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_din0;
    grp_fu_1057_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_din1;
    grp_fu_1061_p_ce <= grp_fu_214_ce;
    grp_fu_1061_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_din0;
    grp_fu_1061_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_din1;
    grp_fu_1065_p_ce <= grp_fu_218_ce;
    grp_fu_1065_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_din0;
    grp_fu_1065_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_din1;
    grp_fu_1069_p_ce <= grp_fu_222_ce;
    grp_fu_1069_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_din0;
    grp_fu_1069_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_din1;
    grp_fu_1073_p_ce <= grp_fu_226_ce;
    grp_fu_1073_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_din0;
    grp_fu_1073_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_din1;
    grp_fu_1077_p_ce <= grp_fu_230_ce;
    grp_fu_1077_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_din0;
    grp_fu_1077_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_din1;
    grp_fu_1081_p_ce <= grp_fu_234_ce;
    grp_fu_1081_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_din0;
    grp_fu_1081_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_din1;
    grp_fu_1081_p_opcode <= ap_const_lv2_0;

    grp_fu_118_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_118_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_ce;
        else 
            grp_fu_118_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_122_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_122_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_ce;
        else 
            grp_fu_122_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_126_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_126_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_ce;
        else 
            grp_fu_126_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_130_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_130_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_ce;
        else 
            grp_fu_130_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_134_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_134_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_ce;
        else 
            grp_fu_134_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_138_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_138_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_ce;
        else 
            grp_fu_138_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_142_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_142_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_ce;
        else 
            grp_fu_142_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_146_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_146_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_ce;
        else 
            grp_fu_146_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_150_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_150_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_ce;
        else 
            grp_fu_150_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_154_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_154_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_154_p_ce;
        else 
            grp_fu_154_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_158_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_158_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_158_p_ce;
        else 
            grp_fu_158_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_162_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_162_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_162_p_ce;
        else 
            grp_fu_162_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_166_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_166_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_166_p_ce;
        else 
            grp_fu_166_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_170_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_170_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_170_p_ce;
        else 
            grp_fu_170_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_174_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_174_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_174_p_ce;
        else 
            grp_fu_174_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_178_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_178_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_178_p_ce;
        else 
            grp_fu_178_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_182_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_182_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_182_p_ce;
        else 
            grp_fu_182_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_186_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_186_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_186_p_ce;
        else 
            grp_fu_186_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_190_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_190_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_190_p_ce;
        else 
            grp_fu_190_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_194_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_194_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_194_p_ce;
        else 
            grp_fu_194_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_198_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_198_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_198_p_ce;
        else 
            grp_fu_198_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_202_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_202_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_202_p_ce;
        else 
            grp_fu_202_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_206_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_206_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_206_p_ce;
        else 
            grp_fu_206_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_210_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_210_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_210_p_ce;
        else 
            grp_fu_210_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_214_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_214_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_214_p_ce;
        else 
            grp_fu_214_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_218_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_218_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_218_p_ce;
        else 
            grp_fu_218_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_222_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_222_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_222_p_ce;
        else 
            grp_fu_222_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_226_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_226_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_226_p_ce;
        else 
            grp_fu_226_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_230_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_230_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_230_p_ce;
        else 
            grp_fu_230_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_234_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_ce, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_234_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_grp_fu_234_p_ce;
        else 
            grp_fu_234_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_965_p_ce <= grp_fu_118_ce;
    grp_fu_965_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_din0;
    grp_fu_965_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_din1;
    grp_fu_965_p_opcode <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_118_p_opcode;
    grp_fu_969_p_ce <= grp_fu_122_ce;
    grp_fu_969_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_din0;
    grp_fu_969_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_din1;
    grp_fu_969_p_opcode <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_122_p_opcode;
    grp_fu_973_p_ce <= grp_fu_126_ce;
    grp_fu_973_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_din0;
    grp_fu_973_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_126_p_din1;
    grp_fu_973_p_opcode <= ap_const_lv2_0;
    grp_fu_977_p_ce <= grp_fu_130_ce;
    grp_fu_977_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_din0;
    grp_fu_977_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_130_p_din1;
    grp_fu_977_p_opcode <= ap_const_lv2_0;
    grp_fu_981_p_ce <= grp_fu_134_ce;
    grp_fu_981_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_din0;
    grp_fu_981_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_134_p_din1;
    grp_fu_981_p_opcode <= ap_const_lv2_0;
    grp_fu_985_p_ce <= grp_fu_138_ce;
    grp_fu_985_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_din0;
    grp_fu_985_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_138_p_din1;
    grp_fu_985_p_opcode <= ap_const_lv2_0;
    grp_fu_989_p_ce <= grp_fu_142_ce;
    grp_fu_989_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_din0;
    grp_fu_989_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_142_p_din1;
    grp_fu_989_p_opcode <= ap_const_lv2_0;
    grp_fu_993_p_ce <= grp_fu_146_ce;
    grp_fu_993_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_din0;
    grp_fu_993_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_146_p_din1;
    grp_fu_993_p_opcode <= ap_const_lv2_0;
    grp_fu_997_p_ce <= grp_fu_150_ce;
    grp_fu_997_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_din0;
    grp_fu_997_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_grp_fu_150_p_din1;
    grp_fu_997_p_opcode <= ap_const_lv2_0;
    grp_seedInitialization_fu_40_ap_start <= grp_seedInitialization_fu_40_ap_start_reg;

    rngMT19937ICN_uniformRNG_mt_even_0_V_address0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_even_0_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_seedInitialization_fu_40_this_mt_even_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_even_0_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_seedInitialization_fu_40_this_mt_even_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_d0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_even_0_d0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_seedInitialization_fu_40_this_mt_even_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_even_0_we0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_seedInitialization_fu_40_this_mt_even_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_odd_0_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_seedInitialization_fu_40_this_mt_odd_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address1_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_odd_0_address1, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_seedInitialization_fu_40_this_mt_odd_0_address1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_odd_0_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_seedInitialization_fu_40_this_mt_odd_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_odd_0_ce1, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_seedInitialization_fu_40_this_mt_odd_0_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_d0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_odd_0_d0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_seedInitialization_fu_40_this_mt_odd_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_seedInitialization_fu_40_this_mt_odd_0_we0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_seedInitialization_fu_40_this_mt_odd_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
