// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module knuth_yao_single_num (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rnd_read,
        lfsr32_i,
        lfsr32_o,
        lfsr32_o_ap_vld,
        lfsr31_i,
        lfsr31_o,
        lfsr31_o_ap_vld,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rnd_read;
input  [31:0] lfsr32_i;
output  [31:0] lfsr32_o;
output   lfsr32_o_ap_vld;
input  [31:0] lfsr31_i;
output  [31:0] lfsr31_o;
output   lfsr31_o_ap_vld;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] lfsr32_o;
reg lfsr32_o_ap_vld;
reg[31:0] lfsr31_o;
reg lfsr31_o_ap_vld;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] lut1_address0;
reg    lut1_ce0;
wire   [4:0] lut1_q0;
wire   [7:0] lut2_address0;
reg    lut2_ce0;
wire   [5:0] lut2_q0;
wire   [12:0] pmat_address0;
reg    pmat_ce0;
wire   [0:0] pmat_q0;
wire   [31:0] grp_get_rand_fu_283_ap_return;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_6_fu_340_p3;
wire   [0:0] tmp_2_fu_348_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_1_fu_680_p2;
reg   [23:0] x_assign_reg_1136;
wire   [31:0] tmp_8_fu_333_p1;
reg   [31:0] tmp_8_reg_1147;
reg   [4:0] lut1_load_reg_1153;
wire   [3:0] sample_fu_336_p1;
reg   [3:0] sample_reg_1158;
reg   [0:0] tmp_6_reg_1163;
wire   [0:0] icmp1_fu_362_p2;
reg   [0:0] icmp1_reg_1170;
wire   [31:0] p_x_i4_fu_385_p3;
reg   [31:0] p_x_i4_reg_1176;
wire   [0:0] icmp2_fu_403_p2;
reg   [0:0] icmp2_reg_1182;
wire   [13:0] sample_5_cast_fu_434_p1;
wire    ap_CS_fsm_state3;
wire   [31:0] tmp_18_fu_448_p1;
wire   [0:0] tmp_21_fu_530_p2;
wire   [2:0] tmp_31_fu_686_p1;
reg   [2:0] tmp_31_reg_1210;
wire   [31:0] tmp_10_fu_710_p1;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_15_fu_714_p2;
wire   [0:0] tmp_54_fu_737_p3;
reg   [0:0] tmp_54_reg_1233;
wire    ap_CS_fsm_state6;
wire   [13:0] sample_1_cast_fu_767_p1;
wire   [31:0] tmp_27_fu_781_p1;
wire   [0:0] tmp_28_fu_863_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_29_fu_883_p2;
reg   [0:0] tmp_29_reg_1277;
wire   [12:0] tmp_43_cast_fu_925_p1;
reg   [12:0] tmp_43_cast_reg_1284;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_62_fu_934_p3;
wire   [6:0] column_1_fu_950_p2;
wire   [6:0] row_fu_974_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_63_fu_966_p3;
wire    grp_get_rand_fu_283_ap_ready;
wire   [31:0] grp_get_rand_fu_283_lfsr32_o;
wire    grp_get_rand_fu_283_lfsr32_o_ap_vld;
wire   [31:0] grp_get_rand_fu_283_lfsr31_o;
wire    grp_get_rand_fu_283_lfsr31_o_ap_vld;
reg   [31:0] tmp_17_reg_192;
reg   [31:0] rnd_1_reg_201;
reg   [31:0] rnd_2_reg_210;
reg   [6:0] column_reg_219;
reg   [6:0] sample_7_reg_231;
reg   [31:0] ap_phi_mux_rnd_7_phi_fu_246_p14;
reg   [31:0] rnd_7_reg_243;
wire   [0:0] tmp_42_fu_1100_p2;
wire   [31:0] tmp_41_fu_1017_p1;
reg   [13:0] ap_phi_mux_p_0_phi_fu_266_p14;
reg   [13:0] p_0_reg_262;
wire   [13:0] sample_2_cast_fu_1011_p1;
wire   [0:0] tmp_36_fu_909_p2;
wire   [63:0] tmp_fu_328_p1;
wire   [63:0] tmp_24_fu_720_p1;
wire   [63:0] tmp_47_cast_fu_946_p1;
reg   [31:0] distance_fu_142;
wire   [31:0] distance_cast_fu_869_p1;
wire   [31:0] distance_2_fu_897_p3;
wire   [31:0] distance_3_fu_960_p2;
reg   [31:0] rnd_4_fu_146;
wire   [31:0] tmp_35_fu_905_p1;
wire   [7:0] index_fu_314_p1;
wire   [7:0] tmp_7_fu_353_p4;
wire   [15:0] tmp_s_fu_368_p4;
wire   [31:0] x_assign_1_fu_377_p3;
wire   [7:0] tmp_9_fu_393_p4;
wire   [10:0] sample_3_cast_cast_fu_413_p1;
wire   [0:0] tmp_32_fu_409_p1;
wire   [10:0] sample_3_fu_416_p2;
wire   [10:0] sample_4_fu_422_p3;
wire  signed [12:0] sample_5_cast1_fu_430_p1;
wire   [30:0] x_assign_5_fu_438_p4;
wire   [14:0] tmp_34_fu_452_p4;
wire   [0:0] icmp_fu_462_p2;
wire   [6:0] tmp_43_fu_486_p4;
wire   [7:0] tmp_38_fu_476_p4;
wire   [7:0] tmp_44_fu_496_p1;
wire   [7:0] tmp_45_fu_500_p3;
wire   [0:0] icmp5_fu_508_p2;
wire   [4:0] n_5_fu_514_p3;
wire   [4:0] p_i_fu_468_p3;
wire   [4:0] n_6_fu_522_p3;
wire   [4:0] n_fu_543_p3;
wire   [4:0] p_i3_fu_536_p3;
wire   [31:0] tmp_11_fu_550_p2;
wire   [31:0] p_1_i9_fu_562_p3;
wire   [3:0] tmp_12_fu_568_p4;
wire   [4:0] n_1_i8_fu_555_p3;
wire   [0:0] icmp3_fu_578_p2;
wire   [4:0] n_1_fu_584_p2;
wire   [31:0] tmp_13_fu_590_p2;
wire   [31:0] p_2_i_fu_604_p3;
wire   [1:0] tmp_14_fu_612_p4;
wire   [4:0] n_2_i_fu_596_p3;
wire   [0:0] icmp4_fu_622_p2;
wire   [4:0] n_2_fu_628_p2;
wire   [0:0] tmp_19_fu_642_p3;
wire   [0:0] tmp_20_fu_650_p3;
wire   [0:0] tmp_23_fu_658_p3;
wire   [4:0] n_3_i_fu_634_p3;
wire   [4:0] n_3_fu_666_p3;
wire   [4:0] n_4_fu_674_p2;
wire   [4:0] tmp_26_fu_689_p1;
wire   [26:0] tmp_4_fu_700_p4;
wire   [7:0] index_1_fu_693_p3;
wire   [4:0] sample_5_fu_733_p1;
wire   [10:0] sample_7_cast_cast_fu_745_p1;
wire   [0:0] tmp_48_fu_725_p1;
wire   [10:0] sample_6_fu_749_p2;
wire   [10:0] sample_1_fu_755_p3;
wire  signed [12:0] sample_1_cast1_fu_763_p1;
wire   [30:0] x_assign_6_fu_771_p4;
wire   [14:0] tmp_55_fu_785_p4;
wire   [0:0] icmp6_fu_795_p2;
wire   [6:0] tmp_57_fu_819_p4;
wire   [7:0] tmp_56_fu_809_p4;
wire   [7:0] tmp_58_fu_829_p1;
wire   [7:0] tmp_59_fu_833_p3;
wire   [0:0] icmp7_fu_841_p2;
wire   [4:0] n_7_fu_847_p3;
wire   [4:0] p_i1_fu_801_p3;
wire   [4:0] n_8_fu_855_p3;
wire   [3:0] distance_1_fu_729_p1;
wire   [30:0] tmp_60_fu_889_p1;
wire   [0:0] tmp_61_fu_893_p1;
wire   [30:0] grp_fu_298_p4;
wire   [12:0] grp_fu_1122_p3;
wire   [31:0] pmat_load_cast_fu_956_p1;
wire   [10:0] sample_9_cast67_cast_fu_989_p1;
wire   [0:0] tmp_64_fu_985_p1;
wire   [10:0] sample_8_fu_993_p2;
wire   [10:0] sample_2_fu_999_p3;
wire  signed [12:0] sample_2_cast1_fu_1007_p1;
wire   [14:0] tmp_65_fu_1022_p4;
wire   [0:0] icmp8_fu_1032_p2;
wire   [6:0] tmp_67_fu_1056_p4;
wire   [7:0] tmp_66_fu_1046_p4;
wire   [7:0] tmp_68_fu_1066_p1;
wire   [7:0] tmp_69_fu_1070_p3;
wire   [0:0] icmp9_fu_1078_p2;
wire   [4:0] n_9_fu_1084_p3;
wire   [4:0] p_i2_fu_1038_p3;
wire   [4:0] n_10_fu_1092_p3;
wire  signed [31:0] p_0_cast_fu_1106_p1;
wire   [6:0] grp_fu_1122_p0;
wire   [7:0] grp_fu_1122_p1;
wire   [6:0] grp_fu_1122_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [8:0] ap_NS_fsm;
wire   [12:0] grp_fu_1122_p00;
reg    ap_condition_313;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

knuth_yao_single_bkb #(
    .DataWidth( 5 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut1_address0),
    .ce0(lut1_ce0),
    .q0(lut1_q0)
);

knuth_yao_single_cud #(
    .DataWidth( 6 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
lut2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut2_address0),
    .ce0(lut2_ce0),
    .q0(lut2_q0)
);

knuth_yao_single_dEe #(
    .DataWidth( 1 ),
    .AddressRange( 5995 ),
    .AddressWidth( 13 ))
pmat_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pmat_address0),
    .ce0(pmat_ce0),
    .q0(pmat_q0)
);

get_rand grp_get_rand_fu_283(
    .ap_ready(grp_get_rand_fu_283_ap_ready),
    .lfsr32_i(lfsr32_i),
    .lfsr32_o(grp_get_rand_fu_283_lfsr32_o),
    .lfsr32_o_ap_vld(grp_get_rand_fu_283_lfsr32_o_ap_vld),
    .lfsr31_i(lfsr31_i),
    .lfsr31_o(grp_get_rand_fu_283_lfsr31_o),
    .lfsr31_o_ap_vld(grp_get_rand_fu_283_lfsr31_o_ap_vld),
    .ap_return(grp_get_rand_fu_283_ap_return)
);

RLWE_enc2_mac_muleOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
RLWE_enc2_mac_muleOg_U3(
    .din0(grp_fu_1122_p0),
    .din1(grp_fu_1122_p1),
    .din2(grp_fu_1122_p2),
    .dout(grp_fu_1122_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0)))) begin
            ap_return_0_preg <= p_0_cast_fu_1106_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0)))) begin
            ap_return_1_preg <= ap_phi_mux_rnd_7_phi_fu_246_p14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_62_fu_934_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        column_reg_219 <= column_1_fu_950_p2;
    end else if (((tmp_54_fu_737_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        column_reg_219 <= 7'd13;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_1163 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (tmp_63_fu_966_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        distance_fu_142 <= distance_3_fu_960_p2;
    end else if (((tmp_29_fu_883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        distance_fu_142 <= distance_2_fu_897_p3;
    end else if (((tmp_54_fu_737_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        distance_fu_142 <= distance_cast_fu_869_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_883_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        p_0_reg_262 <= 14'd16383;
    end else if ((((tmp_6_reg_1163 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        p_0_reg_262 <= sample_2_cast_fu_1011_p1;
    end else if ((((tmp_28_fu_863_p2 == 1'd0) & (tmp_54_fu_737_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_28_fu_863_p2 == 1'd1) & (tmp_54_fu_737_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        p_0_reg_262 <= sample_1_cast_fu_767_p1;
    end else if ((((tmp_21_fu_530_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_21_fu_530_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_0_reg_262 <= sample_5_cast_fu_434_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((tmp_1_fu_680_p2 == 1'd0)) begin
            rnd_1_reg_201 <= tmp_8_reg_1147;
        end else if ((tmp_1_fu_680_p2 == 1'd1)) begin
            rnd_1_reg_201 <= grp_get_rand_fu_283_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((tmp_15_fu_714_p2 == 1'd0)) begin
            rnd_2_reg_210 <= tmp_10_fu_710_p1;
        end else if ((tmp_15_fu_714_p2 == 1'd1)) begin
            rnd_2_reg_210 <= grp_get_rand_fu_283_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_fu_909_p2 == 1'd1) & (tmp_29_fu_883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        rnd_4_fu_146 <= grp_get_rand_fu_283_ap_return;
    end else if (((tmp_29_fu_883_p2 == 1'd1) & (tmp_36_fu_909_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        rnd_4_fu_146 <= tmp_35_fu_905_p1;
    end else if (((tmp_54_fu_737_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        rnd_4_fu_146 <= rnd_2_reg_210;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_883_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        rnd_7_reg_243 <= rnd_4_fu_146;
    end else if (((tmp_6_reg_1163 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        rnd_7_reg_243 <= tmp_41_fu_1017_p1;
    end else if (((tmp_28_fu_863_p2 == 1'd0) & (tmp_54_fu_737_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        rnd_7_reg_243 <= tmp_27_fu_781_p1;
    end else if (((tmp_21_fu_530_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rnd_7_reg_243 <= tmp_18_fu_448_p1;
    end else if ((((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_28_fu_863_p2 == 1'd1) & (tmp_54_fu_737_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_21_fu_530_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        rnd_7_reg_243 <= grp_get_rand_fu_283_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_1163 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (tmp_63_fu_966_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        sample_7_reg_231 <= row_fu_974_p2;
    end else if (((tmp_29_fu_883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        sample_7_reg_231 <= 7'd54;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_340_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        if ((tmp_2_fu_348_p2 == 1'd0)) begin
            tmp_17_reg_192 <= tmp_8_fu_333_p1;
        end else if ((tmp_2_fu_348_p2 == 1'd1)) begin
            tmp_17_reg_192 <= grp_get_rand_fu_283_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_340_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp1_reg_1170 <= icmp1_fu_362_p2;
        icmp2_reg_1182 <= icmp2_fu_403_p2;
        p_x_i4_reg_1176 <= p_x_i4_fu_385_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        lut1_load_reg_1153 <= lut1_q0;
        sample_reg_1158 <= sample_fu_336_p1;
        tmp_6_reg_1163 <= lut1_q0[32'd4];
        tmp_8_reg_1147[23 : 0] <= tmp_8_fu_333_p1[23 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_29_reg_1277 <= tmp_29_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_31_reg_1210 <= tmp_31_fu_686_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_43_cast_reg_1284[6 : 0] <= tmp_43_cast_fu_925_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_54_reg_1233 <= lut2_q0[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_assign_reg_1136 <= {{rnd_read[31:8]}};
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_6_reg_1163 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
        ap_phi_mux_p_0_phi_fu_266_p14 = sample_2_cast_fu_1011_p1;
    end else begin
        ap_phi_mux_p_0_phi_fu_266_p14 = p_0_reg_262;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_313)) begin
        if ((tmp_42_fu_1100_p2 == 1'd0)) begin
            ap_phi_mux_rnd_7_phi_fu_246_p14 = tmp_41_fu_1017_p1;
        end else if ((tmp_42_fu_1100_p2 == 1'd1)) begin
            ap_phi_mux_rnd_7_phi_fu_246_p14 = grp_get_rand_fu_283_ap_return;
        end else begin
            ap_phi_mux_rnd_7_phi_fu_246_p14 = rnd_7_reg_243;
        end
    end else begin
        ap_phi_mux_rnd_7_phi_fu_246_p14 = rnd_7_reg_243;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0)))) begin
        ap_return_0 = p_0_cast_fu_1106_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0)))) begin
        ap_return_1 = ap_phi_mux_rnd_7_phi_fu_246_p14;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((((tmp_1_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1)) | ((tmp_2_fu_348_p2 == 1'd1) & (tmp_6_fu_340_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1)) | ((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_36_fu_909_p2 == 1'd1) & (tmp_29_fu_883_p2 == 1'd1) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_28_fu_863_p2 == 1'd1) & (tmp_54_fu_737_p3 == 1'd0) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_15_fu_714_p2 == 1'd1) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_21_fu_530_p2 == 1'd1) & (grp_get_rand_fu_283_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        lfsr31_o = grp_get_rand_fu_283_lfsr31_o;
    end else begin
        lfsr31_o = lfsr31_i;
    end
end

always @ (*) begin
    if ((((tmp_1_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_2_fu_348_p2 == 1'd1) & (tmp_6_fu_340_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_36_fu_909_p2 == 1'd1) & (tmp_29_fu_883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_28_fu_863_p2 == 1'd1) & (tmp_54_fu_737_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_15_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_21_fu_530_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        lfsr31_o_ap_vld = grp_get_rand_fu_283_lfsr31_o_ap_vld;
    end else begin
        lfsr31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1)) | ((tmp_2_fu_348_p2 == 1'd1) & (tmp_6_fu_340_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1)) | ((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_36_fu_909_p2 == 1'd1) & (tmp_29_fu_883_p2 == 1'd1) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_28_fu_863_p2 == 1'd1) & (tmp_54_fu_737_p3 == 1'd0) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_15_fu_714_p2 == 1'd1) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_21_fu_530_p2 == 1'd1) & (grp_get_rand_fu_283_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        lfsr32_o = grp_get_rand_fu_283_lfsr32_o;
    end else begin
        lfsr32_o = lfsr32_i;
    end
end

always @ (*) begin
    if ((((tmp_1_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_2_fu_348_p2 == 1'd1) & (tmp_6_fu_340_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_6_reg_1163 == 1'd1) & (tmp_42_fu_1100_p2 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((tmp_36_fu_909_p2 == 1'd1) & (tmp_29_fu_883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_28_fu_863_p2 == 1'd1) & (tmp_54_fu_737_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_15_fu_714_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_21_fu_530_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        lfsr32_o_ap_vld = grp_get_rand_fu_283_lfsr32_o_ap_vld;
    end else begin
        lfsr32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        lut1_ce0 = 1'b1;
    end else begin
        lut1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        lut2_ce0 = 1'b1;
    end else begin
        lut2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pmat_ce0 = 1'b1;
    end else begin
        pmat_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_6_fu_340_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_54_fu_737_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((tmp_29_fu_883_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_62_fu_934_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & ((tmp_63_fu_966_p3 == 1'd1) | (tmp_6_reg_1163 == 1'd0) | (tmp_29_reg_1277 == 1'd0) | (tmp_54_reg_1233 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_313 = ((tmp_6_reg_1163 == 1'd1) & (tmp_63_fu_966_p3 == 1'd1) & (tmp_29_reg_1277 == 1'd1) & (tmp_54_reg_1233 == 1'd1) & (1'b1 == ap_CS_fsm_state9));
end

assign column_1_fu_950_p2 = (column_reg_219 + 7'd1);

assign distance_1_fu_729_p1 = lut2_q0[3:0];

assign distance_2_fu_897_p3 = {{tmp_60_fu_889_p1}, {tmp_61_fu_893_p1}};

assign distance_3_fu_960_p2 = (distance_fu_142 - pmat_load_cast_fu_956_p1);

assign distance_cast_fu_869_p1 = distance_1_fu_729_p1;

assign grp_fu_1122_p0 = grp_fu_1122_p00;

assign grp_fu_1122_p00 = sample_7_reg_231;

assign grp_fu_1122_p1 = 13'd109;

assign grp_fu_1122_p2 = tmp_43_cast_reg_1284;

assign grp_fu_298_p4 = {{rnd_4_fu_146[31:1]}};

assign icmp1_fu_362_p2 = ((tmp_7_fu_353_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_403_p2 = ((tmp_9_fu_393_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_578_p2 = ((tmp_12_fu_568_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_622_p2 = ((tmp_14_fu_612_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_508_p2 = ((tmp_45_fu_500_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_795_p2 = ((tmp_55_fu_785_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_841_p2 = ((tmp_59_fu_833_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_1032_p2 = ((tmp_65_fu_1022_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp9_fu_1078_p2 = ((tmp_69_fu_1070_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_fu_462_p2 = ((tmp_34_fu_452_p4 == 15'd0) ? 1'b1 : 1'b0);

assign index_1_fu_693_p3 = {{tmp_31_reg_1210}, {tmp_26_fu_689_p1}};

assign index_fu_314_p1 = rnd_read[7:0];

assign lut1_address0 = tmp_fu_328_p1;

assign lut2_address0 = tmp_24_fu_720_p1;

assign n_10_fu_1092_p3 = ((icmp9_fu_1078_p2[0:0] === 1'b1) ? n_9_fu_1084_p3 : p_i2_fu_1038_p3);

assign n_1_fu_584_p2 = (n_1_i8_fu_555_p3 | 5'd4);

assign n_1_i8_fu_555_p3 = ((icmp2_reg_1182[0:0] === 1'b1) ? n_fu_543_p3 : p_i3_fu_536_p3);

assign n_2_fu_628_p2 = (n_2_i_fu_596_p3 | 5'd2);

assign n_2_i_fu_596_p3 = ((icmp3_fu_578_p2[0:0] === 1'b1) ? n_1_fu_584_p2 : n_1_i8_fu_555_p3);

assign n_3_fu_666_p3 = ((tmp_23_fu_658_p3[0:0] === 1'b1) ? 5'd0 : 5'd1);

assign n_3_i_fu_634_p3 = ((icmp4_fu_622_p2[0:0] === 1'b1) ? n_2_fu_628_p2 : n_2_i_fu_596_p3);

assign n_4_fu_674_p2 = (n_3_i_fu_634_p3 | n_3_fu_666_p3);

assign n_5_fu_514_p3 = ((icmp_fu_462_p2[0:0] === 1'b1) ? 5'd24 : 5'd8);

assign n_6_fu_522_p3 = ((icmp5_fu_508_p2[0:0] === 1'b1) ? n_5_fu_514_p3 : p_i_fu_468_p3);

assign n_7_fu_847_p3 = ((icmp6_fu_795_p2[0:0] === 1'b1) ? 5'd24 : 5'd8);

assign n_8_fu_855_p3 = ((icmp7_fu_841_p2[0:0] === 1'b1) ? n_7_fu_847_p3 : p_i1_fu_801_p3);

assign n_9_fu_1084_p3 = ((icmp8_fu_1032_p2[0:0] === 1'b1) ? 5'd24 : 5'd8);

assign n_fu_543_p3 = ((icmp1_reg_1170[0:0] === 1'b1) ? 5'd24 : 5'd8);

assign p_0_cast_fu_1106_p1 = $signed(ap_phi_mux_p_0_phi_fu_266_p14);

assign p_1_i9_fu_562_p3 = ((icmp2_reg_1182[0:0] === 1'b1) ? tmp_11_fu_550_p2 : p_x_i4_reg_1176);

assign p_2_i_fu_604_p3 = ((icmp3_fu_578_p2[0:0] === 1'b1) ? tmp_13_fu_590_p2 : p_1_i9_fu_562_p3);

assign p_i1_fu_801_p3 = ((icmp6_fu_795_p2[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign p_i2_fu_1038_p3 = ((icmp8_fu_1032_p2[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign p_i3_fu_536_p3 = ((icmp1_reg_1170[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign p_i_fu_468_p3 = ((icmp_fu_462_p2[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign p_x_i4_fu_385_p3 = ((icmp1_fu_362_p2[0:0] === 1'b1) ? x_assign_1_fu_377_p3 : tmp_8_fu_333_p1);

assign pmat_address0 = tmp_47_cast_fu_946_p1;

assign pmat_load_cast_fu_956_p1 = pmat_q0;

assign row_fu_974_p2 = ($signed(sample_7_reg_231) + $signed(7'd127));

assign sample_1_cast1_fu_763_p1 = $signed(sample_1_fu_755_p3);

assign sample_1_cast_fu_767_p1 = $unsigned(sample_1_cast1_fu_763_p1);

assign sample_1_fu_755_p3 = ((tmp_48_fu_725_p1[0:0] === 1'b1) ? sample_6_fu_749_p2 : sample_7_cast_cast_fu_745_p1);

assign sample_2_cast1_fu_1007_p1 = $signed(sample_2_fu_999_p3);

assign sample_2_cast_fu_1011_p1 = $unsigned(sample_2_cast1_fu_1007_p1);

assign sample_2_fu_999_p3 = ((tmp_64_fu_985_p1[0:0] === 1'b1) ? sample_8_fu_993_p2 : sample_9_cast67_cast_fu_989_p1);

assign sample_3_cast_cast_fu_413_p1 = sample_reg_1158;

assign sample_3_fu_416_p2 = ($signed(11'd1537) - $signed(sample_3_cast_cast_fu_413_p1));

assign sample_4_fu_422_p3 = ((tmp_32_fu_409_p1[0:0] === 1'b1) ? sample_3_fu_416_p2 : sample_3_cast_cast_fu_413_p1);

assign sample_5_cast1_fu_430_p1 = $signed(sample_4_fu_422_p3);

assign sample_5_cast_fu_434_p1 = $unsigned(sample_5_cast1_fu_430_p1);

assign sample_5_fu_733_p1 = lut2_q0[4:0];

assign sample_6_fu_749_p2 = ($signed(11'd1537) - $signed(sample_7_cast_cast_fu_745_p1));

assign sample_7_cast_cast_fu_745_p1 = sample_5_fu_733_p1;

assign sample_8_fu_993_p2 = ($signed(11'd1537) - $signed(sample_9_cast67_cast_fu_989_p1));

assign sample_9_cast67_cast_fu_989_p1 = sample_7_reg_231;

assign sample_fu_336_p1 = lut1_q0[3:0];

assign tmp_10_fu_710_p1 = tmp_4_fu_700_p4;

assign tmp_11_fu_550_p2 = p_x_i4_reg_1176 << 32'd8;

assign tmp_12_fu_568_p4 = {{p_1_i9_fu_562_p3[31:28]}};

assign tmp_13_fu_590_p2 = p_1_i9_fu_562_p3 << 32'd4;

assign tmp_14_fu_612_p4 = {{p_2_i_fu_604_p3[31:30]}};

assign tmp_15_fu_714_p2 = ((tmp_4_fu_700_p4 == 27'd1) ? 1'b1 : 1'b0);

assign tmp_18_fu_448_p1 = x_assign_5_fu_438_p4;

assign tmp_19_fu_642_p3 = p_2_i_fu_604_p3[32'd29];

assign tmp_1_fu_680_p2 = ((n_4_fu_674_p2 > 5'd26) ? 1'b1 : 1'b0);

assign tmp_20_fu_650_p3 = p_2_i_fu_604_p3[32'd31];

assign tmp_21_fu_530_p2 = ((n_6_fu_522_p3 == 5'd24) ? 1'b1 : 1'b0);

assign tmp_23_fu_658_p3 = ((icmp4_fu_622_p2[0:0] === 1'b1) ? tmp_19_fu_642_p3 : tmp_20_fu_650_p3);

assign tmp_24_fu_720_p1 = index_1_fu_693_p3;

assign tmp_26_fu_689_p1 = rnd_1_reg_201[4:0];

assign tmp_27_fu_781_p1 = x_assign_6_fu_771_p4;

assign tmp_28_fu_863_p2 = ((n_8_fu_855_p3 == 5'd24) ? 1'b1 : 1'b0);

assign tmp_29_fu_883_p2 = ((column_reg_219 < 7'd109) ? 1'b1 : 1'b0);

assign tmp_2_fu_348_p2 = ((x_assign_reg_1136 == 24'd1) ? 1'b1 : 1'b0);

assign tmp_31_fu_686_p1 = lut1_load_reg_1153[2:0];

assign tmp_32_fu_409_p1 = tmp_17_reg_192[0:0];

assign tmp_34_fu_452_p4 = {{tmp_17_reg_192[31:17]}};

assign tmp_35_fu_905_p1 = grp_fu_298_p4;

assign tmp_36_fu_909_p2 = ((grp_fu_298_p4 == 31'd1) ? 1'b1 : 1'b0);

assign tmp_38_fu_476_p4 = {{tmp_17_reg_192[16:9]}};

assign tmp_41_fu_1017_p1 = grp_fu_298_p4;

assign tmp_42_fu_1100_p2 = ((n_10_fu_1092_p3 == 5'd24) ? 1'b1 : 1'b0);

assign tmp_43_cast_fu_925_p1 = column_reg_219;

assign tmp_43_fu_486_p4 = {{tmp_17_reg_192[31:25]}};

assign tmp_44_fu_496_p1 = tmp_43_fu_486_p4;

assign tmp_45_fu_500_p3 = ((icmp_fu_462_p2[0:0] === 1'b1) ? tmp_38_fu_476_p4 : tmp_44_fu_496_p1);

assign tmp_47_cast_fu_946_p1 = grp_fu_1122_p3;

assign tmp_48_fu_725_p1 = rnd_2_reg_210[0:0];

assign tmp_4_fu_700_p4 = {{rnd_1_reg_201[31:5]}};

assign tmp_54_fu_737_p3 = lut2_q0[32'd5];

assign tmp_55_fu_785_p4 = {{rnd_2_reg_210[31:17]}};

assign tmp_56_fu_809_p4 = {{rnd_2_reg_210[16:9]}};

assign tmp_57_fu_819_p4 = {{rnd_2_reg_210[31:25]}};

assign tmp_58_fu_829_p1 = tmp_57_fu_819_p4;

assign tmp_59_fu_833_p3 = ((icmp6_fu_795_p2[0:0] === 1'b1) ? tmp_56_fu_809_p4 : tmp_58_fu_829_p1);

assign tmp_60_fu_889_p1 = distance_fu_142[30:0];

assign tmp_61_fu_893_p1 = rnd_4_fu_146[0:0];

assign tmp_62_fu_934_p3 = sample_7_reg_231[32'd6];

assign tmp_63_fu_966_p3 = distance_3_fu_960_p2[32'd31];

assign tmp_64_fu_985_p1 = rnd_4_fu_146[0:0];

assign tmp_65_fu_1022_p4 = {{rnd_4_fu_146[31:17]}};

assign tmp_66_fu_1046_p4 = {{rnd_4_fu_146[16:9]}};

assign tmp_67_fu_1056_p4 = {{rnd_4_fu_146[31:25]}};

assign tmp_68_fu_1066_p1 = tmp_67_fu_1056_p4;

assign tmp_69_fu_1070_p3 = ((icmp8_fu_1032_p2[0:0] === 1'b1) ? tmp_66_fu_1046_p4 : tmp_68_fu_1066_p1);

assign tmp_6_fu_340_p3 = lut1_q0[32'd4];

assign tmp_7_fu_353_p4 = {{rnd_read[31:24]}};

assign tmp_8_fu_333_p1 = x_assign_reg_1136;

assign tmp_9_fu_393_p4 = {{p_x_i4_fu_385_p3[31:24]}};

assign tmp_fu_328_p1 = index_fu_314_p1;

assign tmp_s_fu_368_p4 = {{rnd_read[23:8]}};

assign x_assign_1_fu_377_p3 = {{tmp_s_fu_368_p4}, {16'd0}};

assign x_assign_5_fu_438_p4 = {{tmp_17_reg_192[31:1]}};

assign x_assign_6_fu_771_p4 = {{rnd_2_reg_210[31:1]}};

always @ (posedge ap_clk) begin
    tmp_8_reg_1147[31:24] <= 8'b00000000;
    tmp_43_cast_reg_1284[12:7] <= 6'b000000;
end

endmodule //knuth_yao_single_num
