

================================================================
== Vitis HLS Report for 'mac_ip_encode_top_entry3'
================================================================
* Date:           Tue Jul 19 06:04:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       2|      38|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |myMacAddress_out_blk_n       |   9|          2|    1|          2|
    |regDefaultGateway_out_blk_n  |   9|          2|    1|          2|
    |regSubNetMask_out_blk_n      |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  mac_ip_encode_top.entry3|  return value|
|myMacAddress                  |   in|   48|     ap_none|              myMacAddress|        scalar|
|regSubNetMask                 |   in|   32|     ap_none|             regSubNetMask|        scalar|
|regDefaultGateway             |   in|   32|     ap_none|         regDefaultGateway|        scalar|
|myMacAddress_out_din          |  out|   48|     ap_fifo|          myMacAddress_out|       pointer|
|myMacAddress_out_full_n       |   in|    1|     ap_fifo|          myMacAddress_out|       pointer|
|myMacAddress_out_write        |  out|    1|     ap_fifo|          myMacAddress_out|       pointer|
|regSubNetMask_out_din         |  out|   32|     ap_fifo|         regSubNetMask_out|       pointer|
|regSubNetMask_out_full_n      |   in|    1|     ap_fifo|         regSubNetMask_out|       pointer|
|regSubNetMask_out_write       |  out|    1|     ap_fifo|         regSubNetMask_out|       pointer|
|regDefaultGateway_out_din     |  out|   32|     ap_fifo|     regDefaultGateway_out|       pointer|
|regDefaultGateway_out_full_n  |   in|    1|     ap_fifo|     regDefaultGateway_out|       pointer|
|regDefaultGateway_out_write   |  out|    1|     ap_fifo|     regDefaultGateway_out|       pointer|
+------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%regDefaultGateway_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regDefaultGateway" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 3 'read' 'regDefaultGateway_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%regSubNetMask_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %regSubNetMask" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 4 'read' 'regSubNetMask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %myMacAddress" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 5 'read' 'myMacAddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%write_ln374 = write void @_ssdm_op_Write.ap_fifo.i48P0A, i48 %myMacAddress_out, i48 %myMacAddress_read" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 6 'write' 'write_ln374' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regSubNetMask_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%write_ln374 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regSubNetMask_out, i32 %regSubNetMask_read" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 8 'write' 'write_ln374' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regDefaultGateway_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.16ns)   --->   "%write_ln374 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %regDefaultGateway_out, i32 %regDefaultGateway_read" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 10 'write' 'write_ln374' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln374 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:374]   --->   Operation 11 'ret' 'ret_ln374' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ myMacAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regSubNetMask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regDefaultGateway]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ myMacAddress_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regSubNetMask_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ regDefaultGateway_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface) [ 00]
regDefaultGateway_read (read         ) [ 00]
regSubNetMask_read     (read         ) [ 00]
myMacAddress_read      (read         ) [ 00]
write_ln374            (write        ) [ 00]
specinterface_ln0      (specinterface) [ 00]
write_ln374            (write        ) [ 00]
specinterface_ln0      (specinterface) [ 00]
write_ln374            (write        ) [ 00]
ret_ln374              (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myMacAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMacAddress"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regSubNetMask">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regDefaultGateway">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myMacAddress_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myMacAddress_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regSubNetMask_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regSubNetMask_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regDefaultGateway_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regDefaultGateway_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="regDefaultGateway_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regDefaultGateway_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="regSubNetMask_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regSubNetMask_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="myMacAddress_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="48" slack="0"/>
<pin id="48" dir="0" index="1" bw="48" slack="0"/>
<pin id="49" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myMacAddress_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln374_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="48" slack="0"/>
<pin id="55" dir="0" index="2" bw="48" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln374/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln374_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln374/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln374_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln374/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="46" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="40" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="34" pin="2"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: myMacAddress_out | {1 }
	Port: regSubNetMask_out | {1 }
	Port: regDefaultGateway_out | {1 }
 - Input state : 
	Port: mac_ip_encode_top.entry3 : myMacAddress | {1 }
	Port: mac_ip_encode_top.entry3 : regSubNetMask | {1 }
	Port: mac_ip_encode_top.entry3 : regDefaultGateway | {1 }
	Port: mac_ip_encode_top.entry3 : myMacAddress_out | {}
	Port: mac_ip_encode_top.entry3 : regSubNetMask_out | {}
	Port: mac_ip_encode_top.entry3 : regDefaultGateway_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|          | regDefaultGateway_read_read_fu_34 |
|   read   |   regSubNetMask_read_read_fu_40   |
|          |    myMacAddress_read_read_fu_46   |
|----------|-----------------------------------|
|          |      write_ln374_write_fu_52      |
|   write  |      write_ln374_write_fu_60      |
|          |      write_ln374_write_fu_68      |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
