module fp_clk(clk,sclk,rst_n);
input clk;
input rst_n;
output sclk;

reg sclk;

reg[15:0] cnt;
always @ (posedge clk or negedge rst_n)
	if(!rst_n) 
		begin
			cnt<=16'b0;
			sclk<=1'b0;
		end
	else if(cnt>=16'd50000)begin
			sclk <= ~sclk;
			end
	else
		cnt <= cnt + 1'b1;



















endmodule
