#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan 28 21:46:45 2024
# Process ID: 3668
# Current directory: C:/Users/aidan/Portfolio/FPGA Designs/bdc_and_saturating_adders/xadc_test/xadc_test.runs/design_1_clk_wiz_0_synth_1
# Command line: vivado.exe -log design_1_clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0.tcl
# Log file: C:/Users/aidan/Portfolio/FPGA Designs/bdc_and_saturating_adders/xadc_test/xadc_test.runs/design_1_clk_wiz_0_synth_1/design_1_clk_wiz_0.vds
# Journal file: C:/Users/aidan/Portfolio/FPGA Designs/bdc_and_saturating_adders/xadc_test/xadc_test.runs/design_1_clk_wiz_0_synth_1\vivado.jou
# Running On: Lenovo, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16890 MB
#-----------------------------------------------------------
source design_1_clk_wiz_0.tcl -notrace
