{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683816574440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683816574441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 08:49:34 2023 " "Processing started: Thu May 11 08:49:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683816574441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816574441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816574441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683816576337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683816576337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaysietesegmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplaysietesegmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplaySieteSegmentos " "Found entity 1: moduloDisplaySieteSegmentos" {  } { { "moduloDisplaySieteSegmentos.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDisplaySieteSegmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorVGA " "Found entity 1: moduloControladorVGA" {  } { { "moduloControladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloreloj25mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloreloj25mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloReloj25MHz " "Found entity 1: moduloReloj25MHz" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodibujo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodibujo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDibujo " "Found entity 1: moduloDibujo" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moduloControladorJuego.sv(31) " "Verilog HDL information at moduloControladorJuego.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683816590793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorjuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorjuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorJuego " "Found entity 1: moduloControladorJuego" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorbotones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorbotones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorBotones " "Found entity 1: moduloControladorBotones" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683816590814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816590814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorVGA " "Elaborating entity \"controladorVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683816592215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tableroJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tableroJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683816592242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloReloj25MHz moduloReloj25MHz:instanciaModuloReloj25MHz " "Elaborating entity \"moduloReloj25MHz\" for hierarchy \"moduloReloj25MHz:instanciaModuloReloj25MHz\"" {  } { { "controladorVGA.sv" "instanciaModuloReloj25MHz" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816592296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 moduloReloj25MHz.sv(16) " "Verilog HDL assignment warning at moduloReloj25MHz.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683816592298 "|controladorVGA|moduloReloj25MHz:instanciaModuloReloj25MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorBotones moduloControladorBotones:instanciaModuloControladorBotones " "Elaborating entity \"moduloControladorBotones\" for hierarchy \"moduloControladorBotones:instanciaModuloControladorBotones\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorBotones" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816592300 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonArriba moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonArriba\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816592335 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonAbajo moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonAbajo\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816592335 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonIzquierda moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonIzquierda\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816592336 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salidaBotonDerecha moduloControladorBotones.sv(13) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable \"salidaBotonDerecha\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816592336 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonDerecha moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonDerecha\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816592336 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonIzquierda moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonIzquierda\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816592336 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonAbajo moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonAbajo\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816592336 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaBotonArriba moduloControladorBotones.sv(13) " "Inferred latch for \"salidaBotonArriba\" at moduloControladorBotones.sv(13)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816592336 "|controladorVGA|moduloControladorBotones:instanciaModuloControladorBotones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorJuego moduloControladorJuego:instanciaModuloControladorJuego " "Elaborating entity \"moduloControladorJuego\" for hierarchy \"moduloControladorJuego:instanciaModuloControladorJuego\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorJuego" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816592338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POSICION_COLUMNA_ANALIZADA moduloControladorJuego.sv(17) " "Verilog HDL or VHDL warning at moduloControladorJuego.sv(17): object \"POSICION_COLUMNA_ANALIZADA\" assigned a value but never read" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683816592362 "|controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POSICION_FILA_ANALIZADA moduloControladorJuego.sv(18) " "Verilog HDL or VHDL warning at moduloControladorJuego.sv(18): object \"POSICION_FILA_ANALIZADA\" assigned a value but never read" {  } { { "moduloControladorJuego.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683816592362 "|controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tableroJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tableroJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683816592363 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tableroJuego " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tableroJuego\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683816592363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDibujo moduloDibujo:instanciaModuloDibujo " "Elaborating entity \"moduloDibujo\" for hierarchy \"moduloDibujo:instanciaModuloDibujo\"" {  } { { "controladorVGA.sv" "instanciaModuloDibujo" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816592365 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reinicio moduloDibujo.sv(49) " "Verilog HDL Always Construct warning at moduloDibujo.sv(49): variable \"reinicio\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592414 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(66) " "Verilog HDL Always Construct warning at moduloDibujo.sv(66): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592415 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(90) " "Verilog HDL Always Construct warning at moduloDibujo.sv(90): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592416 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(110) " "Verilog HDL Always Construct warning at moduloDibujo.sv(110): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592417 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(149) " "Verilog HDL Always Construct warning at moduloDibujo.sv(149): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592419 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(185) " "Verilog HDL Always Construct warning at moduloDibujo.sv(185): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592420 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(229) " "Verilog HDL Always Construct warning at moduloDibujo.sv(229): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592423 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(273) " "Verilog HDL Always Construct warning at moduloDibujo.sv(273): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592424 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(333) " "Verilog HDL Always Construct warning at moduloDibujo.sv(333): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592427 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(401) " "Verilog HDL Always Construct warning at moduloDibujo.sv(401): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592430 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(453) " "Verilog HDL Always Construct warning at moduloDibujo.sv(453): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592433 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(525) " "Verilog HDL Always Construct warning at moduloDibujo.sv(525): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 525 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592438 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(620) " "Verilog HDL Always Construct warning at moduloDibujo.sv(620): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592450 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(644) " "Verilog HDL Always Construct warning at moduloDibujo.sv(644): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 644 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592451 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(664) " "Verilog HDL Always Construct warning at moduloDibujo.sv(664): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 664 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592451 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(703) " "Verilog HDL Always Construct warning at moduloDibujo.sv(703): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 703 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592452 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(739) " "Verilog HDL Always Construct warning at moduloDibujo.sv(739): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 739 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592454 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(783) " "Verilog HDL Always Construct warning at moduloDibujo.sv(783): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 783 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592455 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(827) " "Verilog HDL Always Construct warning at moduloDibujo.sv(827): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 827 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592457 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(887) " "Verilog HDL Always Construct warning at moduloDibujo.sv(887): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 887 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592459 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(955) " "Verilog HDL Always Construct warning at moduloDibujo.sv(955): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 955 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592462 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1007) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1007): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1007 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592464 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1079) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1079): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1079 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592467 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1174) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1174): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592476 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1198) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1198): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592477 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1218) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1218): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592478 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1257) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1257): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592479 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1293) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1293): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592480 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1337) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1337): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592483 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1381) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1381): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592485 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1441) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1441): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592487 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1509) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1509): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1509 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592490 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1561) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1561): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1561 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592492 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1633) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1633): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592494 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1728) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1728): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1728 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592508 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1752) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1752): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1752 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592509 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1772) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1772): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1772 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592510 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1811) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1811): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1811 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592511 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1847) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1847): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1847 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592513 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1891) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1891): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1891 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592516 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1935) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1935): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1935 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592518 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1995) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1995): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1995 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592521 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2063) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2063): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2063 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592525 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2115) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2115): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592527 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2187) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2187): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592532 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2294) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2294): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592543 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2318) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2318): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592544 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2338) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2338): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592545 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2377) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2377): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592546 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2413) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2413): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592548 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2457) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2457): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592551 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2501) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2501): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2501 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592553 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2561) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2561): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2561 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592556 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2629) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2629): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2629 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592560 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2681) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2681): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2681 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592562 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2753) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2753): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2753 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2848) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2848): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2848 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2872) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2872): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2872 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2892) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2892): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2892 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2931) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2931): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2931 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2967) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2967): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2967 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3011) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3011): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3011 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3055) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3055): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3055 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3115) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3115): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592589 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3183) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3183): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592592 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3235) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3235): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592595 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3307) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3307): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592599 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3402) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3402): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592608 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3426) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3426): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592609 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3446) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3446): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3446 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592610 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3485) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3485): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3485 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592611 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3521) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3521): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3521 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592612 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3565) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3565): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3565 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592614 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3609) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3609): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3609 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592616 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3669) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3669): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3669 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592619 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3737) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3737): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592622 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3789) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3789): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3789 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592625 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3861) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3861): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3861 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592628 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3956) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3956): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3956 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592641 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3980) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3980): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3980 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592642 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4000) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4000): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4000 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592643 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4039) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4039): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4039 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592645 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4075) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4075): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4075 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592647 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4119) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4119): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592651 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4163) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4163): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592653 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4223) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4223): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592656 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4291) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4291): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592658 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4343) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4343): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592660 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4415) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4415): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4415 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592663 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4513) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4513): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4513 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592672 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4537) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4537): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4537 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592673 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4557) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4557): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4557 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592674 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4596) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4596): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4596 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592675 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4632) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4632): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4632 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592676 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4676) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4676): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4676 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592678 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4720) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4720): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4720 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592680 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4780) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4780): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4780 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592682 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4848) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4848): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4848 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592685 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4900) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4900): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4900 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592687 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4972) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4972): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4972 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592690 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5067) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5067): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5067 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592700 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5091) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5091): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5091 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592701 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5111) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5111): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592701 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5150) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5150): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592703 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5186) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5186): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592704 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5230) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5230): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592706 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5274) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5274): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592707 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5334) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5334): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592710 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5402) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5402): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592712 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5454) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5454): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592715 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5526) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5526): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5526 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592717 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5621) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5621): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5621 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592726 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5645) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5645): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5645 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592727 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5665) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5665): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5665 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592728 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5704) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5704): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5704 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592729 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5740) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5740): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5740 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592731 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5784) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5784): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5784 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592733 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5828) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5828): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5828 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592735 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5888) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5888): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5888 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592738 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5956) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5956): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5956 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592741 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6008) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6008): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6008 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592744 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6080) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6080): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6080 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592748 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6175) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6175): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592757 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6199) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6199): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592758 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6219) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6219): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592759 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6258) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6258): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592760 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6294) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6294): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592761 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6338) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6338): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592763 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6382) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6382): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592765 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6442) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6442): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6442 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592769 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6510) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6510): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592775 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6562) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6562): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6562 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592778 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6634) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6634): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6634 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592782 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6737) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6737): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592791 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6761) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6761): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6761 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592792 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6781) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6781): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6781 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592793 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6820) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6820): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6820 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592794 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6856) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6856): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6856 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592796 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6900) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6900): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6900 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592797 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6944) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6944): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6944 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592799 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7004) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7004): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7004 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592802 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7072) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7072): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7072 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592804 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7124) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7124): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592806 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7196) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7196): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592809 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7291) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7291): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592819 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7315) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7315): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592820 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7335) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7335): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592821 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7374) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7374): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592822 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7410) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7410): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592823 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7454) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7454): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592825 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7498) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7498): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592827 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7558) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7558): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7558 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592829 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7626) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7626): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7626 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592832 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7678) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7678): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7678 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592834 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7750) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7750): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592837 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7845) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7845): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7845 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592847 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7869) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7869): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7869 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592848 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7889) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7889): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7889 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592849 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7928) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7928): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7928 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592851 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7964) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7964): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7964 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592852 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8008) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8008): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8008 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592854 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8052) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8052): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8052 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592856 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8112) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8112): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592858 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8180) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8180): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592861 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8232) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8232): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592863 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8304) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8304): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592867 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8399) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8399): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592877 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8423) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8423): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592878 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8443) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8443): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592879 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8482) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8482): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592881 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8518) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8518): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8518 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592882 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8562) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8562): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8562 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592884 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8606) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8606): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8606 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592885 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8666) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8666): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8666 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592888 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8734) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8734): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592890 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8786) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8786): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8786 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592892 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8858) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8858): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683816592895 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colorCoordenadaDibujar moduloDibujo.sv(48) " "Verilog HDL Always Construct warning at moduloDibujo.sv(48): inferring latch(es) for variable \"colorCoordenadaDibujar\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683816593391 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[0\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[0\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593566 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[1\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[1\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593575 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[2\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[2\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[3\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[3\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[4\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[4\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593591 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[5\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[5\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593595 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[6\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[6\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593601 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[7\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[7\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593606 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colorCoordenadaDibujar\[8\] moduloDibujo.sv(53) " "Inferred latch for \"colorCoordenadaDibujar\[8\]\" at moduloDibujo.sv(53)" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816593611 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorVGA moduloControladorVGA:instanciaModuloControladorVGA " "Elaborating entity \"moduloControladorVGA\" for hierarchy \"moduloControladorVGA:instanciaModuloControladorVGA\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorVGA" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816594066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonArriba " "LATCH primitive \"moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonArriba\" is permanently disabled" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 8 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683816594359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonAbajo " "LATCH primitive \"moduloControladorBotones:instanciaModuloControladorBotones\|salidaBotonAbajo\" is permanently disabled" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683816594359 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683816595587 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[8\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[8\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[7\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[7\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[5\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[5\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[4\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[4\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[3\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[3\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[2\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[2\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[1\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[1\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[0\] moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\] " "Duplicate LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[0\]\" merged with LATCH primitive \"moduloDibujo:instanciaModuloDibujo\|colorCoordenadaDibujar\[6\]\"" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 53 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683816595624 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683816595624 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[0\] GND " "Pin \"escalaRojo\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaRojo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[1\] GND " "Pin \"escalaRojo\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaRojo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[2\] GND " "Pin \"escalaRojo\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaRojo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[3\] GND " "Pin \"escalaRojo\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaRojo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[4\] GND " "Pin \"escalaRojo\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaRojo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[0\] GND " "Pin \"escalaVerde\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaVerde[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[1\] GND " "Pin \"escalaVerde\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaVerde[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[2\] GND " "Pin \"escalaVerde\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaVerde[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[3\] GND " "Pin \"escalaVerde\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaVerde[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[4\] GND " "Pin \"escalaVerde\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaVerde[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[0\] GND " "Pin \"escalaAzul\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaAzul[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[1\] GND " "Pin \"escalaAzul\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaAzul[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[2\] GND " "Pin \"escalaAzul\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaAzul[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[3\] GND " "Pin \"escalaAzul\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaAzul[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[4\] GND " "Pin \"escalaAzul\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|escalaAzul[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sincronizacion GND " "Pin \"sincronizacion\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683816596236 "|controladorVGA|sincronizacion"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683816596236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683816596483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683816597660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.map.smsg " "Generated suppressed messages file C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816597757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683816598085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683816598085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonArriba " "No output dependent on input pin \"botonArriba\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816598231 "|controladorVGA|botonArriba"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonAbajo " "No output dependent on input pin \"botonAbajo\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816598231 "|controladorVGA|botonAbajo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonIzquierda " "No output dependent on input pin \"botonIzquierda\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816598231 "|controladorVGA|botonIzquierda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botonDerecha " "No output dependent on input pin \"botonDerecha\"" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683816598231 "|controladorVGA|botonDerecha"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683816598231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683816598236 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683816598236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683816598236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683816598236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683816598311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 08:49:58 2023 " "Processing ended: Thu May 11 08:49:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683816598311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683816598311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683816598311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683816598311 ""}
