I 000051 55 773           1685452955599 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685452955600 2023.05.30 16:22:35)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 787d2679252f296e7b7e61232d7e797e7c7e7c7e7d)
	(_ent
		(_time 1685452955591)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685452955615 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685452955616 2023.05.30 16:22:35)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 888dd686d5dfd99e8f8f91d3dd8e898e8c8e8c8e8d)
	(_ent
		(_time 1685452955610)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685452969805 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685452969806 2023.05.30 16:22:49)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 030255055554521500051a58560502050705070506)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685452969814 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685452969815 2023.05.30 16:22:49)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 030255055554521504041a58560502050705070506)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685453351385 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685453351386 2023.05.30 16:29:11)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 8d8fd9838cdadc9b8e8b94d6d88b8c8b898b898b88)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685453351394 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685453351395 2023.05.30 16:29:11)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 8d8fd9838cdadc9b8a8a94d6d88b8c8b898b898b88)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685454249539 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685454249540 2023.05.30 16:44:09)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code eababab9eebdbbfce9ecf3b1bfecebeceeeceeecef)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685454249549 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685454249550 2023.05.30 16:44:09)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code f9a9a9a9a5aea8effefee0a2acfff8fffdfffdfffc)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685454281571 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685454281572 2023.05.30 16:44:41)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 19184b1e454e480f1a1f00424c1f181f1d1f1d1f1c)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685454281581 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685454281582 2023.05.30 16:44:41)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 19184b1e454e480f1e1d00424c1f181f1d1f1d1f1c)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685454359524 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685454359525 2023.05.30 16:45:59)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 9acdc8959ecdcb8c999c83c1cf9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685454359533 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685454359534 2023.05.30 16:45:59)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 9acdc8959ecdcb8c9d9583c1cf9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685454418178 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685454418179 2023.05.30 16:46:58)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code aaa4f5fdaefdfbbca9acb3f1ffacabacaeacaeacaf)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685454418188 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685454418189 2023.05.30 16:46:58)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code bab4e5eebeedebacbdeda3e1efbcbbbcbebcbebcbf)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685454503601 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685454503602 2023.05.30 16:48:23)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 580a095b050f094e5b5e41030d5e595e5c5e5c5e5d)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685454503610 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685454503611 2023.05.30 16:48:23)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 683a3968353f397e6f3f71333d6e696e6c6e6c6e6d)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 773           1685454534581 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685454534582 2023.05.30 16:48:54)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 61623761353630776267783a346760676567656764)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1593          1685454534590 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685454534591 2023.05.30 16:48:54)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 70732671252721667727692b257671767476747675)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 89(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 773           1685455313036 Behavioral
(_unit VHDL(onebitadder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685455313037 2023.05.30 17:01:53)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 363361336561672035302f6d633037303230323033)
	(_ent
		(_time 1685452955590)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1756          1685455313045 Behavioral
(_unit VHDL(onebitadder_tb 0 25(behavioral 0 28))
	(_version vef)
	(_time 1685455313046 2023.05.30 17:01:53)
	(_source(\../src/OneBitAdder.vhd\))
	(_parameters tan)
	(_code 454012471512145340465c1e104344434143414340)
	(_ent
		(_time 1685452955609)
	)
	(_comp
		(OneBitAdder
			(_object
				(_port(_int A -1 0 32(_ent (_in))))
				(_port(_int B -1 0 32(_ent (_in))))
				(_port(_int Cin -1 0 32(_ent (_in))))
				(_port(_int Sum -1 0 33(_ent (_out))))
				(_port(_int Cout -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 43(_comp OneBitAdder)
		(_port
			((A)(A_TB))
			((B)(B_TB))
			((Cin)(Cin_TB))
			((Sum)(Sum_TB))
			((Cout)(Cout_TB))
		)
		(_use(_ent . OneBitAdder)
		)
	)
	(_object
		(_sig(_int A_TB -1 0 38(_arch(_uni))))
		(_sig(_int B_TB -1 0 38(_arch(_uni))))
		(_sig(_int Cin_TB -1 0 38(_arch(_uni))))
		(_sig(_int Sum_TB -1 0 39(_arch(_uni))))
		(_sig(_int Cout_TB -1 0 39(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)))))
			(assertion(_arch 1 0 107(_prcs(_wait_for)(_mon)(_read(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540352613 1818845542 25701)
		(1953719636 1935762208 540418149 1818845542 25701)
		(1953719636 1935762208 540483685 1818845542 25701)
		(1953719636 1935762208 540549221 1818845542 25701)
		(543976513 1953719668 1935762208 1881174885 1702064993 100)
	)
	(_model . Behavioral 2 -1)
)
I 000044 55 2681          1692701505655 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692701505656 2023.08.22 13:51:45)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 0e5c52085d585f1b5c0a195456090a08060b58085a)
	(_ent
		(_time 1692701505648)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_implicit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000048 55 1926          1692701505686 tb_arch
(_unit VHDL(ifu_with_memory_tb 0 75(tb_arch 0 78))
	(_version vef)
	(_time 1692701505687 2023.08.22 13:51:45)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 2d7f71297f7b7c387f283a77752a292b25287b2b79)
	(_ent
		(_time 1692701505679)
	)
	(_comp
		(ifu_with_memory
			(_object
				(_port(_int clk -1 0 86(_ent (_in))))
				(_port(_int reset -1 0 87(_ent (_in))))
				(_port(_int pc 2 0 88(_ent (_in))))
				(_port(_int instruction 3 0 89(_ent (_out))))
			)
		)
	)
	(_inst uut 0 96(_comp ifu_with_memory)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instruction)(instruction))
		)
		(_use(_ent . ifu_with_memory)
		)
	)
	(_object
		(_sig(_int clk -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 80(_arch(_uni((i 3))))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 0 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 1 0 82(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 89(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 115(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1953721929 1952675186 544108393 1836280173 1751348321)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463235 33751555 50528771 33686275 50463491 33751811 50529027 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2399          1692701505793 tb_arch
(_unit VHDL(memory_unit_tb 0 60(tb_arch 0 63))
	(_version vef)
	(_time 1692701505794 2023.08.22 13:51:45)
	(_source(\../src/MemoryUnit.vhd\))
	(_parameters tan)
	(_code 9bc99a94cccc9b8dc9ce89c0c39ecd9c9e9dce9d92)
	(_ent
		(_time 1692701505784)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 73(_ent((i 1024)))))
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int reset -1 0 77(_ent (_in))))
				(_port(_int address 2 0 78(_ent (_in))))
				(_port(_int read_data 3 0 79(_ent (_out))))
				(_port(_int write_data 3 0 80(_ent (_in))))
				(_port(_int write_enable -1 0 81(_ent (_in))))
			)
		)
	)
	(_inst uut 0 88(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(address))
			((read_data)(read_data))
			((write_data)(write_data))
			((write_enable)(write_enable))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 65(_arch(_uni((i 3))))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 66(_array -1((_dto i 9 i 0)))))
		(_sig(_int address 0 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int read_data 1 0 67(_arch(_uni))))
		(_sig(_int write_data 1 0 68(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int write_enable -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{9~downto~0}~132 0 78(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 79(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__102(_arch 0 0 102(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 112(_prcs(_wait_for)(_trgt(1)(2)(5))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1684104530 1952539680 1768759393 1952542067 26723)
		(33686018 33686018 770)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1684104530 1952539680 1768759393 1952542067 1629513827 1919251558 1769109280 25972)
	)
	(_model . tb_arch 2 -1)
)
V 000044 55 1393          1692701505845 rtl
(_unit VHDL(idu 0 5(rtl 0 18))
	(_version vef)
	(_time 1692701505846 2023.08.22 13:51:45)
	(_source(\../src/InstructionDecodeUnit.vhd\))
	(_parameters tan)
	(_code c99b959cc49f98dfc2cadd929dcfc0cfcdcecccfc0)
	(_ent
		(_time 1692701505837)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 2 0 11(_ent(_out))))
		(_port(_int rs2 2 0 12(_ent(_out))))
		(_port(_int rd 2 0 13(_ent(_out))))
		(_port(_int imm 0 0 14(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(3)(4)(5)(6)(7))(_sens(0)(1)(2(d_31_0))(2(d_11_7))(2(d_24_20))(2(d_19_15))(2(d_6_0)))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000048 55 2511          1692701505867 tb_arch
(_unit VHDL(idu_tb 0 44(tb_arch 0 47))
	(_version vef)
	(_time 1692701505868 2023.08.22 13:51:45)
	(_source(\../src/InstructionDecodeUnit.vhd\))
	(_parameters tan)
	(_code e9bbb5bae4bfb8fcbbe6fdb3baefe0efedeeececbf)
	(_ent
		(_time 1692701505857)
	)
	(_comp
		(idu
			(_object
				(_port(_int clk -1 0 59(_ent (_in))))
				(_port(_int reset -1 0 60(_ent (_in))))
				(_port(_int instruction 3 0 61(_ent (_in))))
				(_port(_int opcode 4 0 62(_ent (_out))))
				(_port(_int rs1 5 0 63(_ent (_out))))
				(_port(_int rs2 5 0 64(_ent (_out))))
				(_port(_int rd 5 0 65(_ent (_out))))
				(_port(_int imm 3 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 73(_comp idu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(instruction))
			((opcode)(opcode))
			((rs1)(rs1))
			((rs2)(rs2))
			((rd)(rd))
			((imm)(imm))
		)
		(_use(_ent . idu)
		)
	)
	(_object
		(_sig(_int clk -1 0 48(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 49(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 0 0 50(_arch(_uni(_string \"00000001001000110100010101100111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 51(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 52(_arch(_uni))))
		(_sig(_int rs2 2 0 53(_arch(_uni))))
		(_sig(_int rd 2 0 54(_arch(_uni))))
		(_sig(_int imm 0 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 62(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~136 0 63(_array -1((_dto i 4 i 0)))))
		(_prcs
			(line__86(_arch 0 0 86(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 96(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33751554 50528770 33686274 50463490 33751810 50529026)
		(33686018 197122)
		(1868787791 1830839652 1634562921 6841204)
		(33686018 3)
		(540111730 1836280173 1751348321)
		(33751554 3)
		(540177266 1836280173 1751348321)
		(33686274 2)
		(1830839410 1634562921 6841204)
		(1701670217 1952541028 1635131493 543520108 1836280173 1751348321)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701505987 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 61))
	(_version vef)
	(_time 1692701505988 2023.08.22 13:51:45)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code 56040554580007430553420c055053515e51535300)
	(_ent
		(_time 1692701505978)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int opcode 2 0 75(_ent (_in))))
				(_port(_int rs1_data 3 0 76(_ent (_in))))
				(_port(_int rs2_data 3 0 77(_ent (_in))))
				(_port(_int imm 3 0 78(_ent (_in))))
				(_port(_int alu_result 3 0 79(_ent (_out))))
				(_port(_int zero_flag -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst uut 0 87(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 63(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 64(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 65(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 66(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 68(_arch(_uni))))
		(_sig(_int zero_flag -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 110(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
V 000044 55 1196          1692701506040 rtl
(_unit VHDL(control_unit 0 5(rtl 0 20))
	(_version vef)
	(_time 1692701506041 2023.08.22 13:51:46)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 95c7c09ac6c2948292c787cf9293c690c3929093c0)
	(_ent
		(_time 1692701506031)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_port(_int reg_dst -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 1 0 9(_ent(_out))))
		(_port(_int mem_read -1 0 10(_ent(_out))))
		(_port(_int mem_write -1 0 11(_ent(_out))))
		(_port(_int reg_write -1 0 12(_ent(_out))))
		(_port(_int mem_to_reg -1 0 13(_ent(_out))))
		(_port(_int branch -1 0 14(_ent(_out))))
		(_port(_int alu_src -1 0 15(_ent(_out))))
		(_port(_int jump -1 0 16(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197378)
		(33686274 197378)
		(131586)
	)
	(_model . rtl 1 -1)
)
V 000048 55 2933          1692701506062 tb_arch
(_unit VHDL(control_unit_tb 0 70(tb_arch 0 73))
	(_version vef)
	(_time 1692701506063 2023.08.22 13:51:46)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code a4f6f1f3f6f3a5b3a5f6b6fea3a2f7a1f2a3a1a2f1)
	(_ent
		(_time 1692701506052)
	)
	(_comp
		(control_unit
			(_object
				(_port(_int opcode 2 0 87(_ent (_in))))
				(_port(_int reg_dst -1 0 88(_ent (_out))))
				(_port(_int alu_op 3 0 89(_ent (_out))))
				(_port(_int mem_read -1 0 90(_ent (_out))))
				(_port(_int mem_write -1 0 91(_ent (_out))))
				(_port(_int reg_write -1 0 92(_ent (_out))))
				(_port(_int mem_to_reg -1 0 93(_ent (_out))))
				(_port(_int branch -1 0 94(_ent (_out))))
				(_port(_int alu_src -1 0 95(_ent (_out))))
				(_port(_int jump -1 0 96(_ent (_out))))
			)
		)
	)
	(_inst uut 0 103(_comp control_unit)
		(_port
			((opcode)(opcode))
			((reg_dst)(reg_dst))
			((alu_op)(alu_op))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
			((branch)(branch))
			((alu_src)(alu_src))
			((jump)(jump))
		)
		(_use(_ent . control_unit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 74(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 74(_arch(_uni(_string \"0000011"\)))))
		(_sig(_int reg_dst -1 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 1 0 76(_arch(_uni))))
		(_sig(_int mem_read -1 0 77(_arch(_uni))))
		(_sig(_int mem_write -1 0 78(_arch(_uni))))
		(_sig(_int reg_write -1 0 79(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 80(_arch(_uni))))
		(_sig(_int branch -1 0 81(_arch(_uni))))
		(_sig(_int alu_src -1 0 82(_arch(_uni))))
		(_sig(_int jump -1 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 87(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 89(_array -1((_dto i 2 i 0)))))
		(_prcs
			(stim_gen(_arch 0 0 118(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197378)
		(1600611698 544502628 1852270963 1830841441 1634562921 6841204)
		(131586)
		(1601530977 1931505775 1634625385 1768759404 1952542067 26723)
		(1601004909 1684104562 1734964000 543973742 1836280173 1751348321)
		(1601004909 1953067639 1769152613 1818324583 1936289056 1668571501 104)
		(1600611698 1953067639 1769152613 1818324583 1936289056 1668571501 104)
		(1601004909 1918857076 1931503461 1634625385 1768759404 1952542067 26723)
		(1851880034 1931503715 1634625385 1768759404 1952542067 26723)
		(1601530977 543388275 1852270963 1830841441 1634562921 6841204)
		(1886221674 1734964000 543973742 1836280173 1751348321)
		(33686274 197378)
		(33751555 197379)
	)
	(_model . tb_arch 1 -1)
)
V 000044 55 1744          1692701602082 rtl
(_unit VHDL(memory_unit 0 5(rtl 0 19))
	(_version vef)
	(_time 1692701602083 2023.08.22 13:53:22)
	(_source(\../src/MemoryUnit.vhd\))
	(_parameters tan)
	(_code b4b7e6e0b5e3b4a2e1b6a6efecb1e2b3b1b2e1b2bd)
	(_ent
		(_time 1692701505758)
	)
	(_object
		(_gen(_int MEM_SIZE -1 0 7 \1024\ (_ent gms((i 1024)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in))))
		(_type(_int ~UNSIGNED{9~downto~0}~12 0 12(_array -2((_dto i 9 i 0)))))
		(_port(_int address 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -2((_dto i 31 i 0)))))
		(_port(_int read_data 1 0 13(_ent(_out))))
		(_port(_int write_data 1 0 14(_ent(_in))))
		(_port(_int write_enable -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int memory_array 0 20(_array 2((_to i 0 c 2)))))
		(_sig(_int memory 3 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_trgt(6(1))(6(0))))))
			(line__37(_arch 1 0 37(_prcs(_trgt(6)(3))(_sens(0)(6)(1)(2)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 3 -1)
)
V 000048 55 2399          1692701602105 tb_arch
(_unit VHDL(memory_unit_tb 0 60(tb_arch 0 63))
	(_version vef)
	(_time 1692701602106 2023.08.22 13:53:22)
	(_source(\../src/MemoryUnit.vhd\))
	(_parameters tan)
	(_code d3d08181d584d3c58186c1888bd685d4d6d586d5da)
	(_ent
		(_time 1692701505783)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 73(_ent((i 1024)))))
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int reset -1 0 77(_ent (_in))))
				(_port(_int address 2 0 78(_ent (_in))))
				(_port(_int read_data 3 0 79(_ent (_out))))
				(_port(_int write_data 3 0 80(_ent (_in))))
				(_port(_int write_enable -1 0 81(_ent (_in))))
			)
		)
	)
	(_inst uut 0 88(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(address))
			((read_data)(read_data))
			((write_data)(write_data))
			((write_enable)(write_enable))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 65(_arch(_uni((i 3))))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 66(_array -1((_dto i 9 i 0)))))
		(_sig(_int address 0 0 66(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int read_data 1 0 67(_arch(_uni))))
		(_sig(_int write_data 1 0 68(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int write_enable -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{9~downto~0}~132 0 78(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 79(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__102(_arch 0 0 102(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 112(_prcs(_wait_for)(_trgt(1)(2)(5))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1684104530 1952539680 1768759393 1952542067 26723)
		(33686018 33686018 770)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1684104530 1952539680 1768759393 1952542067 1629513827 1919251558 1769109280 25972)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701612376 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 61))
	(_version vef)
	(_time 1692701612377 2023.08.22 13:53:32)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code edecbdbfb1bbbcf8bee8f9b7beebe8eae5eae8e8bb)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int opcode 2 0 75(_ent (_in))))
				(_port(_int rs1_data 3 0 76(_ent (_in))))
				(_port(_int rs2_data 3 0 77(_ent (_in))))
				(_port(_int imm 3 0 78(_ent (_in))))
				(_port(_int alu_result 3 0 79(_ent (_out))))
				(_port(_int zero_flag -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst uut 0 87(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 63(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 64(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 65(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 66(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 68(_arch(_uni))))
		(_sig(_int zero_flag -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 110(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701633586 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 61))
	(_version vef)
	(_time 1692701633587 2023.08.22 13:53:53)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code cf9dcb9b91999eda9ccadb959cc9cac8c7c8caca99)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int opcode 2 0 75(_ent (_in))))
				(_port(_int rs1_data 3 0 76(_ent (_in))))
				(_port(_int rs2_data 3 0 77(_ent (_in))))
				(_port(_int imm 3 0 78(_ent (_in))))
				(_port(_int alu_result 3 0 79(_ent (_out))))
				(_port(_int zero_flag -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst uut 0 87(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 63(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 64(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 65(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 66(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 68(_arch(_uni))))
		(_sig(_int zero_flag -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 110(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701649440 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 61))
	(_version vef)
	(_time 1692701649441 2023.08.22 13:54:09)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code b3b5e0e6b8e5e2a6e0b6a7e9e0b5b6b4bbb4b6b6e5)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int opcode 2 0 75(_ent (_in))))
				(_port(_int rs1_data 3 0 76(_ent (_in))))
				(_port(_int rs2_data 3 0 77(_ent (_in))))
				(_port(_int imm 3 0 78(_ent (_in))))
				(_port(_int alu_result 3 0 79(_ent (_out))))
				(_port(_int zero_flag -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst uut 0 87(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 63(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 64(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 65(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 66(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 68(_arch(_uni))))
		(_sig(_int zero_flag -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 110(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701700060 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 61))
	(_version vef)
	(_time 1692701700061 2023.08.22 13:55:00)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code 74267474782225612771602e277271737c73717122)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 73(_ent (_in))))
				(_port(_int reset -1 0 74(_ent (_in))))
				(_port(_int opcode 2 0 75(_ent (_in))))
				(_port(_int rs1_data 3 0 76(_ent (_in))))
				(_port(_int rs2_data 3 0 77(_ent (_in))))
				(_port(_int imm 3 0 78(_ent (_in))))
				(_port(_int alu_result 3 0 79(_ent (_out))))
				(_port(_int zero_flag -1 0 80(_ent (_out))))
			)
		)
	)
	(_inst uut 0 87(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 62(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 63(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 64(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 64(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 65(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 66(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 68(_arch(_uni))))
		(_sig(_int zero_flag -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 110(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701851183 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 65))
	(_version vef)
	(_time 1692701851184 2023.08.22 13:57:31)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code c9cdcf9dc89f98dc9accdd939acfcccec1cecccc9f)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int opcode 2 0 79(_ent (_in))))
				(_port(_int rs1_data 3 0 80(_ent (_in))))
				(_port(_int rs2_data 3 0 81(_ent (_in))))
				(_port(_int imm 3 0 82(_ent (_in))))
				(_port(_int alu_result 3 0 83(_ent (_out))))
				(_port(_int zero_flag -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst uut 0 91(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 67(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 68(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 69(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 70(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 72(_arch(_uni))))
		(_sig(_int zero_flag -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 80(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__104(_arch 0 0 104(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 114(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701875188 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 65))
	(_version vef)
	(_time 1692701875189 2023.08.22 13:57:55)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code 89878d8688dfd89cda8c9dd3da8f8c8e818e8c8cdf)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int opcode 2 0 79(_ent (_in))))
				(_port(_int rs1_data 3 0 80(_ent (_in))))
				(_port(_int rs2_data 3 0 81(_ent (_in))))
				(_port(_int imm 3 0 82(_ent (_in))))
				(_port(_int alu_result 3 0 83(_ent (_out))))
				(_port(_int zero_flag -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst uut 0 91(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 67(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 68(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 69(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 70(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 72(_arch(_uni))))
		(_sig(_int zero_flag -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 80(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__104(_arch 0 0 104(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 114(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 2574          1692701897693 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 65))
	(_version vef)
	(_time 1692701897694 2023.08.22 13:58:17)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code 6d3f616c313b3c783e6879373e6b686a656a68683b)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int opcode 2 0 79(_ent (_in))))
				(_port(_int rs1_data 3 0 80(_ent (_in))))
				(_port(_int rs2_data 3 0 81(_ent (_in))))
				(_port(_int imm 3 0 82(_ent (_in))))
				(_port(_int alu_result 3 0 83(_ent (_out))))
				(_port(_int zero_flag -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst uut 0 91(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 67(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 68(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 69(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 70(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 72(_arch(_uni))))
		(_sig(_int zero_flag -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 80(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__104(_arch 0 0 104(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 114(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
V 000044 55 1663          1692702046848 rtl
(_unit VHDL(exu 0 5(rtl 0 18))
	(_version vef)
	(_time 1692702046849 2023.08.22 14:00:46)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code 11151417184740071710094a451714161916141714)
	(_ent
		(_time 1692701505921)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rs1_data 1 0 10(_ent(_in))))
		(_port(_int rs2_data 1 0 11(_ent(_in))))
		(_port(_int imm 1 0 12(_ent(_in))))
		(_port(_int alu_result 1 0 13(_ent(_out))))
		(_port(_int zero_flag -1 0 14(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 19(_arch(_uni))))
		(_sig(_int is_zero -1 0 20(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(9)(6)(7))(_sens(0)(1)(8)(9)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 131586)
		(50528770 131586)
		(50463234 131587)
		(33751554 131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000048 55 2574          1692702046869 tb_arch
(_unit VHDL(exu_tb 0 58(tb_arch 0 65))
	(_version vef)
	(_time 1692702046870 2023.08.22 14:00:46)
	(_source(\../src/ExecutionUnit.vhd\))
	(_parameters tan)
	(_code 31353435386760246234256b623734363936343467)
	(_ent
		(_time 1692701505977)
	)
	(_comp
		(exu
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int reset -1 0 78(_ent (_in))))
				(_port(_int opcode 2 0 79(_ent (_in))))
				(_port(_int rs1_data 3 0 80(_ent (_in))))
				(_port(_int rs2_data 3 0 81(_ent (_in))))
				(_port(_int imm 3 0 82(_ent (_in))))
				(_port(_int alu_result 3 0 83(_ent (_out))))
				(_port(_int zero_flag -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst uut 0 91(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(opcode))
			((rs1_data)(rs1_data))
			((rs2_data)(rs2_data))
			((imm)(imm))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_object
		(_sig(_int clk -1 0 66(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 67(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 68(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 0 0 68(_arch(_uni(_string \"0001000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int rs1_data 1 0 69(_arch(_uni(_string \"00000000000000000000000000001010"\)))))
		(_sig(_int rs2_data 1 0 70(_arch(_uni(_string \"00000000000000000000000000000101"\)))))
		(_sig(_int imm 1 0 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int alu_result 1 0 72(_arch(_uni))))
		(_sig(_int zero_flag -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 80(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__104(_arch 0 0 104(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 114(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027)
		(542460993 1970496882 1830843500 1634562921 6841204)
		(1869768026 1634493984 1768759399 1952542067 26723)
		(50528770 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000044 55 2690          1692702053884 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692702053885 2023.08.22 14:00:53)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 989dc39796cec98dca9c8fc2c09f9c9e909dce9ecc)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000048 55 1926          1692702053895 tb_arch
(_unit VHDL(ifu_with_memory_tb 0 75(tb_arch 0 78))
	(_version vef)
	(_time 1692702053896 2023.08.22 14:00:53)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 989dc39796cec98dca9d8fc2c09f9c9e909dce9ecc)
	(_ent
		(_time 1692701505678)
	)
	(_comp
		(ifu_with_memory
			(_object
				(_port(_int clk -1 0 86(_ent (_in))))
				(_port(_int reset -1 0 87(_ent (_in))))
				(_port(_int pc 2 0 88(_ent (_in))))
				(_port(_int instruction 3 0 89(_ent (_out))))
			)
		)
	)
	(_inst uut 0 96(_comp ifu_with_memory)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instruction)(instruction))
		)
		(_use(_ent . ifu_with_memory)
		)
	)
	(_object
		(_sig(_int clk -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 80(_arch(_uni((i 3))))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 0 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 1 0 82(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 88(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 89(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stim_gen(_arch 1 0 115(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1953721929 1952675186 544108393 1836280173 1751348321)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463235 33751555 50528771 33686275 50463491 33751811 50529027 33686018)
	)
	(_model . tb_arch 2 -1)
)
V 000044 55 1720          1692702535795 rtl
(_unit VHDL(reg_file 0 5(rtl 0 22))
	(_version vef)
	(_time 1692702535796 2023.08.22 14:08:55)
	(_source(\../src/RegFile.vhd\))
	(_parameters tan)
	(_code 0b050f0d5c5c581e5f591d51530d580d0e0c090d0e)
	(_ent
		(_time 1692702535789)
	)
	(_object
		(_gen(_int NUM_REGISTERS -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -2((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 12(_ent(_in))))
		(_port(_int read_reg2 0 0 13(_ent(_in))))
		(_port(_int write_reg 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -2((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 15(_ent(_in))))
		(_port(_int write_enable -2 0 16(_ent(_in))))
		(_port(_int read_data1 1 0 17(_ent(_out))))
		(_port(_int read_data2 1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -2((_dto i 31 i 0)))))
		(_type(_int reg_array 0 23(_array 2((_to i 0 c 1)))))
		(_sig(_int registers 3 0 24(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(9)(7)(8))(_sens(0)(1)(9)(2)(3)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (9)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000044 55 5428          1692702618139 rtl
(_unit VHDL(riscv_core 0 5(rtl 0 1))
	(_version vef)
	(_time 1692702618140 2023.08.22 14:10:18)
	(_source(\../src/RiscvCore.vhd\))
	(_parameters tan)
	(_code b2e1b7e6b9e4e5a4b8b1a4ebb5b4b1b4e4b5b0b4b7)
	(_ent
		(_time 1692702127665)
	)
	(_comp
		(ifu_with_memory
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int pc 4 0 29(_ent (_in))))
				(_port(_int instruction 5 0 30(_ent (_out))))
			)
		)
		(idu
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 37(_ent (_in))))
				(_port(_int instruction 6 0 38(_ent (_in))))
				(_port(_int opcode 7 0 39(_ent (_out))))
				(_port(_int rs1 8 0 40(_ent (_out))))
				(_port(_int rs2 8 0 41(_ent (_out))))
				(_port(_int rd 8 0 42(_ent (_out))))
				(_port(_int imm 6 0 43(_ent (_out))))
			)
		)
		(exu
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 50(_ent (_in))))
				(_port(_int opcode 9 0 51(_ent (_in))))
				(_port(_int rs1_data 10 0 52(_ent (_in))))
				(_port(_int rs2_data 10 0 53(_ent (_in))))
				(_port(_int imm 10 0 54(_ent (_in))))
				(_port(_int alu_result 10 0 55(_ent (_out))))
				(_port(_int zero_flag -1 0 56(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int reset -1 0 63(_ent (_in))))
				(_port(_int read_reg1 11 0 64(_ent (_in))))
				(_port(_int read_reg2 11 0 65(_ent (_in))))
				(_port(_int write_reg 11 0 66(_ent (_in))))
				(_port(_int write_data 12 0 67(_ent (_in))))
				(_port(_int write_enable -1 0 68(_ent (_in))))
				(_port(_int read_data1 12 0 69(_ent (_out))))
				(_port(_int read_data2 12 0 70(_ent (_out))))
			)
		)
	)
	(_inst ifu_inst 0 77(_comp ifu_with_memory)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instruction)(fetched_instr))
		)
		(_use(_ent . ifu_with_memory)
		)
	)
	(_inst idu_inst 0 86(_comp idu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((instruction)(fetched_instr))
			((opcode)(decoded_instr(d_6_0)))
			((rs1)(decoded_instr(d_19_15)))
			((rs2)(decoded_instr(d_24_20)))
			((rd)(decoded_instr(d_11_7)))
			((imm)(decoded_instr(d_31_0)))
		)
		(_use(_ent . idu)
		)
	)
	(_inst exu_inst 0 99(_comp exu)
		(_port
			((clk)(clk))
			((reset)(reset))
			((opcode)(decoded_instr(d_6_0)))
			((rs1_data)(reg_file_read_data1))
			((rs2_data)(reg_file_read_data2))
			((imm)(decoded_instr(d_31_0)))
			((alu_result)(alu_result))
			((zero_flag)(zero_flag))
		)
		(_use(_ent . exu)
		)
	)
	(_inst reg_file_inst 0 112(_comp reg_file)
		(_port
			((clk)(clk))
			((reset)(reset))
			((read_reg1)(decoded_instr(d_19_15)))
			((read_reg2)(decoded_instr(d_24_20)))
			((write_reg)(decoded_instr(d_11_7)))
			((write_data)(alu_result))
			((write_enable)(reg_write))
			((read_data1)(reg_file_read_data1))
			((read_data2)(reg_file_read_data2))
		)
		(_use(_ent . reg_file)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 2(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 0 0 2(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 3(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 1 0 3(_arch(_uni))))
		(_sig(_int fetched_instr 1 0 4(_arch(_uni))))
		(_sig(_int decoded_instr 1 0 5(_arch(_uni))))
		(_sig(_int alu_result 1 0 6(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 7(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 2 0 7(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 8(_arch(_uni))))
		(_sig(_int mem_write_data 1 0 9(_arch(_uni))))
		(_sig(_int write_enable -1 0 10(_arch(_uni))))
		(_sig(_int reg_write -1 0 11(_arch(_uni))))
		(_sig(_int reg_dst -1 0 12(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 13(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 3 0 13(_arch(_uni))))
		(_sig(_int mem_read -1 0 14(_arch(_uni))))
		(_sig(_int mem_write -1 0 15(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 16(_arch(_uni))))
		(_sig(_int branch -1 0 17(_arch(_uni))))
		(_sig(_int alu_src -1 0 18(_arch(_uni))))
		(_sig(_int jump -1 0 19(_arch(_uni))))
		(_sig(_int reg_file_read_data1 1 0 20(_arch(_uni))))
		(_sig(_int reg_file_read_data2 1 0 21(_arch(_uni))))
		(_sig(_int zero_flag -1 0 22(_arch(_uni))))
		(_type(_int ~UNSIGNED{31~downto~0}~133 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 40(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~139 0 51(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1311 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1313 0 64(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1315 0 67(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_simple))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . rtl 1 -1)
)
I 000044 55 2690          1692703033008 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692703033009 2023.08.22 14:17:13)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 4d49174f1f1b1c581f495a17154a494b45481b4b19)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 2690          1692703188778 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692703188779 2023.08.22 14:19:48)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code c3cd9996c69592d691c7d4999bc4c7c5cbc695c597)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 2690          1692703221311 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692703221312 2023.08.22 14:20:21)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code d6d08d84d68087c384d2c18c8ed1d2d0ded380d082)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 2690          1692703282340 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692703282341 2023.08.22 14:21:22)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 3d6d65386f6b6c286f392a67653a393b35386b3b69)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000044 55 2690          1692703337924 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692703337925 2023.08.22 14:22:17)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 580a525b560e094d0a5c4f02005f5c5e505d0e5e0c)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000048 55 1969          1692703337930 tb_arch
(_unit VHDL(ifu_with_memory_tb 0 75(tb_arch 0 78))
	(_version vef)
	(_time 1692703337931 2023.08.22 14:22:17)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 580a525b560e094d0a5d4f02005f5c5e505d0e5e0c)
	(_ent
		(_time 1692701505678)
	)
	(_comp
		(ifu_with_memory
			(_object
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int pc 5 0 93(_ent (_in))))
				(_port(_int instruction 6 0 94(_ent (_out))))
			)
		)
	)
	(_inst uut 0 101(_comp ifu_with_memory)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instruction)(instruction))
		)
		(_use(_ent . ifu_with_memory)
		)
	)
	(_object
		(_sig(_int clk -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 80(_arch(_uni((i 3))))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 0 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 83(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array_t 0 83(_array 2((_uto i 0 i 2147483647)))))
		(_type(_int ~memory_array_t{0~to~15}~13 0 84(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 4 0 84(_arch(_uni((0(_string \"00010011000000010000000000000000"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~135 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 94(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__110(_arch 0 0 110(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(line__120(_arch 1 0 120(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
V 000044 55 2690          1692703348445 rtl
(_unit VHDL(ifu_with_memory 0 5(rtl 0 14))
	(_version vef)
	(_time 1692703348446 2023.08.22 14:22:28)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 7b2b217a2f2d2a6e297f6c21237c7f7d737e2d7d2f)
	(_ent
		(_time 1692701505647)
	)
	(_comp
		(memory_unit
			(_object
				(_gen(_int MEM_SIZE -2 0 22(_ent((i 1024)))))
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 26(_ent (_in))))
				(_port(_int address 5 0 27(_ent (_in))))
				(_port(_int read_data 6 0 28(_ent (_out))))
				(_port(_int write_data 6 0 29(_ent (_in))))
				(_port(_int write_enable -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst memory_inst 0 37(_comp memory_unit)
		(_gen
			((MEM_SIZE)((i 1024)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address)(mem_address))
			((read_data)(mem_read_data))
			((write_data)((_others(i 2))))
			((write_enable)((i 2)))
		)
		(_use(_ent . memory_unit)
			(_gen
				((MEM_SIZE)((i 1024)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((address)(address))
				((read_data)(read_data))
				((write_data)(write_data))
				((write_enable)(write_enable))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 10(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_pc 2 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int fetched_instr 3 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~13 0 17(_array -1((_dto i 9 i 0)))))
		(_sig(_int mem_address 4 0 17(_arch(_uni))))
		(_sig(_int mem_read_data 3 0 18(_arch(_uni))))
		(_type(_int ~UNSIGNED{9~downto~0}~133 0 27(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~135 0 28(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(4)(5)(6)(3))(_sens(0)(1)(5)(7)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
V 000048 55 1969          1692703348451 tb_arch
(_unit VHDL(ifu_with_memory_tb 0 75(tb_arch 0 78))
	(_version vef)
	(_time 1692703348452 2023.08.22 14:22:28)
	(_source(\../src/InstructionFetchUnit.vhd\))
	(_parameters tan)
	(_code 7b2b217a2f2d2a6e297e6c21237c7f7d737e2d7d2f)
	(_ent
		(_time 1692701505678)
	)
	(_comp
		(ifu_with_memory
			(_object
				(_port(_int clk -1 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int pc 5 0 93(_ent (_in))))
				(_port(_int instruction 6 0 94(_ent (_out))))
			)
		)
	)
	(_inst uut 0 101(_comp ifu_with_memory)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instruction)(instruction))
		)
		(_use(_ent . ifu_with_memory)
		)
	)
	(_object
		(_sig(_int clk -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 80(_arch(_uni((i 3))))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 0 0 81(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 1 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~133 0 83(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array_t 0 83(_array 2((_uto i 0 i 2147483647)))))
		(_type(_int ~memory_array_t{0~to~15}~13 0 84(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 4 0 84(_arch(_uni((0(_string \"00010011000000010000000000000000"\))(_others(_others(i 2))))))))
		(_type(_int ~UNSIGNED{31~downto~0}~135 0 93(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~137 0 94(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__110(_arch 0 0 110(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(line__120(_arch 1 0 120(_prcs(_wait_for)(_trgt(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1214          1692705156321 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692705156322 2023.08.22 14:52:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 7e71757f7e2829697b706c252a787d797a78777828)
	(_ent
		(_time 1692705156319)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692705160782 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692705160783 2023.08.22 14:52:40)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e3b4e9b0b5b5b4f4e6edf1b8b7e5e0e4e7e5eae5b5)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692705231126 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692705231127 2023.08.22 14:53:51)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code abffa4fcacfdfcbcaea5b9f0ffada8acafada2adfd)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692705426562 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692705426563 2023.08.22 14:57:06)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 184c131f454e4f0f1d160a434c1e1b1f1c1e111e4e)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692705477595 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692705477596 2023.08.22 14:57:57)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6f6e6f6f6c3938786a617d343b696c686b69666939)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692705494996 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692705494997 2023.08.22 14:58:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6e3a336e6e3839796b607c353a686d696a68676838)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692706068732 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706068733 2023.08.22 15:07:48)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9495c89bc5c2c383919a86cfc092979390929d92c2)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1214          1692706133505 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706133506 2023.08.22 15:08:53)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9293c99dc5c4c585979c80c9c694919596949b94c4)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1706          1692706133511 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692706133512 2023.08.22 15:08:53)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code a1a0faf6f5f7f6b6a4f2b3faf5a7a2a6a5a7a8a7f7)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 41(_ent (_in))))
				(_port(_int address 1 0 42(_ent (_in))))
				(_port(_int instruction 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst im 0 56(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 0 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 46(_array 2((_to i 0 i 1023)))))
		(_sig(_int tb_memory 3 0 47(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__53(_arch 1 0 53(_assignment(_trgt(0))(_sens(0)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1214          1692706209830 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706209831 2023.08.22 15:10:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code baedb6eebeecedadbfb4a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3(0))))))
			(line__20(_arch 1 0 20(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1706          1692706209844 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692706209845 2023.08.22 15:10:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c99ec59c959f9edecc9adb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 41(_ent (_in))))
				(_port(_int address 1 0 42(_ent (_in))))
				(_port(_int instruction 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst im 0 56(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 36(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 0 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 46(_array 2((_to i 0 i 1023)))))
		(_sig(_int tb_memory 3 0 47(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__53(_arch 1 0 53(_assignment(_trgt(0))(_sens(0)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1346          1692706511573 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706511574 2023.08.22 15:15:11)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 70727971252627677570622b247673777476797626)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1346          1692706526612 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706526613 2023.08.22 15:15:26)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 27267c23757170302227357c7321242023212e2171)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1346          1692706556516 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706556517 2023.08.22 15:15:56)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f9aaa6a9a5afaeeefcf9eba2adfffafefdfff0ffaf)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1346          1692706577775 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706577776 2023.08.22 15:16:17)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0b09010d0c5d5c1c0e0b19505f0d080c0f0d020d5d)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1478          1692706577781 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 33))
	(_version vef)
	(_time 1692706577782 2023.08.22 15:16:17)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0b09010d0c5d5c1c0e0b19505f0d080c0f0d020d5d)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int address 0 0 36(_ent (_in))))
				(_port(_int instruction 0 0 37(_ent (_out))))
			)
		)
	)
	(_inst im 0 48(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 40(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1346          1692706615102 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706615103 2023.08.22 15:16:55)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code db89d689dc8d8cccdedbc9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1478          1692706615108 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 33))
	(_version vef)
	(_time 1692706615109 2023.08.22 15:16:55)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code db89d689dc8d8cccdedbc9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int address 0 0 36(_ent (_in))))
				(_port(_int instruction 0 0 37(_ent (_out))))
			)
		)
	)
	(_inst im 0 48(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 40(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1346          1692706698376 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692706698377 2023.08.22 15:18:18)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1d1a451a1c4b4a0a181d0f46491b1e1a191b141b4b)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1478          1692706698382 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 33))
	(_version vef)
	(_time 1692706698383 2023.08.22 15:18:18)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1d1a451a1c4b4a0a181d0f46491b1e1a191b141b4b)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int address 0 0 36(_ent (_in))))
				(_port(_int instruction 0 0 37(_ent (_out))))
			)
		)
	)
	(_inst im 0 48(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 40(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1346          1692707273748 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692707273749 2023.08.22 15:27:53)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code acffa4fbaafafbbba9acbef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1478          1692707273754 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 33))
	(_version vef)
	(_time 1692707273755 2023.08.22 15:27:53)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code acffa4fbaafafbbba9acbef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int address 0 0 36(_ent (_in))))
				(_port(_int instruction 0 0 37(_ent (_out))))
			)
		)
	)
	(_inst im 0 48(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 36(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 40(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 42(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(0))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1436          1692707601737 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692707601738 2023.08.22 15:33:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code dc8edc8e8a8b8fcad48ecf8789dad9dbdedbdfdbde)
	(_ent
		(_time 1692707601735)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692707607779 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692707607780 2023.08.22 15:33:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 7b2a287a2c2c286d732968202e7d7e7c797c787c79)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692707747648 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692707747649 2023.08.22 15:35:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cec89f9b9e999dd8c69cdd959bc8cbc9ccc9cdc9cc)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692707761959 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692707761960 2023.08.22 15:36:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b7b5b1e3b5e0e4a1bfe5a4ece2b1b2b0b5b0b4b0b5)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692708170221 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708170222 2023.08.22 15:42:50)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 808fd48e85d7d39688d293dbd58685878287838782)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692708190414 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708190415 2023.08.22 15:43:10)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 6c3f3b6c3a3b3f7a643e7f37396a696b6e6b6f6b6e)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692708201778 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708201779 2023.08.22 15:43:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cbcc989e9c9c98ddc399d8909ecdceccc9ccc8ccc9)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2545          1692708201784 Behavioral
(_unit VHDL(registers_tb 0 39(behavioral 0 42))
	(_version vef)
	(_time 1692708201785 2023.08.22 15:43:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cbcc989e9c9c98ddc0cad8909ecdceccc9ccc8ce9d)
	(_ent
		(_time 1692708170224)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int read_reg1 2 0 51(_ent (_in))))
				(_port(_int read_reg2 2 0 52(_ent (_in))))
				(_port(_int write_reg 2 0 53(_ent (_in))))
				(_port(_int write_data 3 0 54(_ent (_in))))
				(_port(_int reg_write_enable -1 0 55(_ent (_in))))
				(_port(_int read_data1 3 0 56(_ent (_out))))
				(_port(_int read_data2 3 0 57(_ent (_out))))
			)
		)
	)
	(_inst rs 0 71(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 44(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 44(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_read_reg2 0 0 44(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_write_reg 0 0 44(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 45(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int tb_reg_write_enable -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data1 1 0 47(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(0))(_sens(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(1)))))
			(line__64(_arch 2 0 64(_assignment(_trgt(2)))))
			(line__65(_arch 3 0 65(_assignment(_alias((tb_reg_write_enable)(_string \"0"\)))(_trgt(5)))))
			(line__68(_arch 4 0 68(_assignment(_trgt(3)))))
			(line__69(_arch 5 0 69(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1436          1692708410674 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708410675 2023.08.22 15:46:50)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c6c29593c59195d0ce94d59d93c0c3c1c4c1c5c1c4)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1436          1692708421872 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708421873 2023.08.22 15:47:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 89888d8785deda9f81db9ad2dc8f8c8e8b8e8a8e8b)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2612          1692708421878 Behavioral
(_unit VHDL(registers_tb 0 39(behavioral 0 42))
	(_version vef)
	(_time 1692708421879 2023.08.22 15:47:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 89888d8785deda9f82899ad2dc8f8c8e8b8e8a8cdf)
	(_ent
		(_time 1692708170224)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int read_reg1 2 0 51(_ent (_in))))
				(_port(_int read_reg2 2 0 52(_ent (_in))))
				(_port(_int write_reg 2 0 53(_ent (_in))))
				(_port(_int write_data 3 0 54(_ent (_in))))
				(_port(_int reg_write_enable -1 0 55(_ent (_in))))
				(_port(_int read_data1 3 0 56(_ent (_out))))
				(_port(_int read_data2 3 0 57(_ent (_out))))
			)
		)
	)
	(_inst rs 0 72(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 43(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 44(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 44(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_read_reg2 0 0 44(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_write_reg 0 0 44(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 45(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int tb_reg_write_enable -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data1 1 0 47(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(0))(_sens(0)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(4)))))
			(line__64(_arch 2 0 64(_assignment(_trgt(3)))))
			(line__65(_arch 3 0 65(_assignment(_trgt(5)))))
			(line__68(_arch 4 0 68(_assignment(_trgt(1)))))
			(line__69(_arch 5 0 69(_assignment(_trgt(2)))))
			(line__70(_arch 6 0 70(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1436          1692708466563 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708466564 2023.08.22 15:47:46)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 181e1f1f154f4b0e104a0b434d1e1d1f1a1f1b1f1a)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2582          1692708466569 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 41))
	(_version vef)
	(_time 1692708466570 2023.08.22 15:47:46)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 181e1f1f154f4b0e13190b434d1e1d1f1a1f1b1d4e)
	(_ent
		(_time 1692708466567)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 2 0 50(_ent (_in))))
				(_port(_int read_reg2 2 0 51(_ent (_in))))
				(_port(_int write_reg 2 0 52(_ent (_in))))
				(_port(_int write_data 3 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 3 0 55(_ent (_out))))
				(_port(_int read_data2 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst rs 0 71(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 43(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_read_reg2 0 0 43(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_write_reg 0 0 43(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 44(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int tb_reg_write_enable -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data1 1 0 46(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(4)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(5)))))
			(line__67(_arch 4 0 67(_assignment(_trgt(1)))))
			(line__68(_arch 5 0 68(_assignment(_trgt(2)))))
			(line__69(_arch 6 0 69(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1436          1692708748053 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708748054 2023.08.22 15:52:28)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a5a4a7f2a5f2f6b3adf7b6fef0a3a0a2a7a2a6a2a7)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2582          1692708748059 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 41))
	(_version vef)
	(_time 1692708748060 2023.08.22 15:52:28)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b4b5b6e0b5e3e7a2bfb5a7efe1b2b1b3b6b3b7b1e2)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 2 0 50(_ent (_in))))
				(_port(_int read_reg2 2 0 51(_ent (_in))))
				(_port(_int write_reg 2 0 52(_ent (_in))))
				(_port(_int write_data 3 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 3 0 55(_ent (_out))))
				(_port(_int read_data2 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst rs 0 71(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 43(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_read_reg2 0 0 43(_arch(_uni(_string \"00000"\)))))
		(_sig(_int tb_write_reg 0 0 43(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 44(_arch(_uni(_string \"00010010001101000101011001111000"\)))))
		(_sig(_int tb_reg_write_enable -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data1 1 0 46(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(4)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(5)))))
			(line__67(_arch 4 0 67(_assignment(_trgt(1)))))
			(line__68(_arch 5 0 68(_assignment(_trgt(2)))))
			(line__69(_arch 6 0 69(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1436          1692708843844 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708843845 2023.08.22 15:54:03)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d98add8bd58e8acfd18bca828cdfdcdedbdedadedb)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2472          1692708843850 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 41))
	(_version vef)
	(_time 1692708843851 2023.08.22 15:54:03)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d98add8bd58e8acfd2d8ca828cdfdcdedbdedadc8f)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 2 0 50(_ent (_in))))
				(_port(_int read_reg2 2 0 51(_ent (_in))))
				(_port(_int write_reg 2 0 52(_ent (_in))))
				(_port(_int write_data 3 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 3 0 55(_ent (_out))))
				(_port(_int read_data2 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst rs 0 71(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 43(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 43(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 44(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 45(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 46(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(4)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(5)))))
			(line__67(_arch 4 0 67(_assignment(_trgt(1)))))
			(line__68(_arch 5 0 68(_assignment(_trgt(2)))))
			(line__69(_arch 6 0 69(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1436          1692708887189 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708887190 2023.08.22 15:54:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 29262b2d257e7a3f217b3a727c2f2c2e2b2e2a2e2b)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2420          1692708887195 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 41))
	(_version vef)
	(_time 1692708887196 2023.08.22 15:54:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 29262b2d257e7a3f222b3a727c2f2c2e2b2e2a2c7f)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 2 0 50(_ent (_in))))
				(_port(_int read_reg2 2 0 51(_ent (_in))))
				(_port(_int write_reg 2 0 52(_ent (_in))))
				(_port(_int write_data 3 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 3 0 55(_ent (_out))))
				(_port(_int read_data2 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst rs 0 70(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 43(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 43(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 44(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 45(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 46(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(4)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(5)))))
			(line__67(_arch 4 0 67(_assignment(_trgt(1)))))
			(line__68(_arch 5 0 68(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1436          1692708993265 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692708993266 2023.08.22 15:56:33)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8781d08985d0d4918fd594dcd28182808580848085)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2420          1692708993271 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 41))
	(_version vef)
	(_time 1692708993272 2023.08.22 15:56:33)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8781d08985d0d4918c8594dcd281828085808482d1)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 2 0 50(_ent (_in))))
				(_port(_int read_reg2 2 0 51(_ent (_in))))
				(_port(_int write_reg 2 0 52(_ent (_in))))
				(_port(_int write_data 3 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 3 0 55(_ent (_out))))
				(_port(_int read_data2 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst rs 0 70(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 43(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 43(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 44(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 45(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 46(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(4)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(5)))))
			(line__67(_arch 4 0 67(_assignment(_trgt(1)))))
			(line__68(_arch 5 0 68(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1436          1692709029009 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 16))
	(_version vef)
	(_time 1692709029010 2023.08.22 15:57:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2d7b7e297c7a7e3b257f3e76782b282a2f2a2e2a2f)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 17(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2420          1692709029015 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 41))
	(_version vef)
	(_time 1692709029016 2023.08.22 15:57:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2d7b7e297c7a7e3b262f3e76782b282a2f2a2e287b)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 2 0 50(_ent (_in))))
				(_port(_int read_reg2 2 0 51(_ent (_in))))
				(_port(_int write_reg 2 0 52(_ent (_in))))
				(_port(_int write_data 3 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 3 0 55(_ent (_out))))
				(_port(_int read_data2 3 0 56(_ent (_out))))
			)
		)
	)
	(_inst rs 0 70(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 43(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 43(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 43(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 44(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 45(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 46(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 53(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(4)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(5)))))
			(line__67(_arch 4 0 67(_assignment(_trgt(1)))))
			(line__68(_arch 5 0 68(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1201          1692709442005 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692709442006 2023.08.22 16:04:02)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 66366566613036706631223c32603260306164616f)
	(_ent
		(_time 1692709441998)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1201          1692780479013 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692780479014 2023.08.23 11:47:59)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code ede8e8beb8bbbdfbedbaa9b7b9ebb9ebbbeaefeae4)
	(_ent
		(_time 1692709441997)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1945          1692780479038 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692780479039 2023.08.23 11:47:59)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0c090a0a5e5a5c1a0c5f4856580a580a5a0b0e0b05)
	(_ent
		(_time 1692780479029)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1346          1692780612999 Behavioral
(_unit VHDL(instructionmemory 0 5(behavioral 0 11))
	(_version vef)
	(_time 1692780613000 2023.08.23 11:50:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4d48104f4c1b1a5a484d5f16194b4e4a494b444b1b)
	(_ent
		(_time 1692705156318)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 12(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(3(1))))))
			(line__18(_arch 2 0 18(_prcs(_trgt(2))(_sens(0)(3)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1478          1692780613024 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 34))
	(_version vef)
	(_time 1692780613025 2023.08.23 11:50:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6c69316c6a3a3b7b696c7e37386a6f6b686a656a3a)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int address 0 0 37(_ent (_in))))
				(_port(_int instruction 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst im 0 49(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 41(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(0))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1201          1692780616536 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692780616537 2023.08.23 11:50:16)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 181a4e1f114e480e184f5c424c1e4c1e4e1f1a1f11)
	(_ent
		(_time 1692709441997)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1945          1692780616553 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692780616554 2023.08.23 11:50:16)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 37356132316167213764736d63316331613035303e)
	(_ent
		(_time 1692780479028)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1201          1692780710135 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692780710136 2023.08.23 11:51:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code c296ce97c19492d4c295869896c496c494c5c0c5cb)
	(_ent
		(_time 1692709441997)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1850          1692780710141 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692780710142 2023.08.23 11:51:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code c296ce97c19492d4c291869896c496c494c5c0c5cb)
	(_ent
		(_time 1692780479028)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1201          1692780748080 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692780748081 2023.08.23 11:52:28)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code f3f1a4a3f1a5a3e5f3a4b7a9a7f5a7f5a5f4f1f4fa)
	(_ent
		(_time 1692709441997)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1850          1692780748086 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692780748087 2023.08.23 11:52:28)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 03015305015553150350475957055705550401040a)
	(_ent
		(_time 1692780479028)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1201          1692780777343 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692780777344 2023.08.23 11:52:57)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 45111747411315534512011f11431143134247424c)
	(_ent
		(_time 1692709441997)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1850          1692780777349 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692780777350 2023.08.23 11:52:57)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 54000657510204425407100e00520052025356535d)
	(_ent
		(_time 1692780479028)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1201          1692780801910 Behavioral
(_unit VHDL(datamemory 0 5(behavioral 0 13))
	(_version vef)
	(_time 1692780801911 2023.08.23 11:53:21)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 37306532316167213760736d63316331613035303e)
	(_ent
		(_time 1692709441997)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 7(_ent(_in))))
		(_port(_int write_data 0 0 8(_ent(_in))))
		(_port(_int mem_write_enable -1 0 9(_ent(_in))))
		(_port(_int read_data 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 14(_array 1((_to i 0 i 1023)))))
		(_sig(_int memory 2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1850          1692780801916 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692780801917 2023.08.23 11:53:21)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 47401545411117514714031d13411341114045404e)
	(_ent
		(_time 1692780479028)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 4667          1692794067482 Behavioral
(_unit VHDL(risc_v_processor 0 5(behavioral 0 19))
	(_version vef)
	(_time 1692794067483 2023.08.23 15:34:27)
	(_source(\../src/Core.vhd\))
	(_parameters tan)
	(_code e1eeeab2e9b7b6f7ebeda7bab6e4b7e6e1e6e3e7b7)
	(_ent
		(_time 1692793788055)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 5 0 39(_ent (_in))))
				(_port(_int instruction 5 0 40(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 67(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(inst_mem_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst data_memory 0 70(_ent . DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
	)
	(_inst registers 0 73(_ent . Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(alu_result))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction_address 0 0 9(_ent(_in))))
		(_port(_int instruction_out 0 0 14(_ent(_out))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 4 0 25(_arch(_uni))))
		(_sig(_int rs1 4 0 25(_arch(_uni))))
		(_sig(_int rs2 4 0 25(_arch(_uni))))
		(_sig(_int imm_i 1 0 26(_arch(_uni))))
		(_sig(_int imm_s 1 0 26(_arch(_uni))))
		(_sig(_int imm_b 1 0 26(_arch(_uni))))
		(_sig(_int imm_u 1 0 26(_arch(_uni))))
		(_sig(_int imm_j 1 0 26(_arch(_uni))))
		(_sig(_int alu_result 1 0 27(_arch(_uni))))
		(_sig(_int data_memory_address 1 0 29(_arch(_uni))))
		(_sig(_int data_memory_write_data 1 0 30(_arch(_uni))))
		(_sig(_int data_memory_read_data 1 0 31(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 32(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 33(_arch(_uni))))
		(_sig(_int read_data1 1 0 34(_arch(_uni))))
		(_sig(_int read_data2 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int inst_mem_instruction 1 0 52(_arch(_uni))))
		(_sig(_int branch_condition -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57(_array -1((_dto i 5 i 0)))))
		(_sig(_int branch_instruction 7 0 57(_arch(_uni))))
		(_sig(_int rs1_data 1 0 59(_arch(_uni))))
		(_sig(_int rs2_data 1 0 60(_arch(_uni))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 62(_scalar (_to i -1024 i 1023))))
		(_sig(_int branch_offset 8 0 62(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~1023~13 0 64(_scalar (_to i 0 i 1023))))
		(_sig(_int next_address_logic 9 0 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_trgt(3))(_read(3)))))
			(line__83(_arch 1 0 83(_prcs(_trgt(16)(17)(18)(19)(30)(2))(_sens(3)(6)(7)(16)(19)(22)(23)(24)(25)(26)(27)(28)(29)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
		(33686018 770)
		(33751810 197378)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4667          1692794669996 Behavioral
(_unit VHDL(risc_v_processor 0 5(behavioral 0 19))
	(_version vef)
	(_time 1692794669997 2023.08.23 15:44:29)
	(_source(\../src/Core.vhd\))
	(_parameters tan)
	(_code 75202574792322637f79332e227023727572777323)
	(_ent
		(_time 1692793788055)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 5 0 39(_ent (_in))))
				(_port(_int instruction 5 0 40(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 67(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(inst_mem_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst data_memory 0 70(_ent . DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
	)
	(_inst registers 0 73(_ent . Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(alu_result))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction_address 0 0 9(_ent(_in))))
		(_port(_int instruction_out 0 0 14(_ent(_out))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 4 0 25(_arch(_uni))))
		(_sig(_int rs1 4 0 25(_arch(_uni))))
		(_sig(_int rs2 4 0 25(_arch(_uni))))
		(_sig(_int imm_i 1 0 26(_arch(_uni))))
		(_sig(_int imm_s 1 0 26(_arch(_uni))))
		(_sig(_int imm_b 1 0 26(_arch(_uni))))
		(_sig(_int imm_u 1 0 26(_arch(_uni))))
		(_sig(_int imm_j 1 0 26(_arch(_uni))))
		(_sig(_int alu_result 1 0 27(_arch(_uni))))
		(_sig(_int data_memory_address 1 0 29(_arch(_uni))))
		(_sig(_int data_memory_write_data 1 0 30(_arch(_uni))))
		(_sig(_int data_memory_read_data 1 0 31(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 32(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 33(_arch(_uni))))
		(_sig(_int read_data1 1 0 34(_arch(_uni))))
		(_sig(_int read_data2 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int inst_mem_instruction 1 0 52(_arch(_uni))))
		(_sig(_int branch_condition -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57(_array -1((_dto i 5 i 0)))))
		(_sig(_int branch_instruction 7 0 57(_arch(_uni))))
		(_sig(_int rs1_data 1 0 59(_arch(_uni))))
		(_sig(_int rs2_data 1 0 60(_arch(_uni))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 62(_scalar (_to i -1024 i 1023))))
		(_sig(_int branch_offset 8 0 62(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~1023~13 0 64(_scalar (_to i 0 i 1023))))
		(_sig(_int next_address_logic 9 0 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_trgt(3))(_read(3)))))
			(line__83(_arch 1 0 83(_prcs(_trgt(16)(17)(18)(19)(30)(2))(_sens(3)(6)(7)(16)(19)(22)(23)(24)(25)(26)(27)(28)(29)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
		(33686018 770)
		(33751810 197378)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4667          1692794674913 Behavioral
(_unit VHDL(risc_v_processor 0 5(behavioral 0 19))
	(_version vef)
	(_time 1692794674914 2023.08.23 15:44:34)
	(_source(\../src/Core.vhd\))
	(_parameters tan)
	(_code affbf8f8f0f9f8b9a5a3e9f4f8aaf9a8afa8ada9f9)
	(_ent
		(_time 1692793788055)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 5 0 39(_ent (_in))))
				(_port(_int instruction 5 0 40(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 67(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(inst_mem_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst data_memory 0 70(_ent . DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
	)
	(_inst registers 0 73(_ent . Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(alu_result))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction_address 0 0 9(_ent(_in))))
		(_port(_int instruction_out 0 0 14(_ent(_out))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 4 0 25(_arch(_uni))))
		(_sig(_int rs1 4 0 25(_arch(_uni))))
		(_sig(_int rs2 4 0 25(_arch(_uni))))
		(_sig(_int imm_i 1 0 26(_arch(_uni))))
		(_sig(_int imm_s 1 0 26(_arch(_uni))))
		(_sig(_int imm_b 1 0 26(_arch(_uni))))
		(_sig(_int imm_u 1 0 26(_arch(_uni))))
		(_sig(_int imm_j 1 0 26(_arch(_uni))))
		(_sig(_int alu_result 1 0 27(_arch(_uni))))
		(_sig(_int data_memory_address 1 0 29(_arch(_uni))))
		(_sig(_int data_memory_write_data 1 0 30(_arch(_uni))))
		(_sig(_int data_memory_read_data 1 0 31(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 32(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 33(_arch(_uni))))
		(_sig(_int read_data1 1 0 34(_arch(_uni))))
		(_sig(_int read_data2 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int inst_mem_instruction 1 0 52(_arch(_uni))))
		(_sig(_int branch_condition -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57(_array -1((_dto i 5 i 0)))))
		(_sig(_int branch_instruction 7 0 57(_arch(_uni))))
		(_sig(_int rs1_data 1 0 59(_arch(_uni))))
		(_sig(_int rs2_data 1 0 60(_arch(_uni))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 62(_scalar (_to i -1024 i 1023))))
		(_sig(_int branch_offset 8 0 62(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~1023~13 0 64(_scalar (_to i 0 i 1023))))
		(_sig(_int next_address_logic 9 0 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_trgt(3))(_read(3)))))
			(line__83(_arch 1 0 83(_prcs(_trgt(2)(16)(17)(18)(19)(30))(_sens(3)(1)(6)(7)(16)(19)(22)(23)(24)(25)(26)(27)(28)(29))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
		(33686018 770)
		(33751810 197378)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4667          1692794716642 Behavioral
(_unit VHDL(risc_v_processor 0 5(behavioral 0 19))
	(_version vef)
	(_time 1692794716643 2023.08.23 15:45:16)
	(_source(\../src/Core.vhd\))
	(_parameters tan)
	(_code a6a6a5f1a9f0f1b0acaae0fdf1a3f0a1a6a1a4a0f0)
	(_ent
		(_time 1692793788055)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 5 0 39(_ent (_in))))
				(_port(_int instruction 5 0 40(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 67(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(inst_mem_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst data_memory 0 70(_ent . DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
	)
	(_inst registers 0 73(_ent . Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(alu_result))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(read_data1))
			((read_data2)(read_data2))
		)
	)
	(_object
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction_address 0 0 9(_ent(_in))))
		(_port(_int instruction_out 0 0 14(_ent(_out))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_sig(_int rd 4 0 25(_arch(_uni))))
		(_sig(_int rs1 4 0 25(_arch(_uni))))
		(_sig(_int rs2 4 0 25(_arch(_uni))))
		(_sig(_int imm_i 1 0 26(_arch(_uni))))
		(_sig(_int imm_s 1 0 26(_arch(_uni))))
		(_sig(_int imm_b 1 0 26(_arch(_uni))))
		(_sig(_int imm_u 1 0 26(_arch(_uni))))
		(_sig(_int imm_j 1 0 26(_arch(_uni))))
		(_sig(_int alu_result 1 0 27(_arch(_uni))))
		(_sig(_int data_memory_address 1 0 29(_arch(_uni))))
		(_sig(_int data_memory_write_data 1 0 30(_arch(_uni))))
		(_sig(_int data_memory_read_data 1 0 31(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 32(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 33(_arch(_uni))))
		(_sig(_int read_data1 1 0 34(_arch(_uni))))
		(_sig(_int read_data2 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int inst_mem_instruction 1 0 52(_arch(_uni))))
		(_sig(_int branch_condition -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 57(_array -1((_dto i 5 i 0)))))
		(_sig(_int branch_instruction 7 0 57(_arch(_uni))))
		(_sig(_int rs1_data 1 0 59(_arch(_uni))))
		(_sig(_int rs2_data 1 0 60(_arch(_uni))))
		(_type(_int ~INTEGER~range~-1024~to~1023~13 0 62(_scalar (_to i -1024 i 1023))))
		(_sig(_int branch_offset 8 0 62(_arch(_uni))))
		(_type(_int ~NATURAL~range~0~to~1023~13 0 64(_scalar (_to i 0 i 1023))))
		(_sig(_int next_address_logic 9 0 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_trgt(3))(_read(3)))))
			(line__83(_arch 1 0 83(_prcs(_trgt(16)(17)(18)(19)(30)(2))(_sens(3)(6)(7)(16)(19)(22)(23)(24)(25)(26)(27)(28)(29)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
		(33686018 770)
		(33751810 197378)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686274 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1478          1692796206231 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 38))
	(_version vef)
	(_time 1692796206232 2023.08.23 16:10:06)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5f5b055c5c0908485a5f4d040b595c585b59565909)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int address 0 0 41(_ent (_in))))
				(_port(_int instruction 0 0 42(_ent (_out))))
			)
		)
	)
	(_inst im 0 53(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(0))(_sens(0)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1478          1692796230431 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 38))
	(_version vef)
	(_time 1692796230432 2023.08.23 16:10:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code eae4b2b9eebcbdfdefeaf8b1beece9edeeece3ecbc)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int address 0 0 41(_ent (_in))))
				(_port(_int instruction 0 0 42(_ent (_out))))
			)
		)
	)
	(_inst im 0 53(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(0))(_sens(0)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1478          1692796407717 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 38))
	(_version vef)
	(_time 1692796407718 2023.08.23 16:13:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6c69336c6a3a3b7b696c7e37386a6f6b686a656a3a)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int address 0 0 41(_ent (_in))))
				(_port(_int instruction 0 0 42(_ent (_out))))
			)
		)
	)
	(_inst im 0 53(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(0))(_sens(0)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1478          1692796476248 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 40))
	(_version vef)
	(_time 1692796476249 2023.08.23 16:14:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1f1d44181c4948081a1f0d444b191c181b19161949)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 0 0 43(_ent (_in))))
				(_port(_int instruction 0 0 44(_ent (_out))))
			)
		)
	)
	(_inst im 0 55(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(0))(_sens(0)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1478          1692796547060 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 40))
	(_version vef)
	(_time 1692796547061 2023.08.23 16:15:47)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bbb8e4efbcedecacbebba9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1692706068735)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 0 0 43(_ent (_in))))
				(_port(_int instruction 0 0 44(_ent (_out))))
			)
		)
	)
	(_inst im 0 55(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(0))(_sens(0)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000040 55 483 1692796663012 types_pkg
(_unit VHDL(types_pkg 0 5)
	(_version vef)
	(_time 1692796663013 2023.08.23 16:17:43)
	(_source(\../src/types_pkg.vhd\))
	(_parameters tan)
	(_code ada8adfbf0fbf9bba8adbef4aaaaadabffabaaaaa9)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~15 0 6(_array -1((_dto i 31 i 0)))))
		(_type(_int mem_array 0 6(_array 0((_to i 0 i 1023)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1138          1692796693651 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692796693652 2023.08.23 16:18:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5d52075e5c0b0a4a580b4f06095b5e5a595b545b0b)
	(_ent
		(_time 1692796693649)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int user_memory -2 0 11(_ent(_in))))
		(_sig(_int memory -2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((memory)(user_memory)))(_trgt(4))(_sens(3)))))
			(line__21(_arch 1 0 21(_prcs(_trgt(2))(_sens(0)(4)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 996           1692796750356 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692796750357 2023.08.23 16:19:10)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code dcdddc8eda8a8bcbd9ddce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1692796750354)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 996           1692796976215 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692796976216 2023.08.23 16:22:56)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 20737a24757677372521327b742623272426292676)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 996           1692796989180 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692796989181 2023.08.23 16:23:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c8cf949d959e9fdfcdc9da939ccecbcfcccec1ce9e)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1933          1692796989186 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692796989187 2023.08.23 16:23:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c8cf949d959e9fdfcd99da939ccecbcfcccec1ce9e)
	(_ent
		(_time 1692796989184)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst im 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 996           1692797113543 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692797113544 2023.08.23 16:25:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 90969d9fc5c6c787959182cbc496939794969996c6)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1933          1692797113549 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692797113550 2023.08.23 16:25:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 90969d9fc5c6c78795c182cbc496939794969996c6)
	(_ent
		(_time 1692796989183)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst im 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 996           1692797155794 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692797155795 2023.08.23 16:25:55)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9acd9a959ecccd8d9f9b88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2010          1692797155800 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692797155801 2023.08.23 16:25:55)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9acd9a959ecccd8d9fcb88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1692796989183)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst im 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 996           1692797196796 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692797196797 2023.08.23 16:26:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c2c0c297959495d5c7c3d09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2010          1692797196802 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692797196803 2023.08.23 16:26:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c2c0c297959495d5c793d09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1692796989183)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst im 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 996           1692797249550 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692797249551 2023.08.23 16:27:29)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d0d7de82858687c7d5d1c28b84d6d3d7d4d6d9d686)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2010          1692797249556 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692797249557 2023.08.23 16:27:29)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code dfd8d18ddc8988c8da8ecd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1692796989183)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst im 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1131          1692797659163 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 14))
	(_version vef)
	(_time 1692797659164 2023.08.23 16:34:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e9eaeabae1bfb9ffe9beadb3bdefbdefbfeeebeee0)
	(_ent
		(_time 1692797659161)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int write_data 0 0 9(_ent(_in))))
		(_port(_int mem_write_enable -1 0 10(_ent(_in))))
		(_port(_int read_data 0 0 11(_ent(_out))))
		(_sig(_int memory -2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1850          1692797659184 Behavioral
(_unit VHDL(datamemory_tb 0 35(behavioral 0 38))
	(_version vef)
	(_time 1692797659185 2023.08.23 16:34:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code f8fbfba8f1aea8eef8abbca2acfeacfeaefffafff1)
	(_ent
		(_time 1692780479028)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int address 1 0 47(_ent (_in))))
				(_port(_int write_data 1 0 48(_ent (_in))))
				(_port(_int mem_write_enable -1 0 49(_ent (_in))))
				(_port(_int read_data 1 0 50(_ent (_out))))
			)
		)
	)
	(_inst dm 0 59(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 39(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 40(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 41(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 47(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 1 0 55(_assignment(_trgt(2)))))
			(line__56(_arch 2 0 56(_assignment(_trgt(1)))))
			(line__57(_arch 3 0 57(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1131          1692797685062 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 14))
	(_version vef)
	(_time 1692797685063 2023.08.23 16:34:45)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0b5f5b0d585d5b1d0b5c4f515f0d5f0d5d0c090c02)
	(_ent
		(_time 1692797659160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int write_data 0 0 9(_ent(_in))))
		(_port(_int mem_write_enable -1 0 10(_ent(_in))))
		(_port(_int read_data 0 0 11(_ent(_out))))
		(_sig(_int memory -2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1801          1692797685076 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 36))
	(_version vef)
	(_time 1692797685077 2023.08.23 16:34:45)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1b4f4b1c484d4b0d1b4e5f414f1d4f1d4d1c191c12)
	(_ent
		(_time 1692797685074)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 1 0 45(_ent (_in))))
				(_port(_int write_data 1 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst dm 0 57(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 39(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 40(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(0))(_sens(0)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(2)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(1)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1436          1692871149487 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692871149488 2023.08.24 12:59:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code db8ad9898c8c88cdd389c8808edddedcd9dcd8dcd9)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2420          1692871149524 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 43))
	(_version vef)
	(_time 1692871149525 2023.08.24 12:59:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code fbaaf9abacaca8edf0fbe8a0aefdfefcf9fcf8fead)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 52(_ent (_in))))
				(_port(_int read_reg1 2 0 53(_ent (_in))))
				(_port(_int read_reg2 2 0 54(_ent (_in))))
				(_port(_int write_reg 2 0 55(_ent (_in))))
				(_port(_int write_data 3 0 56(_ent (_in))))
				(_port(_int reg_write_enable -1 0 57(_ent (_in))))
				(_port(_int read_data1 3 0 58(_ent (_out))))
				(_port(_int read_data2 3 0 59(_ent (_out))))
			)
		)
	)
	(_inst rs 0 74(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 45(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 45(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 46(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 47(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 48(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 53(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(0))(_sens(0)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(4)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(3)))))
			(line__68(_arch 3 0 68(_assignment(_trgt(5)))))
			(line__71(_arch 4 0 71(_assignment(_trgt(1)))))
			(line__72(_arch 5 0 72(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3531          1692944726352 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1692944726353 2023.08.25 09:25:26)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code fcf3a8aca6aaabeafbabbaa7abf9aafbfcfbfefaaa)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 3 0 39(_ent (_in))))
				(_port(_int write_data 3 0 40(_ent (_in))))
				(_port(_int mem_write_enable -1 0 41(_ent (_in))))
				(_port(_int read_data 3 0 42(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 67(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 70(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst data_memory 0 73(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 47(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 4 0 47(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 4 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 51(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 5 0 51(_arch(_uni))))
		(_sig(_int rs2 5 0 52(_arch(_uni))))
		(_sig(_int rd 5 0 53(_arch(_uni))))
		(_sig(_int reg_write_data 4 0 54(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 55(_arch(_uni))))
		(_sig(_int reg_read_data1 4 0 56(_arch(_uni))))
		(_sig(_int reg_read_data2 4 0 57(_arch(_uni))))
		(_sig(_int data_memory_address 4 0 60(_arch(_uni))))
		(_sig(_int data_memory_write_data 4 0 61(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 62(_arch(_uni))))
		(_sig(_int data_memory_read_data 4 0 63(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 996           1692946830921 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1692946830922 2023.08.25 10:00:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code efb8b5bcecb9b8f8eaeefdb4bbe9ece8ebe9e6e9b9)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2011          1692946830944 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1692946830945 2023.08.25 10:00:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code fea9a4aefea8a9e9fbafeca5aaf8fdf9faf8f7f8a8)
	(_ent
		(_time 1692796989183)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst uut 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1436          1692946841615 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692946841616 2023.08.25 10:00:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code aefdaaf9fef9fdb8a6fcbdf5fba8aba9aca9ada9ac)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692946841638 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 43))
	(_version vef)
	(_time 1692946841639 2023.08.25 10:00:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code ce9dca9b9e999dd8c5cedd959bc8cbc9ccc9cdcb98)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 52(_ent (_in))))
				(_port(_int read_reg1 2 0 53(_ent (_in))))
				(_port(_int read_reg2 2 0 54(_ent (_in))))
				(_port(_int write_reg 2 0 55(_ent (_in))))
				(_port(_int write_data 3 0 56(_ent (_in))))
				(_port(_int reg_write_enable -1 0 57(_ent (_in))))
				(_port(_int read_data1 3 0 58(_ent (_out))))
				(_port(_int read_data2 3 0 59(_ent (_out))))
			)
		)
	)
	(_inst uut 0 74(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 44(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 45(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 45(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 46(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 47(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 48(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 53(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(0))(_sens(0)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(4)))))
			(line__67(_arch 2 0 67(_assignment(_trgt(3)))))
			(line__68(_arch 3 0 68(_assignment(_trgt(5)))))
			(line__71(_arch 4 0 71(_assignment(_trgt(1)))))
			(line__72(_arch 5 0 72(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1131          1692946852790 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 14))
	(_version vef)
	(_time 1692946852791 2023.08.25 10:00:52)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 62646462613432746235263836643664346560656b)
	(_ent
		(_time 1692797659160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int write_data 0 0 9(_ent(_in))))
		(_port(_int mem_write_enable -1 0 10(_ent(_in))))
		(_port(_int read_data 0 0 11(_ent(_out))))
		(_sig(_int memory -2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1802          1692946852813 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 36))
	(_version vef)
	(_time 1692946852814 2023.08.25 10:00:52)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 71777770712721677124352b257725772776737678)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 1 0 45(_ent (_in))))
				(_port(_int write_data 1 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst uut 0 57(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 39(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 40(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(0))(_sens(0)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(2)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(1)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000048 55 1998          1692947431294 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 53))
	(_version vef)
	(_time 1692947431295 2023.08.25 10:10:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 26742122737077337326327c722125212220242023)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 56(_ent (_in))))
				(_port(_int a 1 0 57(_ent (_in))))
				(_port(_int b 1 0 58(_ent (_in))))
				(_port(_int result 1 0 59(_ent (_out))))
				(_port(_int zero -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst uut 0 71(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 65(_arch(_uni))))
		(_sig(_int tb_b 3 0 66(_arch(_uni))))
		(_sig(_int tb_result 3 0 67(_arch(_uni))))
		(_sig(_int tb_zero -1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947470970 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 53))
	(_version vef)
	(_time 1692947470971 2023.08.25 10:11:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1e1f1e1918484f0b4b1e0a444a191d191a181c181b)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 56(_ent (_in))))
				(_port(_int a 1 0 57(_ent (_in))))
				(_port(_int b 1 0 58(_ent (_in))))
				(_port(_int result 1 0 59(_ent (_out))))
				(_port(_int zero -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst uut 0 71(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 65(_arch(_uni))))
		(_sig(_int tb_b 3 0 66(_arch(_uni))))
		(_sig(_int tb_result 3 0 67(_arch(_uni))))
		(_sig(_int tb_zero -1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947475120 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 53))
	(_version vef)
	(_time 1692947475121 2023.08.25 10:11:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a545a59580c0b4f0f5a4e000e5d595d5e5c585c5f)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 56(_ent (_in))))
				(_port(_int a 1 0 57(_ent (_in))))
				(_port(_int b 1 0 58(_ent (_in))))
				(_port(_int result 1 0 59(_ent (_out))))
				(_port(_int zero -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst uut 0 71(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 65(_arch(_uni))))
		(_sig(_int tb_b 3 0 66(_arch(_uni))))
		(_sig(_int tb_result 3 0 67(_arch(_uni))))
		(_sig(_int tb_zero -1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947535039 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 49))
	(_version vef)
	(_time 1692947535040 2023.08.25 10:12:15)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6c6c3f6c6c3a3d79396c7836386b6f6b686a6e6a69)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 52(_ent (_in))))
				(_port(_int a 1 0 53(_ent (_in))))
				(_port(_int b 1 0 54(_ent (_in))))
				(_port(_int result 1 0 55(_ent (_out))))
				(_port(_int zero -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst uut 0 67(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 60(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 61(_arch(_uni))))
		(_sig(_int tb_b 3 0 62(_arch(_uni))))
		(_sig(_int tb_result 3 0 63(_arch(_uni))))
		(_sig(_int tb_zero -1 0 64(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947555802 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 49))
	(_version vef)
	(_time 1692947555803 2023.08.25 10:12:35)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a2e287b782c2b6f2f7a6e202e7d797d7e7c787c7f)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 52(_ent (_in))))
				(_port(_int a 1 0 53(_ent (_in))))
				(_port(_int b 1 0 54(_ent (_in))))
				(_port(_int result 1 0 55(_ent (_out))))
				(_port(_int zero -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst uut 0 67(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 60(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 61(_arch(_uni))))
		(_sig(_int tb_b 3 0 62(_arch(_uni))))
		(_sig(_int tb_result 3 0 63(_arch(_uni))))
		(_sig(_int tb_zero -1 0 64(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947607438 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 50))
	(_version vef)
	(_time 1692947607439 2023.08.25 10:13:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 323c35376364632767322668663531353634303437)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 53(_ent (_in))))
				(_port(_int a 1 0 54(_ent (_in))))
				(_port(_int b 1 0 55(_ent (_in))))
				(_port(_int result 1 0 56(_ent (_out))))
				(_port(_int zero -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst uut 0 68(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 62(_arch(_uni))))
		(_sig(_int tb_b 3 0 63(_arch(_uni))))
		(_sig(_int tb_result 3 0 64(_arch(_uni))))
		(_sig(_int tb_zero -1 0 65(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1125          1692947627940 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692947627941 2023.08.25 10:13:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 46144144131017504546051d124047401541434047)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 1998          1692947627962 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 49))
	(_version vef)
	(_time 1692947627963 2023.08.25 10:13:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 66346166333037733366723c326165616260646063)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 52(_ent (_in))))
				(_port(_int a 1 0 53(_ent (_in))))
				(_port(_int b 1 0 54(_ent (_in))))
				(_port(_int result 1 0 55(_ent (_out))))
				(_port(_int zero -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst uut 0 67(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 60(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 61(_arch(_uni))))
		(_sig(_int tb_b 3 0 62(_arch(_uni))))
		(_sig(_int tb_result 3 0 63(_arch(_uni))))
		(_sig(_int tb_zero -1 0 64(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947643753 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 50))
	(_version vef)
	(_time 1692947643754 2023.08.25 10:14:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0b0c0e0d0a5d5a1e5e0b1f515f0c080c0f0d090d0e)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 53(_ent (_in))))
				(_port(_int a 1 0 54(_ent (_in))))
				(_port(_int b 1 0 55(_ent (_in))))
				(_port(_int result 1 0 56(_ent (_out))))
				(_port(_int zero -1 0 57(_ent (_out))))
			)
		)
	)
	(_inst uut 0 68(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 53(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 61(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 62(_arch(_uni))))
		(_sig(_int tb_b 3 0 63(_arch(_uni))))
		(_sig(_int tb_result 3 0 64(_arch(_uni))))
		(_sig(_int tb_zero -1 0 65(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947713871 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 53))
	(_version vef)
	(_time 1692947713872 2023.08.25 10:15:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f8fcfca8a3aea9edadf8eca2acfffbfffcfefafefd)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 56(_ent (_in))))
				(_port(_int a 1 0 57(_ent (_in))))
				(_port(_int b 1 0 58(_ent (_in))))
				(_port(_int result 1 0 59(_ent (_out))))
				(_port(_int zero -1 0 60(_ent (_out))))
			)
		)
	)
	(_inst uut 0 71(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 64(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 65(_arch(_uni))))
		(_sig(_int tb_b 3 0 66(_arch(_uni))))
		(_sig(_int tb_result 3 0 67(_arch(_uni))))
		(_sig(_int tb_zero -1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 1998          1692947827268 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 56))
	(_version vef)
	(_time 1692947827269 2023.08.25 10:17:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7b4e6b4b3b1b6f2b2e7f3bdb3e0e4e0e3e1e5e1e2)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 59(_ent (_in))))
				(_port(_int a 1 0 60(_ent (_in))))
				(_port(_int b 1 0 61(_ent (_in))))
				(_port(_int result 1 0 62(_ent (_out))))
				(_port(_int zero -1 0 63(_ent (_out))))
			)
		)
	)
	(_inst uut 0 74(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 67(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 68(_arch(_uni))))
		(_sig(_int tb_b 3 0 69(_arch(_uni))))
		(_sig(_int tb_result 3 0 70(_arch(_uni))))
		(_sig(_int tb_zero -1 0 71(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1692947846011 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692947846012 2023.08.25 10:17:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25217521737374332676667e712324237622202324)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 1998          1692947846025 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1692947846026 2023.08.25 10:17:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 34306431636265216134206e603337333032363231)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1692947932119 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692947932120 2023.08.25 10:18:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8283d28cd3d4d39481d1c1d9d6848384d185878483)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2075          1692947932125 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1692947932126 2023.08.25 10:18:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8283d28cd3d4d397d78296d8d68581858684808487)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1692948031135 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692948031136 2023.08.25 10:20:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4a1a1f48481c1b5c491909111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2075          1692948031148 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1692948031149 2023.08.25 10:20:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4a1a1f48481c1b5f1f4a5e101e4d494d4e4c484c4f)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1692948084913 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692948084914 2023.08.25 10:21:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4f1a184d4a191e594c1c0c141b494e491c484a494e)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2075          1692948084928 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1692948084929 2023.08.25 10:21:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5f0a085c5a090e4a0a5f4b050b585c585b595d595a)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1692948201636 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692948201637 2023.08.25 10:23:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4e41484c48181f584d1d0d151a484f481d494b484f)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1692948201642 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1692948201643 2023.08.25 10:23:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4e41484c48181f5b1b4e5a141a494d494a484c484b)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1692948241813 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1692948241814 2023.08.25 10:24:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 393c3c3c636f682f3a6a7a626d3f383f6a3e3c3f38)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1692948241819 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1692948241820 2023.08.25 10:24:01)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 393c3c3c636f682c6c362d636d3e3a3e3d3f3b3f3c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 5165          1692949713657 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1692949713658 2023.08.25 10:48:33)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 9dcb9692c0cbca8b9699dbc6ca98cb9a9d9a9f9bcb)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_trgt(4)(5)(6)(13)(14)(19)(20)(21)(22))(_sens(0)(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_24_20))(3(d_31_25))(3(d_6_0))(10)(19)(20)(21)(22))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5285          1692951165344 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1692951165345 2023.08.25 11:12:45)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 45164747491312534f42031e124013424542474313)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(4)(5)(6)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(3(d_31_20))(3(d_24_20))(3(d_31_25))(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_6_0))(10)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5420          1692951511070 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1692951511071 2023.08.25 11:18:31)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code cbcdcf9e909d9cddc1ca8d909cce9dcccbccc9cd9d)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(2)(4)(5)(6)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(2)(3(d_31_20))(3(d_24_20))(3(d_31_25))(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_6_0))(10)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5420          1692951514504 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1692951514505 2023.08.25 11:18:34)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 292c2f2d297f7e3f23286f727e2c7f2e292e2b2f7f)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(2)(4)(5)(6)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(2)(3(d_31_20))(3(d_24_20))(3(d_31_25))(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_6_0))(10)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692954354470 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1692954354471 2023.08.25 12:05:54)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cacac19f9e9d99dcc1cad9919fcccfcdc8cdc9cf9c)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2421          1692954372198 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 47))
	(_version vef)
	(_time 1692954372199 2023.08.25 12:06:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 10454417154743061b10034b451615171217131546)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int read_reg1 2 0 57(_ent (_in))))
				(_port(_int read_reg2 2 0 58(_ent (_in))))
				(_port(_int write_reg 2 0 59(_ent (_in))))
				(_port(_int write_data 3 0 60(_ent (_in))))
				(_port(_int reg_write_enable -1 0 61(_ent (_in))))
				(_port(_int read_data1 3 0 62(_ent (_out))))
				(_port(_int read_data2 3 0 63(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 48(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 49(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 49(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 49(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 50(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 50(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 52(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 57(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__67(_arch 0 0 67(_assignment(_trgt(0))(_sens(0)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3)))))
			(line__72(_arch 3 0 72(_assignment(_trgt(5)))))
			(line__75(_arch 4 0 75(_assignment(_trgt(1)))))
			(line__76(_arch 5 0 76(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2421          1692954397307 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 45))
	(_version vef)
	(_time 1692954397308 2023.08.25 12:06:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 25202621257276332e25367e702320222722262073)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int read_reg1 2 0 55(_ent (_in))))
				(_port(_int read_reg2 2 0 56(_ent (_in))))
				(_port(_int write_reg 2 0 57(_ent (_in))))
				(_port(_int write_data 3 0 58(_ent (_in))))
				(_port(_int reg_write_enable -1 0 59(_ent (_in))))
				(_port(_int read_data1 3 0 60(_ent (_out))))
				(_port(_int read_data2 3 0 61(_ent (_out))))
			)
		)
	)
	(_inst uut 0 76(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 47(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 47(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 48(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 49(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 55(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 58(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment(_trgt(0))(_sens(0)))))
			(line__68(_arch 1 0 68(_assignment(_trgt(4)))))
			(line__69(_arch 2 0 69(_assignment(_trgt(3)))))
			(line__70(_arch 3 0 70(_assignment(_trgt(5)))))
			(line__73(_arch 4 0 73(_assignment(_trgt(1)))))
			(line__74(_arch 5 0 74(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1465          1692954418326 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692954418327 2023.08.25 12:06:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3d3d3c386c6a6e2b363b2e66683b383a3f3a3e3a3f)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692954418360 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1692954418361 2023.08.25 12:06:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5c5c5d5f0a0b0f4a575c4f07095a595b5e5b5f590a)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1465          1692954436650 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692954436651 2023.08.25 12:07:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d5808687d58286c3ded3c68e80d3d0d2d7d2d6d2d7)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692954436683 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1692954436684 2023.08.25 12:07:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f4a1a7a4f5a3a7e2fff4e7afa1f2f1f3f6f3f7f1a2)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1463          1692954496630 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692954496631 2023.08.25 12:08:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 16401111154145001d10054d431013111411151114)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692954496648 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1692954496649 2023.08.25 12:08:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 26702122257175302d26357d732023212421252370)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1463          1692954499958 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692954499959 2023.08.25 12:08:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 16431611154145001d10054d431013111411151114)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692954499964 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1692954499965 2023.08.25 12:08:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 26732622257175302d26357d732023212421252370)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1436          1692954686511 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1692954686512 2023.08.25 12:11:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d9d68a8bd58e8acfd2dfca828cdfdcdedbdedadedb)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1692954686525 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1692954686526 2023.08.25 12:11:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e8e7bbbbe5bfbbfee3e8fbb3bdeeedefeaefebedbe)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 5434          1693295981683 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1693295981684 2023.08.29 10:59:41)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 9796919899c1c081c596d1ccc092c19097909591c1)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_prcs(_simple)(_trgt(2)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(2)(3(d_31_20))(3(d_24_20))(3(d_31_25))(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5434          1693295994863 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1693295994864 2023.08.29 10:59:54)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 0b05010d505d5c1d590a4d505c0e5d0c0b0c090d5d)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_prcs(_simple)(_trgt(2)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(2)(3(d_31_20))(3(d_24_20))(3(d_31_25))(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 1454          1693295994869 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 176))
	(_version vef)
	(_time 1693295994870 2023.08.29 10:59:54)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 1a14101d424c4d0c184d5c414d1f4c1d1a1d181c4c)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 179(_ent (_in))))
				(_port(_int instructions_memory -2 0 180(_ent (_in))))
			)
		)
	)
	(_inst uut 0 194(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 184(_arch(_uni((i 2))))))
		(_sig(_int tb_instructions_memory -2 0 185(_arch(_uni))))
		(_prcs
			(line__188(_arch 0 0 188(_assignment(_trgt(0))(_sens(0)))))
			(line__190(_arch 1 0 190(_assignment(_trgt(1(0))))))
			(line__191(_arch 2 0 191(_assignment(_trgt(1(1))))))
			(line__192(_arch 3 0 192(_assignment(_trgt(1(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1436          1693296028618 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693296028619 2023.08.29 11:00:28)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f0f6a0a0f5a7a3e6fbf6e3aba5f6f5f7f2f7f3f7f2)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1693296028645 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1693296028646 2023.08.29 11:00:28)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 00065106055753160b00135b550605070207030556)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 5434          1693296168943 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 13))
	(_version vef)
	(_time 1693296168944 2023.08.29 11:02:48)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 191a1b1e194f4e0f4b185f424e1c4f1e191e1b1f4f)
	(_ent
		(_time 1692871143948)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int address 0 0 17(_ent (_in))))
				(_port(_int instruction 0 0 18(_ent (_out))))
				(_port(_int memory -2 0 19(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int read_reg1 1 0 26(_ent (_in))))
				(_port(_int read_reg2 1 0 27(_ent (_in))))
				(_port(_int write_reg 1 0 28(_ent (_in))))
				(_port(_int write_data 2 0 29(_ent (_in))))
				(_port(_int reg_write_enable -1 0 30(_ent (_in))))
				(_port(_int read_data1 2 0 31(_ent (_out))))
				(_port(_int read_data2 2 0 32(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 38(_ent (_in))))
				(_port(_int a 4 0 39(_ent (_in))))
				(_port(_int b 4 0 40(_ent (_in))))
				(_port(_int result 4 0 41(_ent (_out))))
				(_port(_int zero -1 0 42(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int address 5 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int mem_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data 5 0 52(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 57(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_prcs(_simple)(_trgt(2)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(2)(3(d_31_20))(3(d_24_20))(3(d_31_25))(3(d_11_7))(3(d_14_12))(3(d_19_15))(3(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5436          1693297206349 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 12))
	(_version vef)
	(_time 1693297206350 2023.08.29 11:20:06)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 77717176792120612576312c207221707770757121)
	(_ent
		(_time 1693297206347)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int address 0 0 16(_ent (_in))))
				(_port(_int instruction 0 0 17(_ent (_out))))
				(_port(_int memory -2 0 18(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int read_reg1 1 0 25(_ent (_in))))
				(_port(_int read_reg2 1 0 26(_ent (_in))))
				(_port(_int write_reg 1 0 27(_ent (_in))))
				(_port(_int write_data 2 0 28(_ent (_in))))
				(_port(_int reg_write_enable -1 0 29(_ent (_in))))
				(_port(_int read_data1 2 0 30(_ent (_out))))
				(_port(_int read_data2 2 0 31(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 37(_ent (_in))))
				(_port(_int a 4 0 38(_ent (_in))))
				(_port(_int b 4 0 39(_ent (_in))))
				(_port(_int result 4 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int address 5 0 48(_ent (_in))))
				(_port(_int write_data 5 0 49(_ent (_in))))
				(_port(_int mem_write_enable -1 0 50(_ent (_in))))
				(_port(_int read_data 5 0 51(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 57(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5436          1693297210136 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 12))
	(_version vef)
	(_time 1693297210137 2023.08.29 11:20:10)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 3c393d39666a6b2a6e3d7a676b396a3b3c3b3e3a6a)
	(_ent
		(_time 1693297206346)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int address 0 0 16(_ent (_in))))
				(_port(_int instruction 0 0 17(_ent (_out))))
				(_port(_int memory -2 0 18(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int read_reg1 1 0 25(_ent (_in))))
				(_port(_int read_reg2 1 0 26(_ent (_in))))
				(_port(_int write_reg 1 0 27(_ent (_in))))
				(_port(_int write_data 2 0 28(_ent (_in))))
				(_port(_int reg_write_enable -1 0 29(_ent (_in))))
				(_port(_int read_data1 2 0 30(_ent (_out))))
				(_port(_int read_data2 2 0 31(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 37(_ent (_in))))
				(_port(_int a 4 0 38(_ent (_in))))
				(_port(_int b 4 0 39(_ent (_in))))
				(_port(_int result 4 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int address 5 0 48(_ent (_in))))
				(_port(_int write_data 5 0 49(_ent (_in))))
				(_port(_int mem_write_enable -1 0 50(_ent (_in))))
				(_port(_int read_data 5 0 51(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 57(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5436          1693297220024 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 12))
	(_version vef)
	(_time 1693297220025 2023.08.29 11:20:20)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code dfdcd48d808988c98dde998488da89d8dfd8ddd989)
	(_ent
		(_time 1693297206346)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int address 0 0 16(_ent (_in))))
				(_port(_int instruction 0 0 17(_ent (_out))))
				(_port(_int memory -2 0 18(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int read_reg1 1 0 25(_ent (_in))))
				(_port(_int read_reg2 1 0 26(_ent (_in))))
				(_port(_int write_reg 1 0 27(_ent (_in))))
				(_port(_int write_data 2 0 28(_ent (_in))))
				(_port(_int reg_write_enable -1 0 29(_ent (_in))))
				(_port(_int read_data1 2 0 30(_ent (_out))))
				(_port(_int read_data2 2 0 31(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 37(_ent (_in))))
				(_port(_int a 4 0 38(_ent (_in))))
				(_port(_int b 4 0 39(_ent (_in))))
				(_port(_int result 4 0 40(_ent (_out))))
				(_port(_int zero -1 0 41(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int address 5 0 48(_ent (_in))))
				(_port(_int write_data 5 0 49(_ent (_in))))
				(_port(_int mem_write_enable -1 0 50(_ent (_in))))
				(_port(_int read_data 5 0 51(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 89(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 92(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 95(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 98(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 57(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 61(_arch(_uni))))
		(_sig(_int rs2 7 0 62(_arch(_uni))))
		(_sig(_int rd 7 0 63(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 64(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 65(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 66(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 67(_arch(_uni))))
		(_sig(_int alu_result 6 0 70(_arch(_uni))))
		(_sig(_int alu_zero -1 0 71(_arch(_uni))))
		(_sig(_int alu_b 6 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 73(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 77(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 78(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 82(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 82(_arch(_uni))))
		(_sig(_int funct3 8 0 83(_arch(_uni))))
		(_sig(_int opcode 9 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 85(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 85(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 3381          1693297220030 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 176))
	(_version vef)
	(_time 1693297220031 2023.08.29 11:20:20)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code dfdcd48d808988c9dadf998488da89d8dfd8ddd989)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 179(_ent (_in))))
			)
		)
	)
	(_inst uut_processor 0 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 186(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 195(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 198(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 207(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 208(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 218(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 226(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 226(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 227(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 228(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 231(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 231(_arch(_uni))))
		(_sig(_int rs2 7 0 232(_arch(_uni))))
		(_sig(_int rd 7 0 233(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 234(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 235(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 236(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 237(_arch(_uni))))
		(_sig(_int alu_result 6 0 240(_arch(_uni))))
		(_sig(_int alu_zero -1 0 241(_arch(_uni))))
		(_sig(_int alu_b 6 0 242(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 243(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 243(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 246(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 247(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 248(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 252(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 252(_arch(_uni))))
		(_sig(_int funct3 8 0 253(_arch(_uni))))
		(_sig(_int opcode 9 0 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 255(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 255(_arch(_uni))))
		(_sig(_int tb_clk -1 0 257(_arch(_uni((i 2))))))
		(_sig(_int tb_instructions_memory -2 0 258(_arch(_uni))))
		(_prcs
			(line__261(_arch 0 0 261(_assignment(_trgt(22))(_sens(22)))))
			(line__263(_arch 1 0 263(_assignment(_trgt(23(0))))))
			(line__264(_arch 2 0 264(_assignment(_trgt(23(1))))))
			(line__265(_arch 3 0 265(_assignment(_trgt(23(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 5437          1693297389771 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693297389772 2023.08.29 11:23:09)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code f5a7f7a5f9a3a2e3a7f3b3aea2f0a3f2f5f2f7f3a3)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5437          1693297395485 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693297395486 2023.08.29 11:23:15)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 3c6d3939666a6b2a6e3a7a676b396a3b3c3b3e3a6a)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5437          1693297505881 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693297505882 2023.08.29 11:25:05)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 82d4868c89d4d594d084c4d9d587d48582858084d4)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5437          1693297525506 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693297525507 2023.08.29 11:25:25)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 2b7a2a2f707d7c3d792d6d707c2e7d2c2b2c292d7d)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5437          1693297533496 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693297533497 2023.08.29 11:25:33)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 5b5d5b58000d0c4d095d1d000c5e0d5c5b5c595d0d)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693297533502 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 175))
	(_version vef)
	(_time 1693297533503 2023.08.29 11:25:33)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 5b5d5b58000d0c4d5e0c1d000c5e0d5c5b5c595d0d)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 181(_ent (_in))))
				(_port(_int address 0 0 182(_ent (_in))))
				(_port(_int instruction 0 0 183(_ent (_out))))
				(_port(_int memory -2 0 184(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 190(_ent (_in))))
				(_port(_int read_reg1 1 0 191(_ent (_in))))
				(_port(_int read_reg2 1 0 192(_ent (_in))))
				(_port(_int write_reg 1 0 193(_ent (_in))))
				(_port(_int write_data 2 0 194(_ent (_in))))
				(_port(_int reg_write_enable -1 0 195(_ent (_in))))
				(_port(_int read_data1 2 0 196(_ent (_out))))
				(_port(_int read_data2 2 0 197(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 203(_ent (_in))))
				(_port(_int a 4 0 204(_ent (_in))))
				(_port(_int b 4 0 205(_ent (_in))))
				(_port(_int result 4 0 206(_ent (_out))))
				(_port(_int zero -1 0 207(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 213(_ent (_in))))
				(_port(_int address 5 0 214(_ent (_in))))
				(_port(_int write_data 5 0 215(_ent (_in))))
				(_port(_int mem_write_enable -1 0 216(_ent (_in))))
				(_port(_int read_data 5 0 217(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 263(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 266(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 269(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 272(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 182(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 191(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 204(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 214(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 222(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 222(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 223(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 227(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 227(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 228(_arch(_uni))))
		(_sig(_int tb_rd 7 0 229(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 230(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 231(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 232(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 233(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 236(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 237(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 239(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 239(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 243(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 248(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 248(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 249(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 251(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 251(_arch(_uni))))
		(_sig(_int tb_clk -1 0 253(_arch(_uni((i 2))))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment(_trgt(22))(_sens(22)))))
			(line__258(_arch 1 0 258(_assignment(_trgt(2(0))))))
			(line__259(_arch 2 0 259(_assignment(_trgt(2(1))))))
			(line__260(_arch 3 0 260(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 5437          1693297648947 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693297648948 2023.08.29 11:27:28)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 590a5e5a590f0e4f0b5f1f020e5c0f5e595e5b5f0f)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693297648953 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 175))
	(_version vef)
	(_time 1693297648954 2023.08.29 11:27:28)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 590a5e5a590f0e4f5c0e1f020e5c0f5e595e5b5f0f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 181(_ent (_in))))
				(_port(_int address 0 0 182(_ent (_in))))
				(_port(_int instruction 0 0 183(_ent (_out))))
				(_port(_int memory -2 0 184(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 190(_ent (_in))))
				(_port(_int read_reg1 1 0 191(_ent (_in))))
				(_port(_int read_reg2 1 0 192(_ent (_in))))
				(_port(_int write_reg 1 0 193(_ent (_in))))
				(_port(_int write_data 2 0 194(_ent (_in))))
				(_port(_int reg_write_enable -1 0 195(_ent (_in))))
				(_port(_int read_data1 2 0 196(_ent (_out))))
				(_port(_int read_data2 2 0 197(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 203(_ent (_in))))
				(_port(_int a 4 0 204(_ent (_in))))
				(_port(_int b 4 0 205(_ent (_in))))
				(_port(_int result 4 0 206(_ent (_out))))
				(_port(_int zero -1 0 207(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 213(_ent (_in))))
				(_port(_int address 5 0 214(_ent (_in))))
				(_port(_int write_data 5 0 215(_ent (_in))))
				(_port(_int mem_write_enable -1 0 216(_ent (_in))))
				(_port(_int read_data 5 0 217(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 263(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 266(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 269(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 272(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 182(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 191(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 204(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 214(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 222(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 222(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 223(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 227(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 227(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 228(_arch(_uni))))
		(_sig(_int tb_rd 7 0 229(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 230(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 231(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 232(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 233(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 236(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 237(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 239(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 239(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 243(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 248(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 248(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 249(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 251(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 251(_arch(_uni))))
		(_sig(_int tb_clk -1 0 253(_arch(_uni((i 2))))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment(_trgt(22))(_sens(22)))))
			(line__258(_arch 1 0 258(_assignment(_trgt(2(0))))))
			(line__259(_arch 2 0 259(_assignment(_trgt(2(1))))))
			(line__260(_arch 3 0 260(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693299373342 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 175))
	(_version vef)
	(_time 1693299373343 2023.08.29 11:56:13)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 3f3a383a606968293a687964683a69383f383d3969)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 181(_ent (_in))))
				(_port(_int address 0 0 182(_ent (_in))))
				(_port(_int instruction 0 0 183(_ent (_out))))
				(_port(_int memory -2 0 184(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 190(_ent (_in))))
				(_port(_int read_reg1 1 0 191(_ent (_in))))
				(_port(_int read_reg2 1 0 192(_ent (_in))))
				(_port(_int write_reg 1 0 193(_ent (_in))))
				(_port(_int write_data 2 0 194(_ent (_in))))
				(_port(_int reg_write_enable -1 0 195(_ent (_in))))
				(_port(_int read_data1 2 0 196(_ent (_out))))
				(_port(_int read_data2 2 0 197(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 203(_ent (_in))))
				(_port(_int a 4 0 204(_ent (_in))))
				(_port(_int b 4 0 205(_ent (_in))))
				(_port(_int result 4 0 206(_ent (_out))))
				(_port(_int zero -1 0 207(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 213(_ent (_in))))
				(_port(_int address 5 0 214(_ent (_in))))
				(_port(_int write_data 5 0 215(_ent (_in))))
				(_port(_int mem_write_enable -1 0 216(_ent (_in))))
				(_port(_int read_data 5 0 217(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 263(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 266(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 269(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 272(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 182(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 191(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 204(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 214(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 222(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 222(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 223(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 227(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 227(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 228(_arch(_uni))))
		(_sig(_int tb_rd 7 0 229(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 230(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 231(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 232(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 233(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 236(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 237(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 239(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 239(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 243(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 248(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 248(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 249(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 251(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 251(_arch(_uni))))
		(_sig(_int tb_clk -1 0 253(_arch(_uni((i 2))))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment(_trgt(22))(_sens(22)))))
			(line__258(_arch 1 0 258(_assignment(_trgt(2(0))))))
			(line__259(_arch 2 0 259(_assignment(_trgt(2(1))))))
			(line__260(_arch 3 0 260(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 5437          1693299382119 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693299382120 2023.08.29 11:56:22)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8c8f8982d6dadb9ade8acad7db89da8b8c8b8e8ada)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 21(_ent (_in))))
				(_port(_int read_reg1 1 0 22(_ent (_in))))
				(_port(_int read_reg2 1 0 23(_ent (_in))))
				(_port(_int write_reg 1 0 24(_ent (_in))))
				(_port(_int write_data 2 0 25(_ent (_in))))
				(_port(_int reg_write_enable -1 0 26(_ent (_in))))
				(_port(_int read_data1 2 0 27(_ent (_out))))
				(_port(_int read_data2 2 0 28(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int a 4 0 35(_ent (_in))))
				(_port(_int b 4 0 36(_ent (_in))))
				(_port(_int result 4 0 37(_ent (_out))))
				(_port(_int zero -1 0 38(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int write_data 5 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 5 0 48(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 88(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 91(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 94(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 97(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 22(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 45(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 52(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 6 0 55(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 6 0 56(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 7 0 60(_arch(_uni))))
		(_sig(_int rs2 7 0 61(_arch(_uni))))
		(_sig(_int rd 7 0 62(_arch(_uni))))
		(_sig(_int reg_write_data 6 0 63(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 64(_arch(_uni))))
		(_sig(_int reg_read_data1 6 0 65(_arch(_uni))))
		(_sig(_int reg_read_data2 6 0 66(_arch(_uni))))
		(_sig(_int alu_result 6 0 69(_arch(_uni))))
		(_sig(_int alu_zero -1 0 70(_arch(_uni))))
		(_sig(_int alu_b 6 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 8 0 72(_arch(_uni))))
		(_sig(_int data_memory_address 6 0 75(_arch(_uni))))
		(_sig(_int data_memory_write_data 6 0 76(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 77(_arch(_uni))))
		(_sig(_int data_memory_read_data 6 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 81(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 9 0 81(_arch(_uni))))
		(_sig(_int funct3 8 0 82(_arch(_uni))))
		(_sig(_int opcode 9 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 84(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 10 0 84(_arch(_uni))))
		(_prcs
			(line__100(_arch 0 0 100(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(13)(14)(19)(20)(21)(22))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(10)(11)(13)(19)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693299382136 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 175))
	(_version vef)
	(_time 1693299382137 2023.08.29 11:56:22)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 9c9f9993c6cacb8a99cbdac7cb99ca9b9c9b9e9aca)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 181(_ent (_in))))
				(_port(_int address 0 0 182(_ent (_in))))
				(_port(_int instruction 0 0 183(_ent (_out))))
				(_port(_int memory -2 0 184(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 190(_ent (_in))))
				(_port(_int read_reg1 1 0 191(_ent (_in))))
				(_port(_int read_reg2 1 0 192(_ent (_in))))
				(_port(_int write_reg 1 0 193(_ent (_in))))
				(_port(_int write_data 2 0 194(_ent (_in))))
				(_port(_int reg_write_enable -1 0 195(_ent (_in))))
				(_port(_int read_data1 2 0 196(_ent (_out))))
				(_port(_int read_data2 2 0 197(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 203(_ent (_in))))
				(_port(_int a 4 0 204(_ent (_in))))
				(_port(_int b 4 0 205(_ent (_in))))
				(_port(_int result 4 0 206(_ent (_out))))
				(_port(_int zero -1 0 207(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 213(_ent (_in))))
				(_port(_int address 5 0 214(_ent (_in))))
				(_port(_int write_data 5 0 215(_ent (_in))))
				(_port(_int mem_write_enable -1 0 216(_ent (_in))))
				(_port(_int read_data 5 0 217(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 263(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 266(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 269(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 272(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 182(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 191(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 203(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 204(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 214(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 222(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 222(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 223(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 227(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 227(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 228(_arch(_uni))))
		(_sig(_int tb_rd 7 0 229(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 230(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 231(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 232(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 233(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 236(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 237(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 239(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 239(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 243(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 248(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 248(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 249(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 251(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 251(_arch(_uni))))
		(_sig(_int tb_clk -1 0 253(_arch(_uni((i 2))))))
		(_prcs
			(line__256(_arch 0 0 256(_assignment(_trgt(22))(_sens(22)))))
			(line__258(_arch 1 0 258(_assignment(_trgt(2(0))))))
			(line__259(_arch 2 0 259(_assignment(_trgt(2(1))))))
			(line__260(_arch 3 0 260(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 3035          1693299725444 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 9))
	(_version vef)
	(_time 1693299725445 2023.08.29 12:02:05)
	(_source(\../src/Processor.vhd\(\../src/test_process.vhd\)))
	(_parameters tan)
	(_code ada2abfaf0fbfabba9a9ebf6faa8fbaaadaaafabfb)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int address 0 1 13(_ent (_in))))
				(_port(_int instruction 0 1 14(_ent (_out))))
				(_port(_int memory -2 1 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 48(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 1 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 1 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 1 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 2 1 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 1 28(_arch(_uni))))
		(_sig(_int opcode 2 1 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 4 1 30(_arch(_uni))))
		(_sig(_int alu_b 1 1 32(_arch(_uni))))
		(_sig(_int alu_op 3 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 5 1 35(_arch(_uni))))
		(_sig(_int rs2 5 1 36(_arch(_uni))))
		(_sig(_int rd 5 1 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 1 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 39(_arch(_uni))))
		(_sig(_int reg_read_data1 1 1 40(_arch(_uni))))
		(_sig(_int reg_read_data2 1 1 41(_arch(_uni))))
		(_sig(_int alu_result 1 1 43(_arch(_uni))))
		(_sig(_int alu_zero -1 1 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 1 50(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(4)(5)(6)(7)(8)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3035          1693299759221 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 9))
	(_version vef)
	(_time 1693299759222 2023.08.29 12:02:39)
	(_source(\../src/Processor.vhd\(\../src/test_process.vhd\)))
	(_parameters tan)
	(_code 9295989d99c4c5849696d4c9c597c49592959094c4)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int address 0 1 13(_ent (_in))))
				(_port(_int instruction 0 1 14(_ent (_out))))
				(_port(_int memory -2 1 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 48(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 1 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 1 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 1 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 2 1 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 1 28(_arch(_uni))))
		(_sig(_int opcode 2 1 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 4 1 30(_arch(_uni))))
		(_sig(_int alu_b 1 1 32(_arch(_uni))))
		(_sig(_int alu_op 3 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 5 1 35(_arch(_uni))))
		(_sig(_int rs2 5 1 36(_arch(_uni))))
		(_sig(_int rd 5 1 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 1 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 39(_arch(_uni))))
		(_sig(_int reg_read_data1 1 1 40(_arch(_uni))))
		(_sig(_int reg_read_data2 1 1 41(_arch(_uni))))
		(_sig(_int alu_result 1 1 43(_arch(_uni))))
		(_sig(_int alu_zero -1 1 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 1 50(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(4)(5)(6)(7)(8)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2974          1693299759227 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 125))
	(_version vef)
	(_time 1693299759228 2023.08.29 12:02:39)
	(_source(\../src/Processor.vhd\(\../src/test_process.vhd\)))
	(_parameters tan)
	(_code a2a5a8f5a9f4f5b4a2f4e4f9f5a7f4a5a2a5a0a4f4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 131(_ent (_in))))
				(_port(_int address 0 1 132(_ent (_in))))
				(_port(_int instruction 0 1 133(_ent (_out))))
				(_port(_int memory -2 1 134(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 175(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 140(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 143(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 144(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 148(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 2 1 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 149(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_funct3 3 1 149(_arch(_uni))))
		(_sig(_int tb_opcode 2 1 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 151(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 4 1 151(_arch(_uni))))
		(_sig(_int tb_alu_b 1 1 153(_arch(_uni))))
		(_sig(_int tb_alu_op 3 1 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 156(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 5 1 156(_arch(_uni))))
		(_sig(_int tb_rs2 5 1 157(_arch(_uni))))
		(_sig(_int tb_rd 5 1 158(_arch(_uni))))
		(_sig(_int tb_reg_write_data 1 1 159(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 160(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 1 1 161(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 1 1 162(_arch(_uni))))
		(_sig(_int alu_result 1 1 164(_arch(_uni))))
		(_sig(_int alu_zero -1 1 165(_arch(_uni))))
		(_prcs
			(line__168(_arch 0 1 168(_assignment(_trgt(0))(_sens(0)))))
			(line__170(_arch 1 1 170(_assignment(_trgt(3(0))))))
			(line__171(_arch 2 1 171(_assignment(_trgt(3(1))))))
			(line__172(_arch 3 1 172(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 3035          1693300164855 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 9))
	(_version vef)
	(_time 1693300164856 2023.08.29 12:09:24)
	(_source(\../src/Processor.vhd\(\../src/test_process.vhd\)))
	(_parameters tan)
	(_code 1b1f101c404d4c0d1f1f5d404c1e4d1c1b1c191d4d)
	(_ent
		(_time 1693297381492)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int address 0 1 13(_ent (_in))))
				(_port(_int instruction 0 1 14(_ent (_out))))
				(_port(_int memory -2 1 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 48(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 1 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 1 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 1 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 2 1 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 1 28(_arch(_uni))))
		(_sig(_int opcode 2 1 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 4 1 30(_arch(_uni))))
		(_sig(_int alu_b 1 1 32(_arch(_uni))))
		(_sig(_int alu_op 3 1 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 5 1 35(_arch(_uni))))
		(_sig(_int rs2 5 1 36(_arch(_uni))))
		(_sig(_int rd 5 1 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 1 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 39(_arch(_uni))))
		(_sig(_int reg_read_data1 1 1 40(_arch(_uni))))
		(_sig(_int reg_read_data2 1 1 41(_arch(_uni))))
		(_sig(_int alu_result 1 1 43(_arch(_uni))))
		(_sig(_int alu_zero -1 1 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 1 50(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(4)(5)(6)(7)(8)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3011          1693300505767 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693300505768 2023.08.29 12:15:05)
	(_source(\../src/test_process.vhd\))
	(_parameters tan)
	(_code c5c49490c99392d3c1c1839e92c093c2c5c2c7c393)
	(_ent
		(_time 1693300505765)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 48(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 0 28(_arch(_uni))))
		(_sig(_int opcode 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 4 0 30(_arch(_uni))))
		(_sig(_int alu_b 1 0 32(_arch(_uni))))
		(_sig(_int alu_op 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 5 0 35(_arch(_uni))))
		(_sig(_int rs2 5 0 36(_arch(_uni))))
		(_sig(_int rd 5 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 39(_arch(_uni))))
		(_sig(_int reg_read_data1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_data2 1 0 41(_arch(_uni))))
		(_sig(_int alu_result 1 0 43(_arch(_uni))))
		(_sig(_int alu_zero -1 0 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(4)(5)(6)(7)(8)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3011          1693300734742 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 9))
	(_version vef)
	(_time 1693300734743 2023.08.29 12:18:54)
	(_source(\../src/test_process.vhd\))
	(_parameters tan)
	(_code 3d6f6d38606b6a2b39397b666a386b3a3d3a3f3b6b)
	(_ent
		(_time 1693300505764)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int address 0 0 13(_ent (_in))))
				(_port(_int instruction 0 0 14(_ent (_out))))
				(_port(_int memory -2 0 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 48(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 0 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_sig(_int funct3 3 0 28(_arch(_uni))))
		(_sig(_int opcode 2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 4 0 30(_arch(_uni))))
		(_sig(_int alu_b 1 0 32(_arch(_uni))))
		(_sig(_int alu_op 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 5 0 35(_arch(_uni))))
		(_sig(_int rs2 5 0 36(_arch(_uni))))
		(_sig(_int rd 5 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 39(_arch(_uni))))
		(_sig(_int reg_read_data1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_data2 1 0 41(_arch(_uni))))
		(_sig(_int alu_result 1 0 43(_arch(_uni))))
		(_sig(_int alu_zero -1 0 44(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(1)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_sens(0))(_read(1)(2(d_31_20))(2(d_24_20))(2(d_31_25))(2(d_11_7))(2(d_14_12))(2(d_19_15))(2(d_6_0))(4)(5)(6)(7)(8)(16)(17)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2974          1693300734749 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 125))
	(_version vef)
	(_time 1693300734750 2023.08.29 12:18:54)
	(_source(\../src/Processor.vhd\(\../src/test_process.vhd\)))
	(_parameters tan)
	(_code 3d6f6d38606b6a2b3d6b7b666a386b3a3d3a3f3b6b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 131(_ent (_in))))
				(_port(_int address 0 1 132(_ent (_in))))
				(_port(_int instruction 0 1 133(_ent (_out))))
				(_port(_int memory -2 1 134(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 175(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 132(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 140(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 143(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 143(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 144(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 148(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 2 1 148(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 149(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_funct3 3 1 149(_arch(_uni))))
		(_sig(_int tb_opcode 2 1 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 151(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 4 1 151(_arch(_uni))))
		(_sig(_int tb_alu_b 1 1 153(_arch(_uni))))
		(_sig(_int tb_alu_op 3 1 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 156(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 5 1 156(_arch(_uni))))
		(_sig(_int tb_rs2 5 1 157(_arch(_uni))))
		(_sig(_int tb_rd 5 1 158(_arch(_uni))))
		(_sig(_int tb_reg_write_data 1 1 159(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 160(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 1 1 161(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 1 1 162(_arch(_uni))))
		(_sig(_int alu_result 1 1 164(_arch(_uni))))
		(_sig(_int alu_zero -1 1 165(_arch(_uni))))
		(_prcs
			(line__168(_arch 0 1 168(_assignment(_trgt(0))(_sens(0)))))
			(line__170(_arch 1 1 170(_assignment(_trgt(3(0))))))
			(line__171(_arch 2 1 171(_assignment(_trgt(3(1))))))
			(line__172(_arch 3 1 172(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 1891          1693301047470 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 48))
	(_version vef)
	(_time 1693301047471 2023.08.29 12:24:07)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code cc99ce99969a9bdacdc08a979bc99acbcccbceca9a)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 54(_ent (_in))))
				(_port(_int address 0 1 55(_ent (_in))))
				(_port(_int instruction 0 1 56(_ent (_out))))
				(_port(_int memory -2 1 57(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 79(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 63(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 67(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(0))(_sens(0)))))
			(line__74(_arch 1 1 74(_assignment(_trgt(3(0))))))
			(line__75(_arch 2 1 75(_assignment(_trgt(3(1))))))
			(line__76(_arch 3 1 76(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1657          1693301074985 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 9))
	(_version vef)
	(_time 1693301074986 2023.08.29 12:24:34)
	(_source(\../src/test_process.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 484e194a491e1f5e49490e131f4d1e4f484f4a4e1e)
	(_ent
		(_time 1693300505764)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int address 0 1 13(_ent (_in))))
				(_port(_int instruction 0 1 14(_ent (_out))))
				(_port(_int memory -2 1 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 29(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 1 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 1 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 1 24(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_prcs(_simple)(_trgt(1))(_sens(0))(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1891          1693301075008 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 48))
	(_version vef)
	(_time 1693301075009 2023.08.29 12:24:35)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6761366769313071666b213c306231606760656131)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 54(_ent (_in))))
				(_port(_int address 0 1 55(_ent (_in))))
				(_port(_int instruction 0 1 56(_ent (_out))))
				(_port(_int memory -2 1 57(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 79(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 63(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 67(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(0))(_sens(0)))))
			(line__74(_arch 1 1 74(_assignment(_trgt(3(0))))))
			(line__75(_arch 2 1 75(_assignment(_trgt(3(1))))))
			(line__76(_arch 3 1 76(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1657          1693301092164 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 9))
	(_version vef)
	(_time 1693301092165 2023.08.29 12:24:52)
	(_source(\../src/test_process.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6b693f6b303d3c7d6a6a2d303c6e3d6c6b6c696d3d)
	(_ent
		(_time 1693300505764)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int address 0 1 13(_ent (_in))))
				(_port(_int instruction 0 1 14(_ent (_out))))
				(_port(_int memory -2 1 15(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 29(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 13(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 19(_arch(_uni)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 1 1 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int instruction 1 1 23(_arch(_uni))))
		(_sig(_int instructions_memory -2 1 24(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 1 31(_prcs(_simple)(_trgt(1))(_sens(0))(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1891          1693301092170 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 48))
	(_version vef)
	(_time 1693301092171 2023.08.29 12:24:52)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6b693f6b303d3c7d6a672d303c6e3d6c6b6c696d3d)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 54(_ent (_in))))
				(_port(_int address 0 1 55(_ent (_in))))
				(_port(_int instruction 0 1 56(_ent (_out))))
				(_port(_int memory -2 1 57(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 79(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 55(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 63(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 67(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(0))(_sens(0)))))
			(line__74(_arch 1 1 74(_assignment(_trgt(3(0))))))
			(line__75(_arch 2 1 75(_assignment(_trgt(3(1))))))
			(line__76(_arch 3 1 76(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 1891          1693301431238 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 52))
	(_version vef)
	(_time 1693301431239 2023.08.29 12:30:31)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e2edb2b1e9b4b5f4e3eea4b9b5e7b4e5e2e5e0e4b4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 58(_ent (_in))))
				(_port(_int address 0 1 59(_ent (_in))))
				(_port(_int instruction 0 1 60(_ent (_out))))
				(_port(_int memory -2 1 61(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 83(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 71(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 72(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(0))(_sens(0)))))
			(line__78(_arch 1 1 78(_assignment(_trgt(3(0))))))
			(line__79(_arch 2 1 79(_assignment(_trgt(3(1))))))
			(line__80(_arch 3 1 80(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 1891          1693301473646 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 52))
	(_version vef)
	(_time 1693301473647 2023.08.29 12:31:13)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 989c9b9799cecf8e9994dec3cf9dce9f989f9a9ece)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 58(_ent (_in))))
				(_port(_int address 0 1 59(_ent (_in))))
				(_port(_int instruction 0 1 60(_ent (_out))))
				(_port(_int memory -2 1 61(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 83(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 71(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 72(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(0))(_sens(0)))))
			(line__78(_arch 1 1 78(_assignment(_trgt(3(0))))))
			(line__79(_arch 2 1 79(_assignment(_trgt(3(1))))))
			(line__80(_arch 3 1 80(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1817          1693301480431 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693301480432 2023.08.29 12:31:20)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 15164412194342031418534e421043121512171343)
	(_ent
		(_time 1693301473622)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int address 1 0 19(_ent (_in))))
				(_port(_int instruction 1 0 20(_ent (_out))))
				(_port(_int memory -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 33(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_out))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 2 0 27(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(1))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1891          1693301480447 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 52))
	(_version vef)
	(_time 1693301480448 2023.08.29 12:31:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 25267421297372332429637e722073222522272373)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 58(_ent (_in))))
				(_port(_int address 0 1 59(_ent (_in))))
				(_port(_int instruction 0 1 60(_ent (_out))))
				(_port(_int memory -2 1 61(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 83(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 67(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 71(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 72(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 1 76(_assignment(_trgt(0))(_sens(0)))))
			(line__78(_arch 1 1 78(_assignment(_trgt(3(0))))))
			(line__79(_arch 2 1 79(_assignment(_trgt(3(1))))))
			(line__80(_arch 3 1 80(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 1891          1693301500786 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 53))
	(_version vef)
	(_time 1693301500787 2023.08.29 12:31:40)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9c92cc93c6cacb8a9d90dac7cb99ca9b9c9b9e9aca)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 59(_ent (_in))))
				(_port(_int address 0 1 60(_ent (_in))))
				(_port(_int instruction 0 1 61(_ent (_out))))
				(_port(_int memory -2 1 62(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 84(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 60(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 72(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 73(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 1 77(_assignment(_trgt(0))(_sens(0)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(3(0))))))
			(line__80(_arch 2 1 80(_assignment(_trgt(3(1))))))
			(line__81(_arch 3 1 81(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1815          1693301512263 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693301512264 2023.08.29 12:31:52)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 693d6369693f3e7f68652f323e6c3f6e696e6b6f3f)
	(_ent
		(_time 1693301473622)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int address 1 0 19(_ent (_in))))
				(_port(_int instruction 1 0 20(_ent (_out))))
				(_port(_int memory -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 33(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_out))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 2 0 27(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(1))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1891          1693301512277 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 53))
	(_version vef)
	(_time 1693301512278 2023.08.29 12:31:52)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 792d7378792f2e6f78753f222e7c2f7e797e7b7f2f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 59(_ent (_in))))
				(_port(_int address 0 1 60(_ent (_in))))
				(_port(_int instruction 0 1 61(_ent (_out))))
				(_port(_int memory -2 1 62(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 84(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 60(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 72(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 73(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 1 77(_assignment(_trgt(0))(_sens(0)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(3(0))))))
			(line__80(_arch 2 1 80(_assignment(_trgt(3(1))))))
			(line__81(_arch 3 1 81(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1815          1693301527671 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693301527672 2023.08.29 12:32:07)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 9790919899c1c081969bd1ccc092c19097909591c1)
	(_ent
		(_time 1693301473622)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int address 1 0 19(_ent (_in))))
				(_port(_int instruction 1 0 20(_ent (_out))))
				(_port(_int memory -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 33(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_out))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 2 0 27(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(1))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1891          1693301527677 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 53))
	(_version vef)
	(_time 1693301527678 2023.08.29 12:32:07)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9790919899c1c081969bd1ccc092c19097909591c1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 59(_ent (_in))))
				(_port(_int address 0 1 60(_ent (_in))))
				(_port(_int instruction 0 1 61(_ent (_out))))
				(_port(_int memory -2 1 62(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 84(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 60(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 68(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 71(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 72(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 73(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 1 77(_assignment(_trgt(0))(_sens(0)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(3(0))))))
			(line__80(_arch 2 1 80(_assignment(_trgt(3(1))))))
			(line__81(_arch 3 1 81(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1815          1693301570704 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693301570705 2023.08.29 12:32:50)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code aff9fef8f0f9f8b9aea3e9f4f8aaf9a8afa8ada9f9)
	(_ent
		(_time 1693301473622)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int address 1 0 19(_ent (_in))))
				(_port(_int instruction 1 0 20(_ent (_out))))
				(_port(_int memory -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 33(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_out))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 2 0 27(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(1))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1890          1693301570710 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 53))
	(_version vef)
	(_time 1693301570711 2023.08.29 12:32:50)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code aff9fef8f0f9f8b9aeaee9f4f8aaf9a8afa8ada9f9)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 56(_ent (_in))))
				(_port(_int pc 0 1 57(_ent (_out))))
				(_port(_int instruction 0 1 58(_ent (_out))))
				(_port(_int instructions_memory -2 1 59(_ent (_in))))
			)
		)
	)
	(_inst uut 1 79(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 63(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 67(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(0))(_sens(0)))))
			(line__74(_arch 1 1 74(_assignment(_trgt(3(0))))))
			(line__75(_arch 2 1 75(_assignment(_trgt(3(1))))))
			(line__76(_arch 3 1 76(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1815          1693301574174 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693301574175 2023.08.29 12:32:54)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3b6e683e606d6c2d3a377d606c3e6d3c3b3c393d6d)
	(_ent
		(_time 1693301473622)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int address 1 0 19(_ent (_in))))
				(_port(_int instruction 1 0 20(_ent (_out))))
				(_port(_int memory -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 33(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_out))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 2 0 27(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(1))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1890          1693301574180 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 53))
	(_version vef)
	(_time 1693301574181 2023.08.29 12:32:54)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4b1e1849101d1c5d4a4a0d101c4e1d4c4b4c494d1d)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 56(_ent (_in))))
				(_port(_int pc 0 1 57(_ent (_out))))
				(_port(_int instruction 0 1 58(_ent (_out))))
				(_port(_int instructions_memory -2 1 59(_ent (_in))))
			)
		)
	)
	(_inst uut 1 79(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 63(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 67(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 68(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 1 72(_assignment(_trgt(0))(_sens(0)))))
			(line__74(_arch 1 1 74(_assignment(_trgt(3(0))))))
			(line__75(_arch 2 1 75(_assignment(_trgt(3(1))))))
			(line__76(_arch 3 1 76(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1815          1693301751900 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693301751901 2023.08.29 12:35:51)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8282808c89d4d59483d6c4d9d587d48582858084d4)
	(_ent
		(_time 1693301473622)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int address 1 0 19(_ent (_in))))
				(_port(_int instruction 1 0 20(_ent (_out))))
				(_port(_int memory -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 33(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 9(_ent(_out))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 2 0 27(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(1))(_sens(0))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 1890          1693301751916 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 54))
	(_version vef)
	(_time 1693301751917 2023.08.29 12:35:51)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9191939e99c7c6879090d7cac694c79691969397c7)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 57(_ent (_in))))
				(_port(_int pc 0 1 58(_ent (_out))))
				(_port(_int instruction 0 1 59(_ent (_out))))
				(_port(_int instructions_memory -2 1 60(_ent (_in))))
			)
		)
	)
	(_inst uut 1 80(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 64(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 67(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 68(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 69(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment(_trgt(0))(_sens(0)))))
			(line__75(_arch 1 1 75(_assignment(_trgt(3(0))))))
			(line__76(_arch 2 1 76(_assignment(_trgt(3(1))))))
			(line__77(_arch 3 1 77(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302000585 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 182))
	(_version vef)
	(_time 1693302000586 2023.08.29 12:40:00)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code f1f5a1a1f9a7a6e7f4a6b7aaa6f4a7f6f1f6f3f7a7)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 188(_ent (_in))))
				(_port(_int address 0 0 189(_ent (_in))))
				(_port(_int instruction 0 0 190(_ent (_out))))
				(_port(_int memory -2 0 191(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 197(_ent (_in))))
				(_port(_int read_reg1 1 0 198(_ent (_in))))
				(_port(_int read_reg2 1 0 199(_ent (_in))))
				(_port(_int write_reg 1 0 200(_ent (_in))))
				(_port(_int write_data 2 0 201(_ent (_in))))
				(_port(_int reg_write_enable -1 0 202(_ent (_in))))
				(_port(_int read_data1 2 0 203(_ent (_out))))
				(_port(_int read_data2 2 0 204(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 210(_ent (_in))))
				(_port(_int a 4 0 211(_ent (_in))))
				(_port(_int b 4 0 212(_ent (_in))))
				(_port(_int result 4 0 213(_ent (_out))))
				(_port(_int zero -1 0 214(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 220(_ent (_in))))
				(_port(_int address 5 0 221(_ent (_in))))
				(_port(_int write_data 5 0 222(_ent (_in))))
				(_port(_int mem_write_enable -1 0 223(_ent (_in))))
				(_port(_int read_data 5 0 224(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 270(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 273(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 276(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 279(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 189(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 198(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 201(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 210(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 211(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 221(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 229(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 229(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 230(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 231(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 234(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 234(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 235(_arch(_uni))))
		(_sig(_int tb_rd 7 0 236(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 237(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 239(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 240(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 243(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 244(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 246(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 246(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 250(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 251(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 255(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 255(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 256(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 258(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 258(_arch(_uni))))
		(_sig(_int tb_clk -1 0 260(_arch(_uni((i 2))))))
		(_prcs
			(line__263(_arch 0 0 263(_assignment(_trgt(22))(_sens(22)))))
			(line__265(_arch 1 0 265(_assignment(_trgt(2(0))))))
			(line__266(_arch 2 0 266(_assignment(_trgt(2(1))))))
			(line__267(_arch 3 0 267(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302007769 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 182))
	(_version vef)
	(_time 1693302007770 2023.08.29 12:40:07)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code f5f7f0a5f9a3a2e3f0a2b3aea2f0a3f2f5f2f7f3a3)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 188(_ent (_in))))
				(_port(_int address 0 0 189(_ent (_in))))
				(_port(_int instruction 0 0 190(_ent (_out))))
				(_port(_int memory -2 0 191(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 197(_ent (_in))))
				(_port(_int read_reg1 1 0 198(_ent (_in))))
				(_port(_int read_reg2 1 0 199(_ent (_in))))
				(_port(_int write_reg 1 0 200(_ent (_in))))
				(_port(_int write_data 2 0 201(_ent (_in))))
				(_port(_int reg_write_enable -1 0 202(_ent (_in))))
				(_port(_int read_data1 2 0 203(_ent (_out))))
				(_port(_int read_data2 2 0 204(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 210(_ent (_in))))
				(_port(_int a 4 0 211(_ent (_in))))
				(_port(_int b 4 0 212(_ent (_in))))
				(_port(_int result 4 0 213(_ent (_out))))
				(_port(_int zero -1 0 214(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 220(_ent (_in))))
				(_port(_int address 5 0 221(_ent (_in))))
				(_port(_int write_data 5 0 222(_ent (_in))))
				(_port(_int mem_write_enable -1 0 223(_ent (_in))))
				(_port(_int read_data 5 0 224(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 270(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 273(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 276(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 279(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 189(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 198(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 201(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 210(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 211(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 221(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 229(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 229(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 230(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 231(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 234(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 234(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 235(_arch(_uni))))
		(_sig(_int tb_rd 7 0 236(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 237(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 239(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 240(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 243(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 244(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 246(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 246(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 250(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 251(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 255(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 255(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 256(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 258(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 258(_arch(_uni))))
		(_sig(_int tb_clk -1 0 260(_arch(_uni((i 2))))))
		(_prcs
			(line__263(_arch 0 0 263(_assignment(_trgt(22))(_sens(22)))))
			(line__265(_arch 1 0 265(_assignment(_trgt(2(0))))))
			(line__266(_arch 2 0 266(_assignment(_trgt(2(1))))))
			(line__267(_arch 3 0 267(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302013648 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 180))
	(_version vef)
	(_time 1693302013649 2023.08.29 12:40:13)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code f8f9afa8f9aeafeefdafbea3affdaefff8fffafeae)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 186(_ent (_in))))
				(_port(_int address 0 0 187(_ent (_in))))
				(_port(_int instruction 0 0 188(_ent (_out))))
				(_port(_int memory -2 0 189(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 195(_ent (_in))))
				(_port(_int read_reg1 1 0 196(_ent (_in))))
				(_port(_int read_reg2 1 0 197(_ent (_in))))
				(_port(_int write_reg 1 0 198(_ent (_in))))
				(_port(_int write_data 2 0 199(_ent (_in))))
				(_port(_int reg_write_enable -1 0 200(_ent (_in))))
				(_port(_int read_data1 2 0 201(_ent (_out))))
				(_port(_int read_data2 2 0 202(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 208(_ent (_in))))
				(_port(_int a 4 0 209(_ent (_in))))
				(_port(_int b 4 0 210(_ent (_in))))
				(_port(_int result 4 0 211(_ent (_out))))
				(_port(_int zero -1 0 212(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 218(_ent (_in))))
				(_port(_int address 5 0 219(_ent (_in))))
				(_port(_int write_data 5 0 220(_ent (_in))))
				(_port(_int mem_write_enable -1 0 221(_ent (_in))))
				(_port(_int read_data 5 0 222(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 268(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 271(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 274(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 277(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 187(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 196(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 199(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 209(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 219(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 232(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 233(_arch(_uni))))
		(_sig(_int tb_rd 7 0 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 238(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 242(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 243(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 244(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 247(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 253(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 253(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 254(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 256(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 256(_arch(_uni))))
		(_sig(_int tb_clk -1 0 258(_arch(_uni((i 2))))))
		(_prcs
			(line__261(_arch 0 0 261(_assignment(_trgt(22))(_sens(22)))))
			(line__263(_arch 1 0 263(_assignment(_trgt(2(0))))))
			(line__264(_arch 2 0 264(_assignment(_trgt(2(1))))))
			(line__265(_arch 3 0 265(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302055017 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 180))
	(_version vef)
	(_time 1693302055018 2023.08.29 12:40:55)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8781858989d1d09182d0c1dcd082d18087808581d1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 186(_ent (_in))))
				(_port(_int address 0 0 187(_ent (_in))))
				(_port(_int instruction 0 0 188(_ent (_out))))
				(_port(_int memory -2 0 189(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 195(_ent (_in))))
				(_port(_int read_reg1 1 0 196(_ent (_in))))
				(_port(_int read_reg2 1 0 197(_ent (_in))))
				(_port(_int write_reg 1 0 198(_ent (_in))))
				(_port(_int write_data 2 0 199(_ent (_in))))
				(_port(_int reg_write_enable -1 0 200(_ent (_in))))
				(_port(_int read_data1 2 0 201(_ent (_out))))
				(_port(_int read_data2 2 0 202(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 208(_ent (_in))))
				(_port(_int a 4 0 209(_ent (_in))))
				(_port(_int b 4 0 210(_ent (_in))))
				(_port(_int result 4 0 211(_ent (_out))))
				(_port(_int zero -1 0 212(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 218(_ent (_in))))
				(_port(_int address 5 0 219(_ent (_in))))
				(_port(_int write_data 5 0 220(_ent (_in))))
				(_port(_int mem_write_enable -1 0 221(_ent (_in))))
				(_port(_int read_data 5 0 222(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 268(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 271(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 274(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 277(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 187(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 196(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 199(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 209(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 219(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 232(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 233(_arch(_uni))))
		(_sig(_int tb_rd 7 0 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 238(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 242(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 243(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 244(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 247(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 253(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 253(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 254(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 256(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 256(_arch(_uni))))
		(_sig(_int tb_clk -1 0 258(_arch(_uni((i 2))))))
		(_prcs
			(line__261(_arch 0 0 261(_assignment(_trgt(22))(_sens(22)))))
			(line__263(_arch 1 0 263(_assignment(_trgt(2(0))))))
			(line__264(_arch 2 0 264(_assignment(_trgt(2(1))))))
			(line__265(_arch 3 0 265(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302072462 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 180))
	(_version vef)
	(_time 1693302072463 2023.08.29 12:41:12)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code b4b6b2e0b9e2e3a2b1e3f2efe3b1e2b3b4b3b6b2e2)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 186(_ent (_in))))
				(_port(_int address 0 0 187(_ent (_in))))
				(_port(_int instruction 0 0 188(_ent (_out))))
				(_port(_int memory -2 0 189(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 195(_ent (_in))))
				(_port(_int read_reg1 1 0 196(_ent (_in))))
				(_port(_int read_reg2 1 0 197(_ent (_in))))
				(_port(_int write_reg 1 0 198(_ent (_in))))
				(_port(_int write_data 2 0 199(_ent (_in))))
				(_port(_int reg_write_enable -1 0 200(_ent (_in))))
				(_port(_int read_data1 2 0 201(_ent (_out))))
				(_port(_int read_data2 2 0 202(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 208(_ent (_in))))
				(_port(_int a 4 0 209(_ent (_in))))
				(_port(_int b 4 0 210(_ent (_in))))
				(_port(_int result 4 0 211(_ent (_out))))
				(_port(_int zero -1 0 212(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 218(_ent (_in))))
				(_port(_int address 5 0 219(_ent (_in))))
				(_port(_int write_data 5 0 220(_ent (_in))))
				(_port(_int mem_write_enable -1 0 221(_ent (_in))))
				(_port(_int read_data 5 0 222(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 268(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 271(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 274(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 277(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 187(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 196(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 199(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 209(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 219(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 232(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 233(_arch(_uni))))
		(_sig(_int tb_rd 7 0 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 238(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 242(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 243(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 244(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 244(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 247(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 253(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 253(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 254(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 256(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 256(_arch(_uni))))
		(_sig(_int tb_clk -1 0 258(_arch(_uni((i 2))))))
		(_prcs
			(line__261(_arch 0 0 261(_assignment(_trgt(22))(_sens(22)))))
			(line__263(_arch 1 0 263(_assignment(_trgt(2(0))))))
			(line__264(_arch 2 0 264(_assignment(_trgt(2(1))))))
			(line__265(_arch 3 0 265(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302108807 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 181))
	(_version vef)
	(_time 1693302108808 2023.08.29 12:41:48)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code acfeacfbf6fafbbaa9fbeaf7fba9faabacabaeaafa)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 187(_ent (_in))))
				(_port(_int address 0 0 188(_ent (_in))))
				(_port(_int instruction 0 0 189(_ent (_out))))
				(_port(_int memory -2 0 190(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 196(_ent (_in))))
				(_port(_int read_reg1 1 0 197(_ent (_in))))
				(_port(_int read_reg2 1 0 198(_ent (_in))))
				(_port(_int write_reg 1 0 199(_ent (_in))))
				(_port(_int write_data 2 0 200(_ent (_in))))
				(_port(_int reg_write_enable -1 0 201(_ent (_in))))
				(_port(_int read_data1 2 0 202(_ent (_out))))
				(_port(_int read_data2 2 0 203(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 209(_ent (_in))))
				(_port(_int a 4 0 210(_ent (_in))))
				(_port(_int b 4 0 211(_ent (_in))))
				(_port(_int result 4 0 212(_ent (_out))))
				(_port(_int zero -1 0 213(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 219(_ent (_in))))
				(_port(_int address 5 0 220(_ent (_in))))
				(_port(_int write_data 5 0 221(_ent (_in))))
				(_port(_int mem_write_enable -1 0 222(_ent (_in))))
				(_port(_int read_data 5 0 223(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 269(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 272(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 275(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 278(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 188(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 197(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 200(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 209(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 210(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 220(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 228(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 228(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 229(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 233(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 233(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 234(_arch(_uni))))
		(_sig(_int tb_rd 7 0 235(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 236(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 239(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 242(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 243(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 254(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 255(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 257(_arch(_uni))))
		(_sig(_int tb_clk -1 0 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 0 262(_assignment(_trgt(22))(_sens(22)))))
			(line__264(_arch 1 0 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 0 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 0 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 5627          1693302122535 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 16))
	(_version vef)
	(_time 1693302122536 2023.08.29 12:42:02)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 4345494149151455114f0518144615444344414515)
	(_ent
		(_time 1693302007745)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int address 1 0 20(_ent (_in))))
				(_port(_int instruction 1 0 21(_ent (_out))))
				(_port(_int memory -2 0 22(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 28(_ent (_in))))
				(_port(_int read_reg1 2 0 29(_ent (_in))))
				(_port(_int read_reg2 2 0 30(_ent (_in))))
				(_port(_int write_reg 2 0 31(_ent (_in))))
				(_port(_int write_data 3 0 32(_ent (_in))))
				(_port(_int reg_write_enable -1 0 33(_ent (_in))))
				(_port(_int read_data1 3 0 34(_ent (_out))))
				(_port(_int read_data2 3 0 35(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 4 0 41(_ent (_in))))
				(_port(_int a 5 0 42(_ent (_in))))
				(_port(_int b 5 0 43(_ent (_in))))
				(_port(_int result 5 0 44(_ent (_out))))
				(_port(_int zero -1 0 45(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int address 6 0 52(_ent (_in))))
				(_port(_int write_data 6 0 53(_ent (_in))))
				(_port(_int mem_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data 6 0 55(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 92(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 95(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 98(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 101(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 60(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 7 0 60(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 7 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 8 0 64(_arch(_uni))))
		(_sig(_int rs2 8 0 65(_arch(_uni))))
		(_sig(_int rd 8 0 66(_arch(_uni))))
		(_sig(_int reg_write_data 7 0 67(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 68(_arch(_uni))))
		(_sig(_int reg_read_data1 7 0 69(_arch(_uni))))
		(_sig(_int reg_read_data2 7 0 70(_arch(_uni))))
		(_sig(_int alu_result 7 0 73(_arch(_uni))))
		(_sig(_int alu_zero -1 0 74(_arch(_uni))))
		(_sig(_int alu_b 7 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 76(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 9 0 76(_arch(_uni))))
		(_sig(_int data_memory_address 7 0 79(_arch(_uni))))
		(_sig(_int data_memory_write_data 7 0 80(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 81(_arch(_uni))))
		(_sig(_int data_memory_read_data 7 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 85(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 10 0 85(_arch(_uni))))
		(_sig(_int funct3 9 0 86(_arch(_uni))))
		(_sig(_int opcode 10 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 88(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 11 0 88(_arch(_uni))))
		(_prcs
			(line__104(_arch 0 0 104(_prcs(_simple)(_trgt(2)(4)(6)(7)(8)(9)(10)(15)(16)(21)(22)(23)(24))(_sens(0))(_read(4)(5(d_31_20))(5(d_24_20))(5(d_31_25))(5(d_11_7))(5(d_14_12))(5(d_19_15))(5(d_6_0))(12)(13)(15)(21)(22)(23)(24)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693302122551 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 181))
	(_version vef)
	(_time 1693302122552 2023.08.29 12:42:02)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 525458515904054457051409055704555255505404)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 187(_ent (_in))))
				(_port(_int address 0 0 188(_ent (_in))))
				(_port(_int instruction 0 0 189(_ent (_out))))
				(_port(_int memory -2 0 190(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 196(_ent (_in))))
				(_port(_int read_reg1 1 0 197(_ent (_in))))
				(_port(_int read_reg2 1 0 198(_ent (_in))))
				(_port(_int write_reg 1 0 199(_ent (_in))))
				(_port(_int write_data 2 0 200(_ent (_in))))
				(_port(_int reg_write_enable -1 0 201(_ent (_in))))
				(_port(_int read_data1 2 0 202(_ent (_out))))
				(_port(_int read_data2 2 0 203(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 209(_ent (_in))))
				(_port(_int a 4 0 210(_ent (_in))))
				(_port(_int b 4 0 211(_ent (_in))))
				(_port(_int result 4 0 212(_ent (_out))))
				(_port(_int zero -1 0 213(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 219(_ent (_in))))
				(_port(_int address 5 0 220(_ent (_in))))
				(_port(_int write_data 5 0 221(_ent (_in))))
				(_port(_int mem_write_enable -1 0 222(_ent (_in))))
				(_port(_int read_data 5 0 223(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 269(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 272(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 275(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 278(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 188(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 197(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 200(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 209(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 210(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 220(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 228(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 228(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 229(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 233(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 233(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 234(_arch(_uni))))
		(_sig(_int tb_rd 7 0 235(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 236(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 239(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 242(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 243(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 254(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 255(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 257(_arch(_uni))))
		(_sig(_int tb_clk -1 0 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 0 262(_assignment(_trgt(22))(_sens(22)))))
			(line__264(_arch 1 0 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 0 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 0 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693302179803 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 187))
	(_version vef)
	(_time 1693302179804 2023.08.29 12:42:59)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 04550e02095253120153425f530152030403060252)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 193(_ent (_in))))
				(_port(_int address 0 0 194(_ent (_in))))
				(_port(_int instruction 0 0 195(_ent (_out))))
				(_port(_int memory -2 0 196(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 202(_ent (_in))))
				(_port(_int read_reg1 1 0 203(_ent (_in))))
				(_port(_int read_reg2 1 0 204(_ent (_in))))
				(_port(_int write_reg 1 0 205(_ent (_in))))
				(_port(_int write_data 2 0 206(_ent (_in))))
				(_port(_int reg_write_enable -1 0 207(_ent (_in))))
				(_port(_int read_data1 2 0 208(_ent (_out))))
				(_port(_int read_data2 2 0 209(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 215(_ent (_in))))
				(_port(_int a 4 0 216(_ent (_in))))
				(_port(_int b 4 0 217(_ent (_in))))
				(_port(_int result 4 0 218(_ent (_out))))
				(_port(_int zero -1 0 219(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 225(_ent (_in))))
				(_port(_int address 5 0 226(_ent (_in))))
				(_port(_int write_data 5 0 227(_ent (_in))))
				(_port(_int mem_write_enable -1 0 228(_ent (_in))))
				(_port(_int read_data 5 0 229(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 275(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 278(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 281(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 284(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 203(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 206(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 215(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 234(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 234(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 235(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 239(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 239(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 240(_arch(_uni))))
		(_sig(_int tb_rd 7 0 241(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 242(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 243(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 244(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 245(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 248(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 249(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 251(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 251(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 254(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 255(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 256(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 260(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 260(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 261(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 263(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 263(_arch(_uni))))
		(_sig(_int tb_clk -1 0 265(_arch(_uni((i 2))))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_trgt(22))(_sens(22)))))
			(line__270(_arch 1 0 270(_assignment(_trgt(2(0))))))
			(line__271(_arch 2 0 271(_assignment(_trgt(2(1))))))
			(line__272(_arch 3 0 272(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6063          1693302189707 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 22))
	(_version vef)
	(_time 1693302189708 2023.08.29 12:43:09)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code a7a1f0f0a9f1f0b1f5f4e1fcf0a2f1a0a7a0a5a1f1)
	(_ent
		(_time 1693302179780)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int address 2 0 26(_ent (_in))))
				(_port(_int instruction 2 0 27(_ent (_out))))
				(_port(_int memory -2 0 28(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int read_reg1 3 0 35(_ent (_in))))
				(_port(_int read_reg2 3 0 36(_ent (_in))))
				(_port(_int write_reg 3 0 37(_ent (_in))))
				(_port(_int write_data 4 0 38(_ent (_in))))
				(_port(_int reg_write_enable -1 0 39(_ent (_in))))
				(_port(_int read_data1 4 0 40(_ent (_out))))
				(_port(_int read_data2 4 0 41(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 5 0 47(_ent (_in))))
				(_port(_int a 6 0 48(_ent (_in))))
				(_port(_int b 6 0 49(_ent (_in))))
				(_port(_int result 6 0 50(_ent (_out))))
				(_port(_int zero -1 0 51(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 7 0 58(_ent (_in))))
				(_port(_int write_data 7 0 59(_ent (_in))))
				(_port(_int mem_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data 7 0 61(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 98(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 101(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 104(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 107(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 12(_ent(_out))))
		(_port(_int read_reg2 1 0 13(_ent(_out))))
		(_port(_int write_reg 1 0 14(_ent(_out))))
		(_port(_int write_data 0 0 15(_ent(_out))))
		(_port(_int reg_write_enable -1 0 16(_ent(_out))))
		(_port(_int read_data1 0 0 17(_ent(_out))))
		(_port(_int read_data2 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 8 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 70(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 9 0 70(_arch(_uni))))
		(_sig(_int rs2 9 0 71(_arch(_uni))))
		(_sig(_int rd 9 0 72(_arch(_uni))))
		(_sig(_int reg_write_data 8 0 73(_arch(_uni))))
		(_sig(_int temp_reg_write_enable -1 0 74(_arch(_uni))))
		(_sig(_int reg_read_data1 8 0 75(_arch(_uni))))
		(_sig(_int reg_read_data2 8 0 76(_arch(_uni))))
		(_sig(_int alu_result 8 0 79(_arch(_uni))))
		(_sig(_int alu_zero -1 0 80(_arch(_uni))))
		(_sig(_int alu_b 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 82(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 10 0 82(_arch(_uni))))
		(_sig(_int data_memory_address 8 0 85(_arch(_uni))))
		(_sig(_int data_memory_write_data 8 0 86(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 87(_arch(_uni))))
		(_sig(_int data_memory_read_data 8 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 91(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 11 0 91(_arch(_uni))))
		(_sig(_int funct3 10 0 92(_arch(_uni))))
		(_sig(_int opcode 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 94(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 12 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_prcs(_simple)(_trgt(11)(13)(14)(15)(16)(22)(23)(28)(29)(30)(31)(2)(8))(_sens(0))(_read(11)(12(d_31_20))(12(d_24_20))(12(d_31_25))(12(d_11_7))(12(d_14_12))(12(d_19_15))(12(d_6_0))(19)(20)(22)(28)(29)(30)(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693302189740 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 187))
	(_version vef)
	(_time 1693302189741 2023.08.29 12:43:09)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code d5d38287d98382c3d082938e82d083d2d5d2d7d383)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 193(_ent (_in))))
				(_port(_int address 0 0 194(_ent (_in))))
				(_port(_int instruction 0 0 195(_ent (_out))))
				(_port(_int memory -2 0 196(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 202(_ent (_in))))
				(_port(_int read_reg1 1 0 203(_ent (_in))))
				(_port(_int read_reg2 1 0 204(_ent (_in))))
				(_port(_int write_reg 1 0 205(_ent (_in))))
				(_port(_int write_data 2 0 206(_ent (_in))))
				(_port(_int reg_write_enable -1 0 207(_ent (_in))))
				(_port(_int read_data1 2 0 208(_ent (_out))))
				(_port(_int read_data2 2 0 209(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 215(_ent (_in))))
				(_port(_int a 4 0 216(_ent (_in))))
				(_port(_int b 4 0 217(_ent (_in))))
				(_port(_int result 4 0 218(_ent (_out))))
				(_port(_int zero -1 0 219(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 225(_ent (_in))))
				(_port(_int address 5 0 226(_ent (_in))))
				(_port(_int write_data 5 0 227(_ent (_in))))
				(_port(_int mem_write_enable -1 0 228(_ent (_in))))
				(_port(_int read_data 5 0 229(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 275(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 278(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 281(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 284(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 203(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 206(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 215(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 234(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 234(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 235(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 239(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 239(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 240(_arch(_uni))))
		(_sig(_int tb_rd 7 0 241(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 242(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 243(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 244(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 245(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 248(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 249(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 251(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 251(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 254(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 255(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 256(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 260(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 260(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 261(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 263(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 263(_arch(_uni))))
		(_sig(_int tb_clk -1 0 265(_arch(_uni((i 2))))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_trgt(22))(_sens(22)))))
			(line__270(_arch 1 0 270(_assignment(_trgt(2(0))))))
			(line__271(_arch 2 0 271(_assignment(_trgt(2(1))))))
			(line__272(_arch 3 0 272(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6063          1693302264474 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 22))
	(_version vef)
	(_time 1693302264475 2023.08.29 12:44:24)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code c4c7c491c99293d29697829f93c192c3c4c3c6c292)
	(_ent
		(_time 1693302264472)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int address 2 0 26(_ent (_in))))
				(_port(_int instruction 2 0 27(_ent (_out))))
				(_port(_int memory -2 0 28(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int read_reg1 3 0 35(_ent (_in))))
				(_port(_int read_reg2 3 0 36(_ent (_in))))
				(_port(_int write_reg 3 0 37(_ent (_in))))
				(_port(_int write_data 4 0 38(_ent (_in))))
				(_port(_int reg_write_enable -1 0 39(_ent (_in))))
				(_port(_int read_data1 4 0 40(_ent (_out))))
				(_port(_int read_data2 4 0 41(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 5 0 47(_ent (_in))))
				(_port(_int a 6 0 48(_ent (_in))))
				(_port(_int b 6 0 49(_ent (_in))))
				(_port(_int result 6 0 50(_ent (_out))))
				(_port(_int zero -1 0 51(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 7 0 58(_ent (_in))))
				(_port(_int write_data 7 0 59(_ent (_in))))
				(_port(_int mem_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data 7 0 61(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 98(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 101(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 104(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 107(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 12(_ent(_out))))
		(_port(_int read_reg2 1 0 13(_ent(_out))))
		(_port(_int write_reg 1 0 14(_ent(_out))))
		(_port(_int write_data_reg 0 0 15(_ent(_out))))
		(_port(_int write_enable_reg -1 0 16(_ent(_out))))
		(_port(_int read_data1 0 0 17(_ent(_out))))
		(_port(_int read_data2 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 8 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 70(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 9 0 70(_arch(_uni))))
		(_sig(_int rs2 9 0 71(_arch(_uni))))
		(_sig(_int rd 9 0 72(_arch(_uni))))
		(_sig(_int reg_write_data 8 0 73(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 74(_arch(_uni))))
		(_sig(_int reg_read_data1 8 0 75(_arch(_uni))))
		(_sig(_int reg_read_data2 8 0 76(_arch(_uni))))
		(_sig(_int alu_result 8 0 79(_arch(_uni))))
		(_sig(_int alu_zero -1 0 80(_arch(_uni))))
		(_sig(_int alu_b 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 82(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 10 0 82(_arch(_uni))))
		(_sig(_int data_memory_address 8 0 85(_arch(_uni))))
		(_sig(_int data_memory_write_data 8 0 86(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 87(_arch(_uni))))
		(_sig(_int data_memory_read_data 8 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 91(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 11 0 91(_arch(_uni))))
		(_sig(_int funct3 10 0 92(_arch(_uni))))
		(_sig(_int opcode 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 94(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 12 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_prcs(_simple)(_trgt(11)(13)(14)(15)(16)(17)(22)(23)(28)(29)(30)(31)(2))(_sens(0))(_read(11)(12(d_31_20))(12(d_24_20))(12(d_31_25))(12(d_11_7))(12(d_14_12))(12(d_19_15))(12(d_6_0))(19)(20)(22)(28)(29)(30)(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693302264491 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 187))
	(_version vef)
	(_time 1693302264492 2023.08.29 12:44:24)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code d3d0d381d98584c5d684958884d685d4d3d4d1d585)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 193(_ent (_in))))
				(_port(_int address 0 0 194(_ent (_in))))
				(_port(_int instruction 0 0 195(_ent (_out))))
				(_port(_int memory -2 0 196(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 202(_ent (_in))))
				(_port(_int read_reg1 1 0 203(_ent (_in))))
				(_port(_int read_reg2 1 0 204(_ent (_in))))
				(_port(_int write_reg 1 0 205(_ent (_in))))
				(_port(_int write_data 2 0 206(_ent (_in))))
				(_port(_int reg_write_enable -1 0 207(_ent (_in))))
				(_port(_int read_data1 2 0 208(_ent (_out))))
				(_port(_int read_data2 2 0 209(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 215(_ent (_in))))
				(_port(_int a 4 0 216(_ent (_in))))
				(_port(_int b 4 0 217(_ent (_in))))
				(_port(_int result 4 0 218(_ent (_out))))
				(_port(_int zero -1 0 219(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 225(_ent (_in))))
				(_port(_int address 5 0 226(_ent (_in))))
				(_port(_int write_data 5 0 227(_ent (_in))))
				(_port(_int mem_write_enable -1 0 228(_ent (_in))))
				(_port(_int read_data 5 0 229(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 275(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 278(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 281(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 284(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 194(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 203(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 206(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 215(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 234(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 234(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 235(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 239(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 239(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 240(_arch(_uni))))
		(_sig(_int tb_rd 7 0 241(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 242(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 243(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 244(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 245(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 248(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 249(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 251(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 251(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 254(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 255(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 256(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 260(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 260(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 261(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 263(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 263(_arch(_uni))))
		(_sig(_int tb_clk -1 0 265(_arch(_uni((i 2))))))
		(_prcs
			(line__268(_arch 0 0 268(_assignment(_trgt(22))(_sens(22)))))
			(line__270(_arch 1 0 270(_assignment(_trgt(2(0))))))
			(line__271(_arch 2 0 271(_assignment(_trgt(2(1))))))
			(line__272(_arch 3 0 272(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6098          1693302818856 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 22))
	(_version vef)
	(_time 1693302818857 2023.08.29 12:53:38)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 4b1e4149101d1c5d1a1f0d101c4e1d4c4b4c494d1d)
	(_ent
		(_time 1693302264471)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int address 2 0 26(_ent (_in))))
				(_port(_int instruction 2 0 27(_ent (_out))))
				(_port(_int memory -2 0 28(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int read_reg1 3 0 35(_ent (_in))))
				(_port(_int read_reg2 3 0 36(_ent (_in))))
				(_port(_int write_reg 3 0 37(_ent (_in))))
				(_port(_int write_data 4 0 38(_ent (_in))))
				(_port(_int reg_write_enable -1 0 39(_ent (_in))))
				(_port(_int read_data1 4 0 40(_ent (_out))))
				(_port(_int read_data2 4 0 41(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 5 0 47(_ent (_in))))
				(_port(_int a 6 0 48(_ent (_in))))
				(_port(_int b 6 0 49(_ent (_in))))
				(_port(_int result 6 0 50(_ent (_out))))
				(_port(_int zero -1 0 51(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 57(_ent (_in))))
				(_port(_int address 7 0 58(_ent (_in))))
				(_port(_int write_data 7 0 59(_ent (_in))))
				(_port(_int mem_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data 7 0 61(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 98(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 101(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 104(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 107(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 12(_ent(_out))))
		(_port(_int read_reg2 1 0 13(_ent(_out))))
		(_port(_int write_reg 1 0 14(_ent(_out))))
		(_port(_int write_data_reg 0 0 15(_ent(_out))))
		(_port(_int write_enable_reg -1 0 16(_ent(_out))))
		(_port(_int read_data1 0 0 17(_ent(_out))))
		(_port(_int read_data2 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 8 0 66(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 8 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 70(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 9 0 70(_arch(_uni))))
		(_sig(_int rs2 9 0 71(_arch(_uni))))
		(_sig(_int rd 9 0 72(_arch(_uni))))
		(_sig(_int reg_write_data 8 0 73(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 74(_arch(_uni))))
		(_sig(_int reg_read_data1 8 0 75(_arch(_uni))))
		(_sig(_int reg_read_data2 8 0 76(_arch(_uni))))
		(_sig(_int alu_result 8 0 79(_arch(_uni))))
		(_sig(_int alu_zero -1 0 80(_arch(_uni))))
		(_sig(_int alu_b 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 82(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 10 0 82(_arch(_uni))))
		(_sig(_int data_memory_address 8 0 85(_arch(_uni))))
		(_sig(_int data_memory_write_data 8 0 86(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 87(_arch(_uni))))
		(_sig(_int data_memory_read_data 8 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 91(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 11 0 91(_arch(_uni))))
		(_sig(_int funct3 10 0 92(_arch(_uni))))
		(_sig(_int opcode 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 94(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 12 0 94(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_prcs(_simple)(_trgt(11)(13)(14)(15)(16)(17)(22)(23)(28)(29)(30)(31)(2)(4)(5)(6)(7)(8))(_sens(0))(_read(11)(12(d_31_20))(12(d_24_20))(12(d_31_25))(12(d_11_7))(12(d_14_12))(12(d_19_15))(12(d_6_0))(13)(14)(15)(16)(17)(19)(20)(22)(28)(29)(30)(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693302818871 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 198))
	(_version vef)
	(_time 1693302818872 2023.08.29 12:53:38)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 5a0f5059020c0d4c5f0d1c010d5f0c5d5a5d585c0c)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 204(_ent (_in))))
				(_port(_int address 0 0 205(_ent (_in))))
				(_port(_int instruction 0 0 206(_ent (_out))))
				(_port(_int memory -2 0 207(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 213(_ent (_in))))
				(_port(_int read_reg1 1 0 214(_ent (_in))))
				(_port(_int read_reg2 1 0 215(_ent (_in))))
				(_port(_int write_reg 1 0 216(_ent (_in))))
				(_port(_int write_data 2 0 217(_ent (_in))))
				(_port(_int reg_write_enable -1 0 218(_ent (_in))))
				(_port(_int read_data1 2 0 219(_ent (_out))))
				(_port(_int read_data2 2 0 220(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 226(_ent (_in))))
				(_port(_int a 4 0 227(_ent (_in))))
				(_port(_int b 4 0 228(_ent (_in))))
				(_port(_int result 4 0 229(_ent (_out))))
				(_port(_int zero -1 0 230(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 236(_ent (_in))))
				(_port(_int address 5 0 237(_ent (_in))))
				(_port(_int write_data 5 0 238(_ent (_in))))
				(_port(_int mem_write_enable -1 0 239(_ent (_in))))
				(_port(_int read_data 5 0 240(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 286(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 289(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 292(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 295(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 205(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 214(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 217(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 226(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 227(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 237(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 245(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 245(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 246(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 250(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 250(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 251(_arch(_uni))))
		(_sig(_int tb_rd 7 0 252(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 253(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 256(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 259(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 260(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 262(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 262(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 267(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 271(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 271(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 272(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 274(_arch(_uni))))
		(_sig(_int tb_clk -1 0 276(_arch(_uni((i 2))))))
		(_prcs
			(line__279(_arch 0 0 279(_assignment(_trgt(22))(_sens(22)))))
			(line__281(_arch 1 0 281(_assignment(_trgt(2(0))))))
			(line__282(_arch 2 0 282(_assignment(_trgt(2(1))))))
			(line__283(_arch 3 0 283(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6384          1693302871945 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 29))
	(_version vef)
	(_time 1693302871946 2023.08.29 12:54:31)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code b1beb4e5b9e7e6a7e1b5f7eae6b4e7b6b1b6b3b7e7)
	(_ent
		(_time 1693302871943)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int address 3 0 33(_ent (_in))))
				(_port(_int instruction 3 0 34(_ent (_out))))
				(_port(_int memory -2 0 35(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 41(_ent (_in))))
				(_port(_int read_reg1 4 0 42(_ent (_in))))
				(_port(_int read_reg2 4 0 43(_ent (_in))))
				(_port(_int write_reg 4 0 44(_ent (_in))))
				(_port(_int write_data 5 0 45(_ent (_in))))
				(_port(_int reg_write_enable -1 0 46(_ent (_in))))
				(_port(_int read_data1 5 0 47(_ent (_out))))
				(_port(_int read_data2 5 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 54(_ent (_in))))
				(_port(_int a 7 0 55(_ent (_in))))
				(_port(_int b 7 0 56(_ent (_in))))
				(_port(_int result 7 0 57(_ent (_out))))
				(_port(_int zero -1 0 58(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int address 8 0 65(_ent (_in))))
				(_port(_int write_data 8 0 66(_ent (_in))))
				(_port(_int mem_write_enable -1 0 67(_ent (_in))))
				(_port(_int read_data 8 0 68(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 105(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 108(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 111(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 114(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_in))))
		(_port(_int a 0 0 22(_ent(_in))))
		(_port(_int b 0 0 23(_ent(_in))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 77(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 77(_arch(_uni))))
		(_sig(_int rs2 10 0 78(_arch(_uni))))
		(_sig(_int rd 10 0 79(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 80(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 81(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 82(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 83(_arch(_uni))))
		(_sig(_int alu_result 9 0 86(_arch(_uni))))
		(_sig(_int alu_zero -1 0 87(_arch(_uni))))
		(_sig(_int alu_b 9 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 89(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 92(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 93(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 98(_arch(_uni))))
		(_sig(_int funct3 11 0 99(_arch(_uni))))
		(_sig(_int opcode 12 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 101(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 101(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(16)(18)(19)(20)(21)(22)(27)(28)(33)(34)(35)(36)(2)(4)(5)(6)(7)(8))(_sens(0))(_read(16)(17(d_31_20))(17(d_24_20))(17(d_31_25))(17(d_11_7))(17(d_14_12))(17(d_19_15))(17(d_6_0))(18)(19)(20)(21)(22)(24)(25)(27)(33)(34)(35)(36)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693302871960 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 205))
	(_version vef)
	(_time 1693302871961 2023.08.29 12:54:31)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code c0cfc595c99697d6c597869b97c596c7c0c7c2c696)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 211(_ent (_in))))
				(_port(_int address 0 0 212(_ent (_in))))
				(_port(_int instruction 0 0 213(_ent (_out))))
				(_port(_int memory -2 0 214(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 220(_ent (_in))))
				(_port(_int read_reg1 1 0 221(_ent (_in))))
				(_port(_int read_reg2 1 0 222(_ent (_in))))
				(_port(_int write_reg 1 0 223(_ent (_in))))
				(_port(_int write_data 2 0 224(_ent (_in))))
				(_port(_int reg_write_enable -1 0 225(_ent (_in))))
				(_port(_int read_data1 2 0 226(_ent (_out))))
				(_port(_int read_data2 2 0 227(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 233(_ent (_in))))
				(_port(_int a 4 0 234(_ent (_in))))
				(_port(_int b 4 0 235(_ent (_in))))
				(_port(_int result 4 0 236(_ent (_out))))
				(_port(_int zero -1 0 237(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 243(_ent (_in))))
				(_port(_int address 5 0 244(_ent (_in))))
				(_port(_int write_data 5 0 245(_ent (_in))))
				(_port(_int mem_write_enable -1 0 246(_ent (_in))))
				(_port(_int read_data 5 0 247(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 293(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 296(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 299(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 302(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 212(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 221(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 224(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 233(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 234(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 244(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 252(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 252(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 253(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 257(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 257(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 258(_arch(_uni))))
		(_sig(_int tb_rd 7 0 259(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 260(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 261(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 262(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 263(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 266(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 267(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 269(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 269(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 272(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 273(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 274(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 278(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 278(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 279(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 280(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 281(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 281(_arch(_uni))))
		(_sig(_int tb_clk -1 0 283(_arch(_uni((i 2))))))
		(_prcs
			(line__286(_arch 0 0 286(_assignment(_trgt(22))(_sens(22)))))
			(line__288(_arch 1 0 288(_assignment(_trgt(2(0))))))
			(line__289(_arch 2 0 289(_assignment(_trgt(2(1))))))
			(line__290(_arch 3 0 290(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693303055986 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 209))
	(_version vef)
	(_time 1693303055987 2023.08.29 12:57:35)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 9092949f99c6c78695c7d6cbc795c69790979296c6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 215(_ent (_in))))
				(_port(_int address 0 0 216(_ent (_in))))
				(_port(_int instruction 0 0 217(_ent (_out))))
				(_port(_int memory -2 0 218(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 224(_ent (_in))))
				(_port(_int read_reg1 1 0 225(_ent (_in))))
				(_port(_int read_reg2 1 0 226(_ent (_in))))
				(_port(_int write_reg 1 0 227(_ent (_in))))
				(_port(_int write_data 2 0 228(_ent (_in))))
				(_port(_int reg_write_enable -1 0 229(_ent (_in))))
				(_port(_int read_data1 2 0 230(_ent (_out))))
				(_port(_int read_data2 2 0 231(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 237(_ent (_in))))
				(_port(_int a 4 0 238(_ent (_in))))
				(_port(_int b 4 0 239(_ent (_in))))
				(_port(_int result 4 0 240(_ent (_out))))
				(_port(_int zero -1 0 241(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 247(_ent (_in))))
				(_port(_int address 5 0 248(_ent (_in))))
				(_port(_int write_data 5 0 249(_ent (_in))))
				(_port(_int mem_write_enable -1 0 250(_ent (_in))))
				(_port(_int read_data 5 0 251(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 297(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 300(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 303(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 306(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 228(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 238(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 248(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 261(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 262(_arch(_uni))))
		(_sig(_int tb_rd 7 0 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 267(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 271(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 282(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 283(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 285(_arch(_uni))))
		(_sig(_int tb_clk -1 0 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 0 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 0 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 0 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 0 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5472          1693303077612 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 209))
	(_version vef)
	(_time 1693303077613 2023.08.29 12:57:57)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 095f590f095f5e1f0c5e4f525e0c5f0e090e0b0f5f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 215(_ent (_in))))
				(_port(_int address 0 0 216(_ent (_in))))
				(_port(_int instruction 0 0 217(_ent (_out))))
				(_port(_int memory -2 0 218(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 224(_ent (_in))))
				(_port(_int read_reg1 1 0 225(_ent (_in))))
				(_port(_int read_reg2 1 0 226(_ent (_in))))
				(_port(_int write_reg 1 0 227(_ent (_in))))
				(_port(_int write_data 2 0 228(_ent (_in))))
				(_port(_int reg_write_enable -1 0 229(_ent (_in))))
				(_port(_int read_data1 2 0 230(_ent (_out))))
				(_port(_int read_data2 2 0 231(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 237(_ent (_in))))
				(_port(_int a 4 0 238(_ent (_in))))
				(_port(_int b 4 0 239(_ent (_in))))
				(_port(_int result 4 0 240(_ent (_out))))
				(_port(_int zero -1 0 241(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 247(_ent (_in))))
				(_port(_int address 5 0 248(_ent (_in))))
				(_port(_int write_data 5 0 249(_ent (_in))))
				(_port(_int mem_write_enable -1 0 250(_ent (_in))))
				(_port(_int read_data 5 0 251(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 297(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 300(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 303(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 306(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 228(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 238(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 248(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 261(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 262(_arch(_uni))))
		(_sig(_int tb_rd 7 0 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 267(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 271(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 282(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 283(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 285(_arch(_uni))))
		(_sig(_int tb_clk -1 0 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 0 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 0 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 0 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 0 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6407          1693303120981 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 29))
	(_version vef)
	(_time 1693303120982 2023.08.29 12:58:40)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 787a7e79792e2f6e28783e232f7d2e7f787f7a7e2e)
	(_ent
		(_time 1693303077590)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 32(_ent (_in))))
				(_port(_int address 3 0 33(_ent (_in))))
				(_port(_int instruction 3 0 34(_ent (_out))))
				(_port(_int memory -2 0 35(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 41(_ent (_in))))
				(_port(_int read_reg1 4 0 42(_ent (_in))))
				(_port(_int read_reg2 4 0 43(_ent (_in))))
				(_port(_int write_reg 4 0 44(_ent (_in))))
				(_port(_int write_data 5 0 45(_ent (_in))))
				(_port(_int reg_write_enable -1 0 46(_ent (_in))))
				(_port(_int read_data1 5 0 47(_ent (_out))))
				(_port(_int read_data2 5 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 54(_ent (_in))))
				(_port(_int a 7 0 55(_ent (_in))))
				(_port(_int b 7 0 56(_ent (_in))))
				(_port(_int result 7 0 57(_ent (_out))))
				(_port(_int zero -1 0 58(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int address 8 0 65(_ent (_in))))
				(_port(_int write_data 8 0 66(_ent (_in))))
				(_port(_int mem_write_enable -1 0 67(_ent (_in))))
				(_port(_int read_data 8 0 68(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 105(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 108(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 111(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 114(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 73(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 77(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 77(_arch(_uni))))
		(_sig(_int rs2 10 0 78(_arch(_uni))))
		(_sig(_int rd 10 0 79(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 80(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 81(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 82(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 83(_arch(_uni))))
		(_sig(_int alu_result 9 0 86(_arch(_uni))))
		(_sig(_int alu_zero -1 0 87(_arch(_uni))))
		(_sig(_int alu_b 9 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 89(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 92(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 93(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 98(_arch(_uni))))
		(_sig(_int funct3 11 0 99(_arch(_uni))))
		(_sig(_int opcode 12 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 101(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 101(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(16)(18)(19)(20)(21)(22)(27)(28)(33)(34)(35)(36)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(16)(17(d_31_20))(17(d_24_20))(17(d_31_25))(17(d_11_7))(17(d_14_12))(17(d_19_15))(17(d_6_0))(18)(19)(20)(21)(22)(23)(24)(25)(27)(28)(33)(34)(35)(36)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693303120999 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 209))
	(_version vef)
	(_time 1693303121000 2023.08.29 12:58:40)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8785818989d1d09182d0c1dcd082d18087808581d1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 215(_ent (_in))))
				(_port(_int address 0 0 216(_ent (_in))))
				(_port(_int instruction 0 0 217(_ent (_out))))
				(_port(_int memory -2 0 218(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 224(_ent (_in))))
				(_port(_int read_reg1 1 0 225(_ent (_in))))
				(_port(_int read_reg2 1 0 226(_ent (_in))))
				(_port(_int write_reg 1 0 227(_ent (_in))))
				(_port(_int write_data 2 0 228(_ent (_in))))
				(_port(_int reg_write_enable -1 0 229(_ent (_in))))
				(_port(_int read_data1 2 0 230(_ent (_out))))
				(_port(_int read_data2 2 0 231(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 237(_ent (_in))))
				(_port(_int a 4 0 238(_ent (_in))))
				(_port(_int b 4 0 239(_ent (_in))))
				(_port(_int result 4 0 240(_ent (_out))))
				(_port(_int zero -1 0 241(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 247(_ent (_in))))
				(_port(_int address 5 0 248(_ent (_in))))
				(_port(_int write_data 5 0 249(_ent (_in))))
				(_port(_int mem_write_enable -1 0 250(_ent (_in))))
				(_port(_int read_data 5 0 251(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 297(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 300(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 303(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 306(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 225(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 228(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 238(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 248(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 261(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 262(_arch(_uni))))
		(_sig(_int tb_rd 7 0 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 267(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 271(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 282(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 283(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 285(_arch(_uni))))
		(_sig(_int tb_clk -1 0 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 0 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 0 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 0 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 0 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6602          1693303197912 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 34))
	(_version vef)
	(_time 1693303197913 2023.08.29 12:59:57)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 010e0207095756175155475a560457060106030757)
	(_ent
		(_time 1693303197910)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int address 3 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
				(_port(_int memory -2 0 40(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int read_reg1 4 0 47(_ent (_in))))
				(_port(_int read_reg2 4 0 48(_ent (_in))))
				(_port(_int write_reg 4 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int reg_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data1 5 0 52(_ent (_out))))
				(_port(_int read_data2 5 0 53(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 59(_ent (_in))))
				(_port(_int a 7 0 60(_ent (_in))))
				(_port(_int b 7 0 61(_ent (_in))))
				(_port(_int result 7 0 62(_ent (_out))))
				(_port(_int zero -1 0 63(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 69(_ent (_in))))
				(_port(_int address 8 0 70(_ent (_in))))
				(_port(_int write_data 8 0 71(_ent (_in))))
				(_port(_int mem_write_enable -1 0 72(_ent (_in))))
				(_port(_int read_data 8 0 73(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 110(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 113(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 116(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 119(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 82(_arch(_uni))))
		(_sig(_int rs2 10 0 83(_arch(_uni))))
		(_sig(_int rd 10 0 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 88(_arch(_uni))))
		(_sig(_int alu_result 9 0 91(_arch(_uni))))
		(_sig(_int alu_zero -1 0 92(_arch(_uni))))
		(_sig(_int alu_b 9 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 103(_arch(_uni))))
		(_sig(_int funct3 11 0 104(_arch(_uni))))
		(_sig(_int opcode 12 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 106(_arch(_uni))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(31)(32)(37)(38)(39)(40)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(20)(21(d_31_20))(21(d_24_20))(21(d_31_25))(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(23)(24)(25)(26)(27)(28)(29)(31)(32)(37)(38)(39)(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5472          1693303197927 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 214))
	(_version vef)
	(_time 1693303197928 2023.08.29 12:59:57)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 010e0207095756170456475a560457060106030757)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 220(_ent (_in))))
				(_port(_int address 0 0 221(_ent (_in))))
				(_port(_int instruction 0 0 222(_ent (_out))))
				(_port(_int memory -2 0 223(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 229(_ent (_in))))
				(_port(_int read_reg1 1 0 230(_ent (_in))))
				(_port(_int read_reg2 1 0 231(_ent (_in))))
				(_port(_int write_reg 1 0 232(_ent (_in))))
				(_port(_int write_data 2 0 233(_ent (_in))))
				(_port(_int reg_write_enable -1 0 234(_ent (_in))))
				(_port(_int read_data1 2 0 235(_ent (_out))))
				(_port(_int read_data2 2 0 236(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 3 0 242(_ent (_in))))
				(_port(_int a 4 0 243(_ent (_in))))
				(_port(_int b 4 0 244(_ent (_in))))
				(_port(_int result 4 0 245(_ent (_out))))
				(_port(_int zero -1 0 246(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 252(_ent (_in))))
				(_port(_int address 5 0 253(_ent (_in))))
				(_port(_int write_data 5 0 254(_ent (_in))))
				(_port(_int mem_write_enable -1 0 255(_ent (_in))))
				(_port(_int read_data 5 0 256(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 302(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_pc))
			((instruction)(tb_instruction))
			((memory)(tb_instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 305(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data)(tb_reg_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 308(_comp ALU)
		(_port
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 311(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 221(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 230(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 233(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 242(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 243(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 253(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 261(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 6 0 261(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 6 0 262(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 266(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 7 0 266(_arch(_uni))))
		(_sig(_int tb_rs2 7 0 267(_arch(_uni))))
		(_sig(_int tb_rd 7 0 268(_arch(_uni))))
		(_sig(_int tb_reg_write_data 6 0 269(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 270(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 6 0 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 6 0 272(_arch(_uni))))
		(_sig(_int tb_alu_result 6 0 275(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 276(_arch(_uni))))
		(_sig(_int tb_alu_b 6 0 277(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 278(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 8 0 278(_arch(_uni))))
		(_sig(_int tb_data_memory_address 6 0 281(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 6 0 282(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 283(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 6 0 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 287(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 9 0 287(_arch(_uni))))
		(_sig(_int tb_funct3 8 0 288(_arch(_uni))))
		(_sig(_int tb_opcode 9 0 289(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 290(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 10 0 290(_arch(_uni))))
		(_sig(_int tb_clk -1 0 292(_arch(_uni((i 2))))))
		(_prcs
			(line__295(_arch 0 0 295(_assignment(_trgt(22))(_sens(22)))))
			(line__297(_arch 1 0 297(_assignment(_trgt(2(0))))))
			(line__298(_arch 2 0 298(_assignment(_trgt(2(1))))))
			(line__299(_arch 3 0 299(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6602          1693476641586 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 34))
	(_version vef)
	(_time 1693476641587 2023.08.31 13:10:41)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 535755505905044503071508045605545354515505)
	(_ent
		(_time 1693303197909)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int address 3 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
				(_port(_int memory -2 0 40(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int read_reg1 4 0 47(_ent (_in))))
				(_port(_int read_reg2 4 0 48(_ent (_in))))
				(_port(_int write_reg 4 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int reg_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data1 5 0 52(_ent (_out))))
				(_port(_int read_data2 5 0 53(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 59(_ent (_in))))
				(_port(_int a 7 0 60(_ent (_in))))
				(_port(_int b 7 0 61(_ent (_in))))
				(_port(_int result 7 0 62(_ent (_out))))
				(_port(_int zero -1 0 63(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 69(_ent (_in))))
				(_port(_int address 8 0 70(_ent (_in))))
				(_port(_int write_data 8 0 71(_ent (_in))))
				(_port(_int mem_write_enable -1 0 72(_ent (_in))))
				(_port(_int read_data 8 0 73(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 110(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 113(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 116(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 119(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 82(_arch(_uni))))
		(_sig(_int rs2 10 0 83(_arch(_uni))))
		(_sig(_int rd 10 0 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 88(_arch(_uni))))
		(_sig(_int alu_result 9 0 91(_arch(_uni))))
		(_sig(_int alu_zero -1 0 92(_arch(_uni))))
		(_sig(_int alu_b 9 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 103(_arch(_uni))))
		(_sig(_int funct3 11 0 104(_arch(_uni))))
		(_sig(_int opcode 12 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 106(_arch(_uni))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(31)(32)(37)(38)(39)(40)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(20)(21(d_31_20))(21(d_24_20))(21(d_31_25))(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(23)(24)(25)(26)(27)(28)(29)(31)(32)(37)(38)(39)(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6602          1693476655908 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 34))
	(_version vef)
	(_time 1693476655909 2023.08.31 13:10:55)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 4b4a1a49101d1c5d1b1f0d101c4e1d4c4b4c494d1d)
	(_ent
		(_time 1693303197909)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int address 3 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
				(_port(_int memory -2 0 40(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 46(_ent (_in))))
				(_port(_int read_reg1 4 0 47(_ent (_in))))
				(_port(_int read_reg2 4 0 48(_ent (_in))))
				(_port(_int write_reg 4 0 49(_ent (_in))))
				(_port(_int write_data 5 0 50(_ent (_in))))
				(_port(_int reg_write_enable -1 0 51(_ent (_in))))
				(_port(_int read_data1 5 0 52(_ent (_out))))
				(_port(_int read_data2 5 0 53(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 59(_ent (_in))))
				(_port(_int a 7 0 60(_ent (_in))))
				(_port(_int b 7 0 61(_ent (_in))))
				(_port(_int result 7 0 62(_ent (_out))))
				(_port(_int zero -1 0 63(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 69(_ent (_in))))
				(_port(_int address 8 0 70(_ent (_in))))
				(_port(_int write_data 8 0 71(_ent (_in))))
				(_port(_int mem_write_enable -1 0 72(_ent (_in))))
				(_port(_int read_data 8 0 73(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 110(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 113(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 116(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 119(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 82(_arch(_uni))))
		(_sig(_int rs2 10 0 83(_arch(_uni))))
		(_sig(_int rd 10 0 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 88(_arch(_uni))))
		(_sig(_int alu_result 9 0 91(_arch(_uni))))
		(_sig(_int alu_zero -1 0 92(_arch(_uni))))
		(_sig(_int alu_b 9 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 103(_arch(_uni))))
		(_sig(_int funct3 11 0 104(_arch(_uni))))
		(_sig(_int opcode 12 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 106(_arch(_uni))))
		(_prcs
			(line__122(_arch 0 0 122(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(31)(32)(37)(38)(39)(40)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(20)(21(d_31_20))(21(d_24_20))(21(d_31_25))(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(23)(24)(25)(26)(27)(28)(29)(31)(32)(37)(38)(39)(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4717          1693476655924 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 214))
	(_version vef)
	(_time 1693476655925 2023.08.31 13:10:55)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 5b5a0a58000d0c4d5d5c1d000c5e0d5c5b5c595d0d)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 217(_ent (_in))))
				(_port(_int instructions_memory -2 0 218(_ent (_in))))
				(_port(_int pc 0 0 219(_ent (_out))))
				(_port(_int instruction 0 0 220(_ent (_out))))
				(_port(_int read_reg1 1 0 222(_ent (_out))))
				(_port(_int read_reg2 1 0 223(_ent (_out))))
				(_port(_int write_reg 1 0 224(_ent (_out))))
				(_port(_int write_data_reg 0 0 225(_ent (_out))))
				(_port(_int write_enable_reg -1 0 226(_ent (_out))))
				(_port(_int read_data1 0 0 227(_ent (_out))))
				(_port(_int read_data2 0 0 228(_ent (_out))))
				(_port(_int op 2 0 230(_ent (_out))))
				(_port(_int a 0 0 231(_ent (_out))))
				(_port(_int b 0 0 232(_ent (_out))))
				(_port(_int result 0 0 233(_ent (_out))))
				(_port(_int zero -1 0 234(_ent (_out))))
				(_port(_int address 0 0 236(_ent (_out))))
				(_port(_int write_data 0 0 237(_ent (_out))))
				(_port(_int mem_write_enable -1 0 238(_ent (_out))))
				(_port(_int read_data 0 0 239(_ent (_out))))
			)
		)
	)
	(_inst uut 0 284(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 219(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 222(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 230(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 244(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 0 244(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 0 245(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 249(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 0 249(_arch(_uni))))
		(_sig(_int tb_rs2 4 0 250(_arch(_uni))))
		(_sig(_int tb_rd 4 0 251(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 0 252(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 253(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 0 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 0 255(_arch(_uni))))
		(_sig(_int tb_alu_result 3 0 258(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 259(_arch(_uni))))
		(_sig(_int tb_alu_b 3 0 260(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 261(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 0 261(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 0 264(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 0 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 266(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 0 267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 270(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 0 270(_arch(_uni))))
		(_sig(_int tb_funct3 5 0 271(_arch(_uni))))
		(_sig(_int tb_opcode 6 0 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 273(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 0 273(_arch(_uni))))
		(_sig(_int tb_clk -1 0 275(_arch(_uni((i 2))))))
		(_prcs
			(line__278(_arch 0 0 278(_assignment(_trgt(22))(_sens(22)))))
			(line__280(_arch 1 0 280(_assignment(_trgt(2(0))))))
			(line__281(_arch 2 0 281(_assignment(_trgt(2(1))))))
			(line__282(_arch 3 0 282(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 2450          1693476887466 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 147))
	(_version vef)
	(_time 1693476887467 2023.08.31 13:14:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code c697c093c99091d0c7c7809d91c390c1c6c1c4c090)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 150(_ent (_in))))
				(_port(_int pc 0 1 151(_ent (_out))))
				(_port(_int instruction 0 1 152(_ent (_out))))
				(_port(_int instructions_memory -2 1 153(_ent (_in))))
			)
		)
	)
	(_inst uut 1 173(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(_open))
				((read_reg2)(_open))
				((write_reg)(_open))
				((write_data_reg)(_open))
				((write_enable_reg)(_open))
				((read_data1)(_open))
				((read_data2)(_open))
				((op)(_open))
				((a)(_open))
				((b)(_open))
				((result)(_open))
				((zero)(_open))
				((address)(_open))
				((write_data)(_open))
				((mem_write_enable)(_open))
				((read_data)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 157(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 160(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 160(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 161(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 162(_arch(_uni))))
		(_prcs
			(line__166(_arch 0 1 166(_assignment(_trgt(0))(_sens(0)))))
			(line__168(_arch 1 1 168(_assignment(_trgt(3(0))))))
			(line__169(_arch 2 1 169(_assignment(_trgt(3(1))))))
			(line__170(_arch 3 1 170(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4500          1693476896559 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 34))
	(_version vef)
	(_time 1693476896560 2023.08.31 13:14:56)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4c4a464e161a1b5a474c0a171b491a4b4c4b4e4a1a)
	(_ent
		(_time 1693303197909)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 37(_ent (_in))))
				(_port(_int address 3 1 38(_ent (_in))))
				(_port(_int instruction 3 1 39(_ent (_out))))
				(_port(_int memory -2 1 40(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 113(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 1 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 1 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 1 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 1 82(_arch(_uni))))
		(_sig(_int rs2 10 1 83(_arch(_uni))))
		(_sig(_int rd 10 1 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 1 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 1 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 1 88(_arch(_uni))))
		(_sig(_int alu_result 9 1 91(_arch(_uni))))
		(_sig(_int alu_zero -1 1 92(_arch(_uni))))
		(_sig(_int alu_b 9 1 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 1 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 1 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 1 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 1 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 1 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 1 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 1 103(_arch(_uni))))
		(_sig(_int funct3 11 1 104(_arch(_uni))))
		(_sig(_int opcode 12 1 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 1 106(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 1 115(_prcs(_simple)(_trgt(20)(22)(24)(38)(39)(2)(4)(6)(12))(_sens(0))(_read(20)(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(24)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 2450          1693476896582 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 145))
	(_version vef)
	(_time 1693476896583 2023.08.31 13:14:56)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6b6d616b303d3c7d6a6a2d303c6e3d6c6b6c696d3d)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 148(_ent (_in))))
				(_port(_int pc 0 1 149(_ent (_out))))
				(_port(_int instruction 0 1 150(_ent (_out))))
				(_port(_int instructions_memory -2 1 151(_ent (_in))))
			)
		)
	)
	(_inst uut 1 171(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(_open))
				((read_reg2)(_open))
				((write_reg)(_open))
				((write_data_reg)(_open))
				((write_enable_reg)(_open))
				((read_data1)(_open))
				((read_data2)(_open))
				((op)(_open))
				((a)(_open))
				((b)(_open))
				((result)(_open))
				((zero)(_open))
				((address)(_open))
				((write_data)(_open))
				((mem_write_enable)(_open))
				((read_data)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 149(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 155(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 158(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 158(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 159(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 160(_arch(_uni))))
		(_prcs
			(line__164(_arch 0 1 164(_assignment(_trgt(0))(_sens(0)))))
			(line__166(_arch 1 1 166(_assignment(_trgt(3(0))))))
			(line__167(_arch 2 1 167(_assignment(_trgt(3(1))))))
			(line__168(_arch 3 1 168(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4500          1693476903632 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 34))
	(_version vef)
	(_time 1693476903633 2023.08.31 13:15:03)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f2f6f3a2f9a4a5e4f9f5b4a9a5f7a4f5f2f5f0f4a4)
	(_ent
		(_time 1693303197909)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 37(_ent (_in))))
				(_port(_int address 3 1 38(_ent (_in))))
				(_port(_int instruction 3 1 39(_ent (_out))))
				(_port(_int memory -2 1 40(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 110(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 1 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 1 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 1 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 1 82(_arch(_uni))))
		(_sig(_int rs2 10 1 83(_arch(_uni))))
		(_sig(_int rd 10 1 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 1 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 1 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 1 88(_arch(_uni))))
		(_sig(_int alu_result 9 1 91(_arch(_uni))))
		(_sig(_int alu_zero -1 1 92(_arch(_uni))))
		(_sig(_int alu_b 9 1 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 1 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 1 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 1 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 1 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 1 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 1 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 1 103(_arch(_uni))))
		(_sig(_int funct3 11 1 104(_arch(_uni))))
		(_sig(_int opcode 12 1 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 1 106(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 1 112(_prcs(_simple)(_trgt(20)(22)(24)(38)(39)(2)(4)(6)(12))(_sens(0))(_read(20)(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(24)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 2450          1693476903647 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 142))
	(_version vef)
	(_time 1693476903648 2023.08.31 13:15:03)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 020604040954551403034459550754050205000454)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 145(_ent (_in))))
				(_port(_int pc 0 1 146(_ent (_out))))
				(_port(_int instruction 0 1 147(_ent (_out))))
				(_port(_int instructions_memory -2 1 148(_ent (_in))))
			)
		)
	)
	(_inst uut 1 168(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((instructions_memory)(tb_instructions_memory))
		)
		(_use(_ent . RISC_V_Processor)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(_open))
				((read_reg2)(_open))
				((write_reg)(_open))
				((write_data_reg)(_open))
				((write_enable_reg)(_open))
				((read_data1)(_open))
				((read_data2)(_open))
				((op)(_open))
				((a)(_open))
				((b)(_open))
				((result)(_open))
				((zero)(_open))
				((address)(_open))
				((write_data)(_open))
				((mem_write_enable)(_open))
				((read_data)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 146(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 1 152(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 155(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 1 1 155(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 1 156(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 157(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 1 161(_assignment(_trgt(0))(_sens(0)))))
			(line__163(_arch 1 1 163(_assignment(_trgt(3(0))))))
			(line__164(_arch 2 1 164(_assignment(_trgt(3(1))))))
			(line__165(_arch 3 1 165(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4500          1693476955981 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 34))
	(_version vef)
	(_time 1693476955982 2023.08.31 13:15:55)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6a6d686a323c3d7c616d2c313d6f3c6d6a6d686c3c)
	(_ent
		(_time 1693303197909)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 37(_ent (_in))))
				(_port(_int address 3 1 38(_ent (_in))))
				(_port(_int instruction 3 1 39(_ent (_out))))
				(_port(_int memory -2 1 40(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 110(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 1 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 1 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 1 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 1 82(_arch(_uni))))
		(_sig(_int rs2 10 1 83(_arch(_uni))))
		(_sig(_int rd 10 1 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 1 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 1 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 1 88(_arch(_uni))))
		(_sig(_int alu_result 9 1 91(_arch(_uni))))
		(_sig(_int alu_zero -1 1 92(_arch(_uni))))
		(_sig(_int alu_b 9 1 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 1 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 1 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 1 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 1 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 1 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 1 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 1 103(_arch(_uni))))
		(_sig(_int funct3 11 1 104(_arch(_uni))))
		(_sig(_int opcode 12 1 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 1 106(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 1 112(_prcs(_simple)(_trgt(20)(22)(24)(38)(39)(2)(4)(6)(12))(_sens(0))(_read(20)(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(24)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 4742          1693476955996 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 142))
	(_version vef)
	(_time 1693476955997 2023.08.31 13:15:55)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 7a7d787b222c2d6c7c7d3c212d7f2c7d7a7d787c2c)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 145(_ent (_in))))
				(_port(_int instructions_memory -2 1 146(_ent (_in))))
				(_port(_int pc 0 1 147(_ent (_out))))
				(_port(_int instruction 0 1 148(_ent (_out))))
				(_port(_int read_reg1 1 1 150(_ent (_out))))
				(_port(_int read_reg2 1 1 151(_ent (_out))))
				(_port(_int write_reg 1 1 152(_ent (_out))))
				(_port(_int write_data_reg 0 1 153(_ent (_out))))
				(_port(_int write_enable_reg -1 1 154(_ent (_out))))
				(_port(_int read_data1 0 1 155(_ent (_out))))
				(_port(_int read_data2 0 1 156(_ent (_out))))
				(_port(_int op 2 1 158(_ent (_out))))
				(_port(_int a 0 1 159(_ent (_out))))
				(_port(_int b 0 1 160(_ent (_out))))
				(_port(_int result 0 1 161(_ent (_out))))
				(_port(_int zero -1 1 162(_ent (_out))))
				(_port(_int address 0 1 164(_ent (_out))))
				(_port(_int write_data 0 1 165(_ent (_out))))
				(_port(_int mem_write_enable -1 1 166(_ent (_out))))
				(_port(_int read_data 0 1 167(_ent (_out))))
			)
		)
	)
	(_inst uut 1 212(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 147(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 150(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 158(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 172(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 1 172(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 1 173(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 177(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 1 177(_arch(_uni))))
		(_sig(_int tb_rs2 4 1 178(_arch(_uni))))
		(_sig(_int tb_rd 4 1 179(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 1 180(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 181(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 1 182(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 1 183(_arch(_uni))))
		(_sig(_int tb_alu_result 3 1 186(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 187(_arch(_uni))))
		(_sig(_int tb_alu_b 3 1 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 189(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 1 189(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 1 192(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 1 193(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 194(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 1 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 198(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 1 198(_arch(_uni))))
		(_sig(_int tb_funct3 5 1 199(_arch(_uni))))
		(_sig(_int tb_opcode 6 1 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 201(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 1 201(_arch(_uni))))
		(_sig(_int tb_clk -1 1 203(_arch(_uni((i 2))))))
		(_prcs
			(line__206(_arch 0 1 206(_assignment(_trgt(22))(_sens(22)))))
			(line__208(_arch 1 1 208(_assignment(_trgt(2(0))))))
			(line__209(_arch 2 1 209(_assignment(_trgt(2(1))))))
			(line__210(_arch 3 1 210(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4500          1693476975238 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 1 34))
	(_version vef)
	(_time 1693476975239 2023.08.31 13:16:15)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code acaffcfbf6fafbbaa7abeaf7fba9faabacabaeaafa)
	(_ent
		(_time 1693303197909)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 1 37(_ent (_in))))
				(_port(_int address 3 1 38(_ent (_in))))
				(_port(_int instruction 3 1 39(_ent (_out))))
				(_port(_int memory -2 1 40(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 1 110(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 47(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 1 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 1 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 1 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 1 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 1 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 1 82(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 1 82(_arch(_uni))))
		(_sig(_int rs2 10 1 83(_arch(_uni))))
		(_sig(_int rd 10 1 84(_arch(_uni))))
		(_sig(_int reg_write_data 9 1 85(_arch(_uni))))
		(_sig(_int reg_write_enable -1 1 86(_arch(_uni))))
		(_sig(_int reg_read_data1 9 1 87(_arch(_uni))))
		(_sig(_int reg_read_data2 9 1 88(_arch(_uni))))
		(_sig(_int alu_result 9 1 91(_arch(_uni))))
		(_sig(_int alu_zero -1 1 92(_arch(_uni))))
		(_sig(_int alu_b 9 1 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 1 94(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 1 94(_arch(_uni))))
		(_sig(_int data_memory_address 9 1 97(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 1 98(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 1 99(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 1 100(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 103(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 1 103(_arch(_uni))))
		(_sig(_int funct3 11 1 104(_arch(_uni))))
		(_sig(_int opcode 12 1 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 106(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 1 106(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 1 112(_prcs(_simple)(_trgt(20)(22)(24)(38)(39)(2)(4)(6)(12))(_sens(0))(_read(20)(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(24)(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 4742          1693476975255 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 142))
	(_version vef)
	(_time 1693476975256 2023.08.31 13:16:15)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code bbb8ebefe0edecadbdbcfde0ecbeedbcbbbcb9bded)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 145(_ent (_in))))
				(_port(_int instructions_memory -2 1 146(_ent (_in))))
				(_port(_int pc 0 1 147(_ent (_out))))
				(_port(_int instruction 0 1 148(_ent (_out))))
				(_port(_int read_reg1 1 1 150(_ent (_out))))
				(_port(_int read_reg2 1 1 151(_ent (_out))))
				(_port(_int write_reg 1 1 152(_ent (_out))))
				(_port(_int write_data_reg 0 1 153(_ent (_out))))
				(_port(_int write_enable_reg -1 1 154(_ent (_out))))
				(_port(_int read_data1 0 1 155(_ent (_out))))
				(_port(_int read_data2 0 1 156(_ent (_out))))
				(_port(_int op 2 1 158(_ent (_out))))
				(_port(_int a 0 1 159(_ent (_out))))
				(_port(_int b 0 1 160(_ent (_out))))
				(_port(_int result 0 1 161(_ent (_out))))
				(_port(_int zero -1 1 162(_ent (_out))))
				(_port(_int address 0 1 164(_ent (_out))))
				(_port(_int write_data 0 1 165(_ent (_out))))
				(_port(_int mem_write_enable -1 1 166(_ent (_out))))
				(_port(_int read_data 0 1 167(_ent (_out))))
			)
		)
	)
	(_inst uut 1 212(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 147(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 150(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 158(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 172(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 1 172(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 1 173(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 174(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 177(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 1 177(_arch(_uni))))
		(_sig(_int tb_rs2 4 1 178(_arch(_uni))))
		(_sig(_int tb_rd 4 1 179(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 1 180(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 181(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 1 182(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 1 183(_arch(_uni))))
		(_sig(_int tb_alu_result 3 1 186(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 187(_arch(_uni))))
		(_sig(_int tb_alu_b 3 1 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 189(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 1 189(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 1 192(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 1 193(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 194(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 1 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 198(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 1 198(_arch(_uni))))
		(_sig(_int tb_funct3 5 1 199(_arch(_uni))))
		(_sig(_int tb_opcode 6 1 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 201(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 1 201(_arch(_uni))))
		(_sig(_int tb_clk -1 1 203(_arch(_uni((i 2))))))
		(_prcs
			(line__206(_arch 0 1 206(_assignment(_trgt(22))(_sens(22)))))
			(line__208(_arch 1 1 208(_assignment(_trgt(2(0))))))
			(line__209(_arch 2 1 209(_assignment(_trgt(2(1))))))
			(line__210(_arch 3 1 210(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 4742          1693477160499 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 149))
	(_version vef)
	(_time 1693477160500 2023.08.31 13:19:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5d5b095e000b0a4b5b5a1b060a580b5a5d5a5f5b0b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 152(_ent (_in))))
				(_port(_int instructions_memory -2 1 153(_ent (_in))))
				(_port(_int pc 0 1 154(_ent (_out))))
				(_port(_int instruction 0 1 155(_ent (_out))))
				(_port(_int read_reg1 1 1 157(_ent (_out))))
				(_port(_int read_reg2 1 1 158(_ent (_out))))
				(_port(_int write_reg 1 1 159(_ent (_out))))
				(_port(_int write_data_reg 0 1 160(_ent (_out))))
				(_port(_int write_enable_reg -1 1 161(_ent (_out))))
				(_port(_int read_data1 0 1 162(_ent (_out))))
				(_port(_int read_data2 0 1 163(_ent (_out))))
				(_port(_int op 2 1 165(_ent (_out))))
				(_port(_int a 0 1 166(_ent (_out))))
				(_port(_int b 0 1 167(_ent (_out))))
				(_port(_int result 0 1 168(_ent (_out))))
				(_port(_int zero -1 1 169(_ent (_out))))
				(_port(_int address 0 1 171(_ent (_out))))
				(_port(_int write_data 0 1 172(_ent (_out))))
				(_port(_int mem_write_enable -1 1 173(_ent (_out))))
				(_port(_int read_data 0 1 174(_ent (_out))))
			)
		)
	)
	(_inst uut 1 219(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 154(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 157(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 165(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 179(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 1 179(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 1 180(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 184(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 1 184(_arch(_uni))))
		(_sig(_int tb_rs2 4 1 185(_arch(_uni))))
		(_sig(_int tb_rd 4 1 186(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 1 187(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 188(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 1 189(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 1 190(_arch(_uni))))
		(_sig(_int tb_alu_result 3 1 193(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 194(_arch(_uni))))
		(_sig(_int tb_alu_b 3 1 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 196(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 1 196(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 1 199(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 1 200(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 201(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 1 202(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 205(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 1 205(_arch(_uni))))
		(_sig(_int tb_funct3 5 1 206(_arch(_uni))))
		(_sig(_int tb_opcode 6 1 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 208(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 1 208(_arch(_uni))))
		(_sig(_int tb_clk -1 1 210(_arch(_uni((i 2))))))
		(_prcs
			(line__213(_arch 0 1 213(_assignment(_trgt(22))(_sens(22)))))
			(line__215(_arch 1 1 215(_assignment(_trgt(2(0))))))
			(line__216(_arch 2 1 216(_assignment(_trgt(2(1))))))
			(line__217(_arch 3 1 217(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4844          1693477170447 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477170448 2023.08.31 13:19:30)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 2f2c2b2b7079783924236974782a79282f282d2979)
	(_ent
		(_time 1693477170445)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25(d_11_7))(25(d_14_12))(25(d_19_15))(25(d_6_0))(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5430          1693477170462 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 149))
	(_version vef)
	(_time 1693477170463 2023.08.31 13:19:30)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 3e3d3a3b6268692838397865693b68393e393c3868)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 152(_ent (_in))))
				(_port(_int instructions_memory -2 1 153(_ent (_in))))
				(_port(_int pc 0 1 154(_ent (_out))))
				(_port(_int instruction 0 1 155(_ent (_out))))
				(_port(_int read_reg1 1 1 157(_ent (_out))))
				(_port(_int read_reg2 1 1 158(_ent (_out))))
				(_port(_int write_reg 1 1 159(_ent (_out))))
				(_port(_int write_data_reg 0 1 160(_ent (_out))))
				(_port(_int write_enable_reg -1 1 161(_ent (_out))))
				(_port(_int read_data1 0 1 162(_ent (_out))))
				(_port(_int read_data2 0 1 163(_ent (_out))))
				(_port(_int op 2 1 165(_ent (_out))))
				(_port(_int a 0 1 166(_ent (_out))))
				(_port(_int b 0 1 167(_ent (_out))))
				(_port(_int result 0 1 168(_ent (_out))))
				(_port(_int zero -1 1 169(_ent (_out))))
				(_port(_int address 0 1 171(_ent (_out))))
				(_port(_int write_data 0 1 172(_ent (_out))))
				(_port(_int mem_write_enable -1 1 173(_ent (_out))))
				(_port(_int read_data 0 1 174(_ent (_out))))
			)
		)
	)
	(_inst uut 1 219(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(_open))
				((efunct3)(_open))
				((eopcode)(_open))
				((efunct)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 154(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 157(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 165(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 179(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 1 179(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 1 180(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 181(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 184(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 1 184(_arch(_uni))))
		(_sig(_int tb_rs2 4 1 185(_arch(_uni))))
		(_sig(_int tb_rd 4 1 186(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 1 187(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 188(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 1 189(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 1 190(_arch(_uni))))
		(_sig(_int tb_alu_result 3 1 193(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 194(_arch(_uni))))
		(_sig(_int tb_alu_b 3 1 195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 196(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 1 196(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 1 199(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 1 200(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 201(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 1 202(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 205(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 1 205(_arch(_uni))))
		(_sig(_int tb_funct3 5 1 206(_arch(_uni))))
		(_sig(_int tb_opcode 6 1 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 208(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 1 208(_arch(_uni))))
		(_sig(_int tb_clk -1 1 210(_arch(_uni((i 2))))))
		(_prcs
			(line__213(_arch 0 1 213(_assignment(_trgt(22))(_sens(22)))))
			(line__215(_arch 1 1 215(_assignment(_trgt(2(0))))))
			(line__216(_arch 2 1 216(_assignment(_trgt(2(1))))))
			(line__217(_arch 3 1 217(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4844          1693477208059 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477208060 2023.08.31 13:20:08)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 184b131f194e4f0e13145e434f1d4e1f181f1a1e4e)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25(d_11_7))(25(d_14_12))(25(d_19_15))(25(d_6_0))(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4844          1693477227869 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477227870 2023.08.31 13:20:27)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 7d78797c202b2a6b76713b262a782b7a7d7a7f7b2b)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25(d_11_7))(25(d_14_12))(25(d_19_15))(25(d_6_0))(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477227875 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 149))
	(_version vef)
	(_time 1693477227876 2023.08.31 13:20:27)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8c898882d6dadb9a8a81cad7db89da8b8c8b8e8ada)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 152(_ent (_in))))
				(_port(_int instructions_memory -2 1 153(_ent (_in))))
				(_port(_int pc 0 1 154(_ent (_out))))
				(_port(_int instruction 0 1 155(_ent (_out))))
				(_port(_int read_reg1 1 1 157(_ent (_out))))
				(_port(_int read_reg2 1 1 158(_ent (_out))))
				(_port(_int write_reg 1 1 159(_ent (_out))))
				(_port(_int write_data_reg 0 1 160(_ent (_out))))
				(_port(_int write_enable_reg -1 1 161(_ent (_out))))
				(_port(_int read_data1 0 1 162(_ent (_out))))
				(_port(_int read_data2 0 1 163(_ent (_out))))
				(_port(_int op 2 1 165(_ent (_out))))
				(_port(_int a 0 1 166(_ent (_out))))
				(_port(_int b 0 1 167(_ent (_out))))
				(_port(_int result 0 1 168(_ent (_out))))
				(_port(_int zero -1 1 169(_ent (_out))))
				(_port(_int address 0 1 171(_ent (_out))))
				(_port(_int write_data 0 1 172(_ent (_out))))
				(_port(_int mem_write_enable -1 1 173(_ent (_out))))
				(_port(_int read_data 0 1 174(_ent (_out))))
				(_port(_int efunct7 3 1 176(_ent (_out))))
				(_port(_int efunct3 2 1 177(_ent (_out))))
				(_port(_int eopcode 3 1 178(_ent (_out))))
				(_port(_int efunct 4 1 179(_ent (_out))))
			)
		)
	)
	(_inst uut 1 224(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 154(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 157(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 165(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 176(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 179(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 184(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 184(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 185(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 186(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 189(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 189(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 190(_arch(_uni))))
		(_sig(_int tb_rd 6 1 191(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 192(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 193(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 194(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 195(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 198(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 199(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 201(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 201(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 204(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 207(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 210(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 210(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 211(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 213(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 213(_arch(_uni))))
		(_sig(_int tb_clk -1 1 215(_arch(_uni((i 2))))))
		(_prcs
			(line__218(_arch 0 1 218(_assignment(_trgt(22))(_sens(22)))))
			(line__220(_arch 1 1 220(_assignment(_trgt(2(0))))))
			(line__221(_arch 2 1 221(_assignment(_trgt(2(1))))))
			(line__222(_arch 3 1 222(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693477280511 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 150))
	(_version vef)
	(_time 1693477280512 2023.08.31 13:21:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1d4c1b1a404b4a0b1b105b464a184b1a1d1a1f1b4b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 153(_ent (_in))))
				(_port(_int instructions_memory -2 1 154(_ent (_in))))
				(_port(_int pc 0 1 155(_ent (_out))))
				(_port(_int instruction 0 1 156(_ent (_out))))
				(_port(_int read_reg1 1 1 158(_ent (_out))))
				(_port(_int read_reg2 1 1 159(_ent (_out))))
				(_port(_int write_reg 1 1 160(_ent (_out))))
				(_port(_int write_data_reg 0 1 161(_ent (_out))))
				(_port(_int write_enable_reg -1 1 162(_ent (_out))))
				(_port(_int read_data1 0 1 163(_ent (_out))))
				(_port(_int read_data2 0 1 164(_ent (_out))))
				(_port(_int op 2 1 166(_ent (_out))))
				(_port(_int a 0 1 167(_ent (_out))))
				(_port(_int b 0 1 168(_ent (_out))))
				(_port(_int result 0 1 169(_ent (_out))))
				(_port(_int zero -1 1 170(_ent (_out))))
				(_port(_int address 0 1 172(_ent (_out))))
				(_port(_int write_data 0 1 173(_ent (_out))))
				(_port(_int mem_write_enable -1 1 174(_ent (_out))))
				(_port(_int read_data 0 1 175(_ent (_out))))
				(_port(_int efunct7 3 1 177(_ent (_out))))
				(_port(_int efunct3 2 1 178(_ent (_out))))
				(_port(_int eopcode 3 1 179(_ent (_out))))
				(_port(_int efunct 4 1 180(_ent (_out))))
			)
		)
	)
	(_inst uut 1 225(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 155(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 158(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 166(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 177(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 180(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 185(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 185(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 186(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 187(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 190(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 190(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 191(_arch(_uni))))
		(_sig(_int tb_rd 6 1 192(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 193(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 194(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 195(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 196(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 200(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 201(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 202(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 202(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 207(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 211(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 211(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 212(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 214(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 214(_arch(_uni))))
		(_sig(_int tb_clk -1 1 216(_arch(_uni((i 2))))))
		(_prcs
			(line__219(_arch 0 1 219(_assignment(_trgt(22))(_sens(22)))))
			(line__221(_arch 1 1 221(_assignment(_trgt(2(0))))))
			(line__222(_arch 2 1 222(_assignment(_trgt(2(1))))))
			(line__223(_arch 3 1 223(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693477428013 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 151))
	(_version vef)
	(_time 1693477428014 2023.08.31 13:23:48)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 494d4f4b491f1e5f4f440f121e4c1f4e494e4b4f1f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 154(_ent (_in))))
				(_port(_int instructions_memory -2 1 155(_ent (_in))))
				(_port(_int pc 0 1 156(_ent (_out))))
				(_port(_int instruction 0 1 157(_ent (_out))))
				(_port(_int read_reg1 1 1 159(_ent (_out))))
				(_port(_int read_reg2 1 1 160(_ent (_out))))
				(_port(_int write_reg 1 1 161(_ent (_out))))
				(_port(_int write_data_reg 0 1 162(_ent (_out))))
				(_port(_int write_enable_reg -1 1 163(_ent (_out))))
				(_port(_int read_data1 0 1 164(_ent (_out))))
				(_port(_int read_data2 0 1 165(_ent (_out))))
				(_port(_int op 2 1 167(_ent (_out))))
				(_port(_int a 0 1 168(_ent (_out))))
				(_port(_int b 0 1 169(_ent (_out))))
				(_port(_int result 0 1 170(_ent (_out))))
				(_port(_int zero -1 1 171(_ent (_out))))
				(_port(_int address 0 1 173(_ent (_out))))
				(_port(_int write_data 0 1 174(_ent (_out))))
				(_port(_int mem_write_enable -1 1 175(_ent (_out))))
				(_port(_int read_data 0 1 176(_ent (_out))))
				(_port(_int efunct7 3 1 178(_ent (_out))))
				(_port(_int efunct3 2 1 179(_ent (_out))))
				(_port(_int eopcode 3 1 180(_ent (_out))))
				(_port(_int efunct 4 1 181(_ent (_out))))
			)
		)
	)
	(_inst uut 1 226(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 156(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 159(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 167(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 178(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 181(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 186(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 186(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 187(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 191(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 191(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 192(_arch(_uni))))
		(_sig(_int tb_rd 6 1 193(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 194(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 195(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 197(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 201(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 202(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 203(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 203(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 207(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 209(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 212(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 212(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 213(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 214(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 215(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 215(_arch(_uni))))
		(_sig(_int tb_clk -1 1 217(_arch(_uni((i 2))))))
		(_prcs
			(line__220(_arch 0 1 220(_assignment(_trgt(22))(_sens(22)))))
			(line__222(_arch 1 1 222(_assignment(_trgt(2(0))))))
			(line__223(_arch 2 1 223(_assignment(_trgt(2(1))))))
			(line__224(_arch 3 1 224(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4807          1693477452117 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477452118 2023.08.31 13:24:12)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 77797776792120617c20312c207221707770757121)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(3)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25)(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477452133 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 151))
	(_version vef)
	(_time 1693477452134 2023.08.31 13:24:12)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8688868889d0d190808bc0ddd183d08186818480d0)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 154(_ent (_in))))
				(_port(_int instructions_memory -2 1 155(_ent (_in))))
				(_port(_int pc 0 1 156(_ent (_out))))
				(_port(_int instruction 0 1 157(_ent (_out))))
				(_port(_int read_reg1 1 1 159(_ent (_out))))
				(_port(_int read_reg2 1 1 160(_ent (_out))))
				(_port(_int write_reg 1 1 161(_ent (_out))))
				(_port(_int write_data_reg 0 1 162(_ent (_out))))
				(_port(_int write_enable_reg -1 1 163(_ent (_out))))
				(_port(_int read_data1 0 1 164(_ent (_out))))
				(_port(_int read_data2 0 1 165(_ent (_out))))
				(_port(_int op 2 1 167(_ent (_out))))
				(_port(_int a 0 1 168(_ent (_out))))
				(_port(_int b 0 1 169(_ent (_out))))
				(_port(_int result 0 1 170(_ent (_out))))
				(_port(_int zero -1 1 171(_ent (_out))))
				(_port(_int address 0 1 173(_ent (_out))))
				(_port(_int write_data 0 1 174(_ent (_out))))
				(_port(_int mem_write_enable -1 1 175(_ent (_out))))
				(_port(_int read_data 0 1 176(_ent (_out))))
				(_port(_int efunct7 3 1 178(_ent (_out))))
				(_port(_int efunct3 2 1 179(_ent (_out))))
				(_port(_int eopcode 3 1 180(_ent (_out))))
				(_port(_int efunct 4 1 181(_ent (_out))))
			)
		)
	)
	(_inst uut 1 226(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 156(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 159(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 167(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 178(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 181(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 186(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 186(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 187(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 188(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 191(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 191(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 192(_arch(_uni))))
		(_sig(_int tb_rd 6 1 193(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 194(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 195(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 197(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 201(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 202(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 203(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 203(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 207(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 209(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 212(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 212(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 213(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 214(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 215(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 215(_arch(_uni))))
		(_sig(_int tb_clk -1 1 217(_arch(_uni((i 2))))))
		(_prcs
			(line__220(_arch 0 1 220(_assignment(_trgt(22))(_sens(22)))))
			(line__222(_arch 1 1 222(_assignment(_trgt(2(0))))))
			(line__223(_arch 2 1 223(_assignment(_trgt(2(1))))))
			(line__224(_arch 3 1 224(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693477527701 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477527702 2023.08.31 13:25:27)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code b1e4bae5b9e7e6a7b7bcf7eae6b4e7b6b1b6b3b7e7)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693477544514 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477544515 2023.08.31 13:25:44)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6d3c3d6d303b3a7b6b602b363a683b6a6d6a6f6b3b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4808          1693477562039 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477562040 2023.08.31 13:26:02)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code d8dc8c8ad98e8fced3899e838fdd8edfd8dfdade8e)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_wait_on)(_trgt(24)(26)(28)(42)(43)(2)(3)(4)(6)(12)(21)(22))(_sens(43))(_read(24)(25)(26)(28)(31)(42)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477562059 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477562060 2023.08.31 13:26:02)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e8ecbcbbe9bebffeeee5aeb3bfedbeefe8efeaeebe)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4800          1693477771086 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477771087 2023.08.31 13:29:31)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 6f6f6d6f30393879643e2934386a39686f686d6939)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(3)(4)(6)(12)(21)(22))(_read(24)(25)(26)(28)(31)(42)(43)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477771119 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477771120 2023.08.31 13:29:31)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8f8f8d81d0d9d8998982c9d4d88ad9888f888d89d9)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4807          1693477846978 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477846979 2023.08.31 13:30:46)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e2ece8b1e9b4b5f4e9b3a4b9b5e7b4e5e2e5e0e4b4)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(3)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25)(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477846995 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477846996 2023.08.31 13:30:46)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f2fcf8a2f9a4a5e4f4ffb4a9a5f7a4f5f2f5f0f4a4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4807          1693477911332 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477911333 2023.08.31 13:31:51)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 49474f4b491f1e5f42190f121e4c1f4e494e4b4f1f)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(3)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25)(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477911347 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693477911348 2023.08.31 13:31:51)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 59575f5a590f0e4f5f541f020e5c0f5e595e5b5f0f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4807          1693477931351 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477931352 2023.08.31 13:32:11)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 792b7978792f2e6f72283f222e7c2f7e797e7b7f2f)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_simple)(_trgt(24)(26)(28)(42)(43)(2)(3)(4)(6)(12)(21)(22))(_sens(0))(_read(24)(25)(26)(28)(31)(42)(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477931362 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477931363 2023.08.31 13:32:11)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 89db898789dfde9f8f84cfd2de8cdf8e898e8b8fdf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4630          1693477973489 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693477973490 2023.08.31 13:32:53)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 16191311194041001d47504d411340111611141040)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(43)(3)(22))(_sens(0)(25)(43))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693477973504 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693477973505 2023.08.31 13:32:53)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 252a2021297372332328637e722073222522272373)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4622          1693478008296 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478008297 2023.08.31 13:33:28)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 020556040954551409534459550754050205000454)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(3)(22))(_sens(0)(25))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693478008311 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693478008312 2023.08.31 13:33:28)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1215461519444504141f5449451744151215101444)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4626          1693478037186 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478037187 2023.08.31 13:33:57)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code dddd898f808b8acbd68c9b868ad88bdadddadfdb8b)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(43)(3)(22))(_sens(0)(25))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693478037203 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693478037204 2023.08.31 13:33:57)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code fcfca8aca6aaabeafaf1baa7abf9aafbfcfbfefaaa)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4630          1693478057042 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478057043 2023.08.31 13:34:17)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 70242671792627667b21362b277526777077727626)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(43)(3)(22))(_sens(0)(25)(43))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693478057048 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 153))
	(_version vef)
	(_time 1693478057049 2023.08.31 13:34:17)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 80d4d68e89d6d796868dc6dbd785d68780878286d6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 156(_ent (_in))))
				(_port(_int instructions_memory -2 1 157(_ent (_in))))
				(_port(_int pc 0 1 158(_ent (_out))))
				(_port(_int instruction 0 1 159(_ent (_out))))
				(_port(_int read_reg1 1 1 161(_ent (_out))))
				(_port(_int read_reg2 1 1 162(_ent (_out))))
				(_port(_int write_reg 1 1 163(_ent (_out))))
				(_port(_int write_data_reg 0 1 164(_ent (_out))))
				(_port(_int write_enable_reg -1 1 165(_ent (_out))))
				(_port(_int read_data1 0 1 166(_ent (_out))))
				(_port(_int read_data2 0 1 167(_ent (_out))))
				(_port(_int op 2 1 169(_ent (_out))))
				(_port(_int a 0 1 170(_ent (_out))))
				(_port(_int b 0 1 171(_ent (_out))))
				(_port(_int result 0 1 172(_ent (_out))))
				(_port(_int zero -1 1 173(_ent (_out))))
				(_port(_int address 0 1 175(_ent (_out))))
				(_port(_int write_data 0 1 176(_ent (_out))))
				(_port(_int mem_write_enable -1 1 177(_ent (_out))))
				(_port(_int read_data 0 1 178(_ent (_out))))
				(_port(_int efunct7 3 1 180(_ent (_out))))
				(_port(_int efunct3 2 1 181(_ent (_out))))
				(_port(_int eopcode 3 1 182(_ent (_out))))
				(_port(_int efunct 4 1 183(_ent (_out))))
			)
		)
	)
	(_inst uut 1 228(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 161(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 169(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 180(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 183(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 188(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 188(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 189(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 190(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 193(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 193(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 194(_arch(_uni))))
		(_sig(_int tb_rd 6 1 195(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 197(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 199(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 202(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 203(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 204(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 205(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 205(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 208(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 214(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 214(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 215(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 217(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 217(_arch(_uni))))
		(_sig(_int tb_clk -1 1 219(_arch(_uni((i 2))))))
		(_prcs
			(line__222(_arch 0 1 222(_assignment(_trgt(22))(_sens(22)))))
			(line__224(_arch 1 1 224(_assignment(_trgt(2(0))))))
			(line__225(_arch 2 1 225(_assignment(_trgt(2(1))))))
			(line__226(_arch 3 1 226(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693478118213 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693478118214 2023.08.31 13:35:18)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 64313564693233726269223f336132636463666232)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693478253816 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693478253817 2023.08.31 13:37:33)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1e4a49194248490818135845491b48191e191c1848)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693478260086 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693478260087 2023.08.31 13:37:40)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 97c5939899c1c081919ad1ccc092c19097909591c1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4616          1693478309987 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478309988 2023.08.31 13:38:29)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8adc8184d2dcdd9c81daccd1dd8fdc8d8a8d888cdc)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(43)(3)(22))(_sens(43))(_read(25)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693478310002 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693478310003 2023.08.31 13:38:30)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 99cf929699cfce8f9f94dfc2ce9ccf9e999e9b9fcf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4604          1693478662753 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478662754 2023.08.31 13:44:22)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8780d78989d1d0918cd7c1dcd082d18087808581d1)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(3))(_sens(0))(_read(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693478662766 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693478662767 2023.08.31 13:44:22)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9790c79899c1c081919ad1ccc092c19097909591c1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4611          1693478698905 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478698906 2023.08.31 13:44:58)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code b4babee0b9e2e3a2bfe4f2efe3b1e2b3b4b3b6b2e2)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693478698920 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 154))
	(_version vef)
	(_time 1693478698921 2023.08.31 13:44:58)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code c3cdc996c99594d5c5ce859894c695c4c3c4c1c595)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 157(_ent (_in))))
				(_port(_int instructions_memory -2 1 158(_ent (_in))))
				(_port(_int pc 0 1 159(_ent (_out))))
				(_port(_int instruction 0 1 160(_ent (_out))))
				(_port(_int read_reg1 1 1 162(_ent (_out))))
				(_port(_int read_reg2 1 1 163(_ent (_out))))
				(_port(_int write_reg 1 1 164(_ent (_out))))
				(_port(_int write_data_reg 0 1 165(_ent (_out))))
				(_port(_int write_enable_reg -1 1 166(_ent (_out))))
				(_port(_int read_data1 0 1 167(_ent (_out))))
				(_port(_int read_data2 0 1 168(_ent (_out))))
				(_port(_int op 2 1 170(_ent (_out))))
				(_port(_int a 0 1 171(_ent (_out))))
				(_port(_int b 0 1 172(_ent (_out))))
				(_port(_int result 0 1 173(_ent (_out))))
				(_port(_int zero -1 1 174(_ent (_out))))
				(_port(_int address 0 1 176(_ent (_out))))
				(_port(_int write_data 0 1 177(_ent (_out))))
				(_port(_int mem_write_enable -1 1 178(_ent (_out))))
				(_port(_int read_data 0 1 179(_ent (_out))))
				(_port(_int efunct7 3 1 181(_ent (_out))))
				(_port(_int efunct3 2 1 182(_ent (_out))))
				(_port(_int eopcode 3 1 183(_ent (_out))))
				(_port(_int efunct 4 1 184(_ent (_out))))
			)
		)
	)
	(_inst uut 1 229(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 162(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 170(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 181(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 184(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 189(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 189(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 190(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 191(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 194(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 194(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 195(_arch(_uni))))
		(_sig(_int tb_rd 6 1 196(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 197(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 198(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 199(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 200(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 203(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 204(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 206(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 206(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 209(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 210(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 211(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 215(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 215(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 216(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 218(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 218(_arch(_uni))))
		(_sig(_int tb_clk -1 1 220(_arch(_uni((i 2))))))
		(_prcs
			(line__223(_arch 0 1 223(_assignment(_trgt(22))(_sens(22)))))
			(line__225(_arch 1 1 225(_assignment(_trgt(2(0))))))
			(line__226(_arch 2 1 226(_assignment(_trgt(2(1))))))
			(line__227(_arch 3 1 227(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4680          1693478765334 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478765335 2023.08.31 13:46:05)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3937683c396f6e2f33387f626e3c6f3e393e3b3f6f)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(22))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478765350 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 160))
	(_version vef)
	(_time 1693478765351 2023.08.31 13:46:05)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4947184b491f1e5f4f440f121e4c1f4e494e4b4f1f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 163(_ent (_in))))
				(_port(_int instructions_memory -2 1 164(_ent (_in))))
				(_port(_int pc 0 1 165(_ent (_out))))
				(_port(_int instruction 0 1 166(_ent (_out))))
				(_port(_int read_reg1 1 1 168(_ent (_out))))
				(_port(_int read_reg2 1 1 169(_ent (_out))))
				(_port(_int write_reg 1 1 170(_ent (_out))))
				(_port(_int write_data_reg 0 1 171(_ent (_out))))
				(_port(_int write_enable_reg -1 1 172(_ent (_out))))
				(_port(_int read_data1 0 1 173(_ent (_out))))
				(_port(_int read_data2 0 1 174(_ent (_out))))
				(_port(_int op 2 1 176(_ent (_out))))
				(_port(_int a 0 1 177(_ent (_out))))
				(_port(_int b 0 1 178(_ent (_out))))
				(_port(_int result 0 1 179(_ent (_out))))
				(_port(_int zero -1 1 180(_ent (_out))))
				(_port(_int address 0 1 182(_ent (_out))))
				(_port(_int write_data 0 1 183(_ent (_out))))
				(_port(_int mem_write_enable -1 1 184(_ent (_out))))
				(_port(_int read_data 0 1 185(_ent (_out))))
				(_port(_int efunct7 3 1 187(_ent (_out))))
				(_port(_int efunct3 2 1 188(_ent (_out))))
				(_port(_int eopcode 3 1 189(_ent (_out))))
				(_port(_int efunct 4 1 190(_ent (_out))))
			)
		)
	)
	(_inst uut 1 235(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 165(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 168(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 176(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 187(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 190(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 195(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 195(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 196(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 200(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 200(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 201(_arch(_uni))))
		(_sig(_int tb_rd 6 1 202(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 204(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 206(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 209(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 210(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 212(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 212(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 215(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 218(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 221(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 221(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 222(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 223(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 224(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 224(_arch(_uni))))
		(_sig(_int tb_clk -1 1 226(_arch(_uni((i 2))))))
		(_prcs
			(line__229(_arch 0 1 229(_assignment(_trgt(22))(_sens(22)))))
			(line__231(_arch 1 1 231(_assignment(_trgt(2(0))))))
			(line__232(_arch 2 1 232(_assignment(_trgt(2(1))))))
			(line__233(_arch 3 1 233(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4680          1693478767335 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478767336 2023.08.31 13:46:07)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 095f0f0f095f5e1f03084f525e0c5f0e090e0b0f5f)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(22))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478767347 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 160))
	(_version vef)
	(_time 1693478767348 2023.08.31 13:46:07)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 194f1f1e194f4e0f1f145f424e1c4f1e191e1b1f4f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 163(_ent (_in))))
				(_port(_int instructions_memory -2 1 164(_ent (_in))))
				(_port(_int pc 0 1 165(_ent (_out))))
				(_port(_int instruction 0 1 166(_ent (_out))))
				(_port(_int read_reg1 1 1 168(_ent (_out))))
				(_port(_int read_reg2 1 1 169(_ent (_out))))
				(_port(_int write_reg 1 1 170(_ent (_out))))
				(_port(_int write_data_reg 0 1 171(_ent (_out))))
				(_port(_int write_enable_reg -1 1 172(_ent (_out))))
				(_port(_int read_data1 0 1 173(_ent (_out))))
				(_port(_int read_data2 0 1 174(_ent (_out))))
				(_port(_int op 2 1 176(_ent (_out))))
				(_port(_int a 0 1 177(_ent (_out))))
				(_port(_int b 0 1 178(_ent (_out))))
				(_port(_int result 0 1 179(_ent (_out))))
				(_port(_int zero -1 1 180(_ent (_out))))
				(_port(_int address 0 1 182(_ent (_out))))
				(_port(_int write_data 0 1 183(_ent (_out))))
				(_port(_int mem_write_enable -1 1 184(_ent (_out))))
				(_port(_int read_data 0 1 185(_ent (_out))))
				(_port(_int efunct7 3 1 187(_ent (_out))))
				(_port(_int efunct3 2 1 188(_ent (_out))))
				(_port(_int eopcode 3 1 189(_ent (_out))))
				(_port(_int efunct 4 1 190(_ent (_out))))
			)
		)
	)
	(_inst uut 1 235(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 165(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 168(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 176(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 187(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 190(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 195(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 195(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 196(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 200(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 200(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 201(_arch(_uni))))
		(_sig(_int tb_rd 6 1 202(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 204(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 206(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 209(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 210(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 211(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 212(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 212(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 215(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 218(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 221(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 221(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 222(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 223(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 224(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 224(_arch(_uni))))
		(_sig(_int tb_clk -1 1 226(_arch(_uni((i 2))))))
		(_prcs
			(line__229(_arch 0 1 229(_assignment(_trgt(22))(_sens(22)))))
			(line__231(_arch 1 1 231(_assignment(_trgt(2(0))))))
			(line__232(_arch 2 1 232(_assignment(_trgt(2(1))))))
			(line__233(_arch 3 1 233(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4688          1693478816057 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478816058 2023.08.31 13:46:56)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 5859585b590e0f4e52581e030f5d0e5f585f5a5e0e)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3)(22))(_sens(0))(_read(24)(25)(43)))))
			(line__145(_arch 1 0 145(_prcs(_simple)(_trgt(43))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478816073 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478816074 2023.08.31 13:46:56)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 68696868693e3f7e6e652e333f6d3e6f686f6a6e3e)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4695          1693478867029 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478867030 2023.08.31 13:47:47)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 71747a70792726677b71372a267427767176737727)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(43)(22))(_sens(25))(_read(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478867043 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478867044 2023.08.31 13:47:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 80858b8e89d6d796868dc6dbd785d68780878286d6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4684          1693478887634 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478887635 2023.08.31 13:48:07)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code f2f2f9a2f9a4a5e4f8f2b4a9a5f7a4f5f2f5f0f4a4)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(43)(22))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478887650 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478887651 2023.08.31 13:48:07)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 0202510409545514040f4459550754050205000454)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4685          1693478959073 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478959074 2023.08.31 13:49:19)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 000e0306095657160a00465b570556070007020656)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_trgt(43)(22))(_sens(25))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478959087 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478959088 2023.08.31 13:49:19)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 0f010c095059581909024954580a59080f080d0959)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4684          1693478978391 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478978392 2023.08.31 13:49:38)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 80d3d18e89d6d7968a80c6dbd785d68780878286d6)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(43)(22))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478978397 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478978398 2023.08.31 13:49:38)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 80d3d18e89d6d796868dc6dbd785d68780878286d6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693478986700 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478986701 2023.08.31 13:49:46)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e9b8b8bae9bfbeffefe4afb2beecbfeee9eeebefbf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4695          1693478990885 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693478990886 2023.08.31 13:49:50)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 44431246491213524e44021f134112434443464212)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_wait_for)(_trgt(2)(3))(_sens(0))(_read(24)(25)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(43)(22))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693478990900 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 161))
	(_version vef)
	(_time 1693478990901 2023.08.31 13:49:50)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 54530257590203425259120f035102535453565202)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 164(_ent (_in))))
				(_port(_int instructions_memory -2 1 165(_ent (_in))))
				(_port(_int pc 0 1 166(_ent (_out))))
				(_port(_int instruction 0 1 167(_ent (_out))))
				(_port(_int read_reg1 1 1 169(_ent (_out))))
				(_port(_int read_reg2 1 1 170(_ent (_out))))
				(_port(_int write_reg 1 1 171(_ent (_out))))
				(_port(_int write_data_reg 0 1 172(_ent (_out))))
				(_port(_int write_enable_reg -1 1 173(_ent (_out))))
				(_port(_int read_data1 0 1 174(_ent (_out))))
				(_port(_int read_data2 0 1 175(_ent (_out))))
				(_port(_int op 2 1 177(_ent (_out))))
				(_port(_int a 0 1 178(_ent (_out))))
				(_port(_int b 0 1 179(_ent (_out))))
				(_port(_int result 0 1 180(_ent (_out))))
				(_port(_int zero -1 1 181(_ent (_out))))
				(_port(_int address 0 1 183(_ent (_out))))
				(_port(_int write_data 0 1 184(_ent (_out))))
				(_port(_int mem_write_enable -1 1 185(_ent (_out))))
				(_port(_int read_data 0 1 186(_ent (_out))))
				(_port(_int efunct7 3 1 188(_ent (_out))))
				(_port(_int efunct3 2 1 189(_ent (_out))))
				(_port(_int eopcode 3 1 190(_ent (_out))))
				(_port(_int efunct 4 1 191(_ent (_out))))
			)
		)
	)
	(_inst uut 1 236(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 166(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 169(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 177(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 188(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 191(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 196(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 197(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 201(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 201(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 202(_arch(_uni))))
		(_sig(_int tb_rd 6 1 203(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 205(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 207(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 210(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 211(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 212(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 213(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 213(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 216(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 219(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 222(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 222(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 223(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 225(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 225(_arch(_uni))))
		(_sig(_int tb_clk -1 1 227(_arch(_uni((i 2))))))
		(_prcs
			(line__230(_arch 0 1 230(_assignment(_trgt(22))(_sens(22)))))
			(line__232(_arch 1 1 232(_assignment(_trgt(2(0))))))
			(line__233(_arch 2 1 233(_assignment(_trgt(2(1))))))
			(line__234(_arch 3 1 234(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 4691          1693479029103 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479029104 2023.08.31 13:50:29)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8fd98f81d0d9d899858cc9d4d88ad9888f888d89d9)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_wait_for)(_trgt(2))(_sens(0))(_read(24)))))
			(line__144(_arch 1 0 144(_prcs(_simple)(_trgt(43)(3)(22))(_sens(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479029118 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 162))
	(_version vef)
	(_time 1693479029119 2023.08.31 13:50:29)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9fc99f90c0c9c8899992d9c4c89ac9989f989d99c9)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 165(_ent (_in))))
				(_port(_int instructions_memory -2 1 166(_ent (_in))))
				(_port(_int pc 0 1 167(_ent (_out))))
				(_port(_int instruction 0 1 168(_ent (_out))))
				(_port(_int read_reg1 1 1 170(_ent (_out))))
				(_port(_int read_reg2 1 1 171(_ent (_out))))
				(_port(_int write_reg 1 1 172(_ent (_out))))
				(_port(_int write_data_reg 0 1 173(_ent (_out))))
				(_port(_int write_enable_reg -1 1 174(_ent (_out))))
				(_port(_int read_data1 0 1 175(_ent (_out))))
				(_port(_int read_data2 0 1 176(_ent (_out))))
				(_port(_int op 2 1 178(_ent (_out))))
				(_port(_int a 0 1 179(_ent (_out))))
				(_port(_int b 0 1 180(_ent (_out))))
				(_port(_int result 0 1 181(_ent (_out))))
				(_port(_int zero -1 1 182(_ent (_out))))
				(_port(_int address 0 1 184(_ent (_out))))
				(_port(_int write_data 0 1 185(_ent (_out))))
				(_port(_int mem_write_enable -1 1 186(_ent (_out))))
				(_port(_int read_data 0 1 187(_ent (_out))))
				(_port(_int efunct7 3 1 189(_ent (_out))))
				(_port(_int efunct3 2 1 190(_ent (_out))))
				(_port(_int eopcode 3 1 191(_ent (_out))))
				(_port(_int efunct 4 1 192(_ent (_out))))
			)
		)
	)
	(_inst uut 1 237(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 167(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 170(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 178(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 189(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 192(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 197(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 197(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 198(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 199(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 202(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 202(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 203(_arch(_uni))))
		(_sig(_int tb_rd 6 1 204(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 205(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 206(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 207(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 208(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 211(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 212(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 213(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 214(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 214(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 217(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 218(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 219(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 220(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 223(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 223(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 224(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 225(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 226(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 226(_arch(_uni))))
		(_sig(_int tb_clk -1 1 228(_arch(_uni((i 2))))))
		(_prcs
			(line__231(_arch 0 1 231(_assignment(_trgt(22))(_sens(22)))))
			(line__233(_arch 1 1 233(_assignment(_trgt(2(0))))))
			(line__234(_arch 2 1 234(_assignment(_trgt(2(1))))))
			(line__235(_arch 3 1 235(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693479174408 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 210))
	(_version vef)
	(_time 1693479174409 2023.08.31 13:52:54)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 2f7c7c2b7079783929226974782a79282f282d2979)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 213(_ent (_in))))
				(_port(_int instructions_memory -2 1 214(_ent (_in))))
				(_port(_int pc 0 1 215(_ent (_out))))
				(_port(_int instruction 0 1 216(_ent (_out))))
				(_port(_int read_reg1 1 1 218(_ent (_out))))
				(_port(_int read_reg2 1 1 219(_ent (_out))))
				(_port(_int write_reg 1 1 220(_ent (_out))))
				(_port(_int write_data_reg 0 1 221(_ent (_out))))
				(_port(_int write_enable_reg -1 1 222(_ent (_out))))
				(_port(_int read_data1 0 1 223(_ent (_out))))
				(_port(_int read_data2 0 1 224(_ent (_out))))
				(_port(_int op 2 1 226(_ent (_out))))
				(_port(_int a 0 1 227(_ent (_out))))
				(_port(_int b 0 1 228(_ent (_out))))
				(_port(_int result 0 1 229(_ent (_out))))
				(_port(_int zero -1 1 230(_ent (_out))))
				(_port(_int address 0 1 232(_ent (_out))))
				(_port(_int write_data 0 1 233(_ent (_out))))
				(_port(_int mem_write_enable -1 1 234(_ent (_out))))
				(_port(_int read_data 0 1 235(_ent (_out))))
				(_port(_int efunct7 3 1 237(_ent (_out))))
				(_port(_int efunct3 2 1 238(_ent (_out))))
				(_port(_int eopcode 3 1 239(_ent (_out))))
				(_port(_int efunct 4 1 240(_ent (_out))))
			)
		)
	)
	(_inst uut 1 285(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 215(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 218(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 226(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 237(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 240(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 245(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 245(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 246(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 250(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 250(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 251(_arch(_uni))))
		(_sig(_int tb_rd 6 1 252(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 253(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 256(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 259(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 260(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 262(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 262(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 267(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 271(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 271(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 272(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 274(_arch(_uni))))
		(_sig(_int tb_clk -1 1 276(_arch(_uni((i 2))))))
		(_prcs
			(line__279(_arch 0 1 279(_assignment(_trgt(22))(_sens(22)))))
			(line__281(_arch 1 1 281(_assignment(_trgt(2(0))))))
			(line__282(_arch 2 1 282(_assignment(_trgt(2(1))))))
			(line__283(_arch 3 1 283(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693479187011 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 211))
	(_version vef)
	(_time 1693479187012 2023.08.31 13:53:07)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 6166316169373677676c273a366437666166636737)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 214(_ent (_in))))
				(_port(_int instructions_memory -2 1 215(_ent (_in))))
				(_port(_int pc 0 1 216(_ent (_out))))
				(_port(_int instruction 0 1 217(_ent (_out))))
				(_port(_int read_reg1 1 1 219(_ent (_out))))
				(_port(_int read_reg2 1 1 220(_ent (_out))))
				(_port(_int write_reg 1 1 221(_ent (_out))))
				(_port(_int write_data_reg 0 1 222(_ent (_out))))
				(_port(_int write_enable_reg -1 1 223(_ent (_out))))
				(_port(_int read_data1 0 1 224(_ent (_out))))
				(_port(_int read_data2 0 1 225(_ent (_out))))
				(_port(_int op 2 1 227(_ent (_out))))
				(_port(_int a 0 1 228(_ent (_out))))
				(_port(_int b 0 1 229(_ent (_out))))
				(_port(_int result 0 1 230(_ent (_out))))
				(_port(_int zero -1 1 231(_ent (_out))))
				(_port(_int address 0 1 233(_ent (_out))))
				(_port(_int write_data 0 1 234(_ent (_out))))
				(_port(_int mem_write_enable -1 1 235(_ent (_out))))
				(_port(_int read_data 0 1 236(_ent (_out))))
				(_port(_int efunct7 3 1 238(_ent (_out))))
				(_port(_int efunct3 2 1 239(_ent (_out))))
				(_port(_int eopcode 3 1 240(_ent (_out))))
				(_port(_int efunct 4 1 241(_ent (_out))))
			)
		)
	)
	(_inst uut 1 286(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 219(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 227(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 238(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 241(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 246(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 246(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 247(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 248(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 251(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 251(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 252(_arch(_uni))))
		(_sig(_int tb_rd 6 1 253(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 254(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 256(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 257(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 260(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 261(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 263(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 263(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 267(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 268(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 269(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 272(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 272(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 273(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 275(_arch(_uni))))
		(_sig(_int tb_clk -1 1 277(_arch(_uni((i 2))))))
		(_prcs
			(line__280(_arch 0 1 280(_assignment(_trgt(22))(_sens(22)))))
			(line__282(_arch 1 1 282(_assignment(_trgt(2(0))))))
			(line__283(_arch 2 1 283(_assignment(_trgt(2(1))))))
			(line__284(_arch 3 1 284(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 5176          1693479196062 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479196063 2023.08.31 13:53:16)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code c8cd9f9dc99e9fde98ca8e939fcd9ecfc8cfcace9e)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_wait_for)(_trgt(2))(_sens(0))(_read(24)))))
			(line__145(_arch 1 0 145(_prcs(_simple)(_trgt(26)(28)(42)(43)(3)(4)(6)(12)(22))(_sens(25))(_read(26)(28)(31)))))
			(line__162(_arch 2 0 162(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 3 -1)
)
I 000048 55 5208          1693479196078 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 211))
	(_version vef)
	(_time 1693479196079 2023.08.31 13:53:16)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code d7d28085d98180c1d1da918c80d281d0d7d0d5d181)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 214(_ent (_in))))
				(_port(_int instructions_memory -2 1 215(_ent (_in))))
				(_port(_int pc 0 1 216(_ent (_out))))
				(_port(_int instruction 0 1 217(_ent (_out))))
				(_port(_int read_reg1 1 1 219(_ent (_out))))
				(_port(_int read_reg2 1 1 220(_ent (_out))))
				(_port(_int write_reg 1 1 221(_ent (_out))))
				(_port(_int write_data_reg 0 1 222(_ent (_out))))
				(_port(_int write_enable_reg -1 1 223(_ent (_out))))
				(_port(_int read_data1 0 1 224(_ent (_out))))
				(_port(_int read_data2 0 1 225(_ent (_out))))
				(_port(_int op 2 1 227(_ent (_out))))
				(_port(_int a 0 1 228(_ent (_out))))
				(_port(_int b 0 1 229(_ent (_out))))
				(_port(_int result 0 1 230(_ent (_out))))
				(_port(_int zero -1 1 231(_ent (_out))))
				(_port(_int address 0 1 233(_ent (_out))))
				(_port(_int write_data 0 1 234(_ent (_out))))
				(_port(_int mem_write_enable -1 1 235(_ent (_out))))
				(_port(_int read_data 0 1 236(_ent (_out))))
				(_port(_int efunct7 3 1 238(_ent (_out))))
				(_port(_int efunct3 2 1 239(_ent (_out))))
				(_port(_int eopcode 3 1 240(_ent (_out))))
				(_port(_int efunct 4 1 241(_ent (_out))))
			)
		)
	)
	(_inst uut 1 286(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 216(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 219(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 227(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 238(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 241(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 246(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 246(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 247(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 248(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 251(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 251(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 252(_arch(_uni))))
		(_sig(_int tb_rd 6 1 253(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 254(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 256(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 257(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 260(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 261(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 263(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 263(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 267(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 268(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 269(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 272(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 272(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 273(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 275(_arch(_uni))))
		(_sig(_int tb_clk -1 1 277(_arch(_uni((i 2))))))
		(_prcs
			(line__280(_arch 0 1 280(_assignment(_trgt(22))(_sens(22)))))
			(line__282(_arch 1 1 282(_assignment(_trgt(2(0))))))
			(line__283(_arch 2 1 283(_assignment(_trgt(2(1))))))
			(line__284(_arch 3 1 284(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 5093          1693479300350 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479300351 2023.08.31 13:55:00)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 21752525297776377121677a762477262126232777)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__117(_arch 0 0 117(_prcs(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(25))(_read(24)(28)(31)(0)))))
			(line__160(_arch 1 0 160(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479300365 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 209))
	(_version vef)
	(_time 1693479300366 2023.08.31 13:55:00)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 3165353439676627373c776a663467363136333767)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 212(_ent (_in))))
				(_port(_int instructions_memory -2 1 213(_ent (_in))))
				(_port(_int pc 0 1 214(_ent (_out))))
				(_port(_int instruction 0 1 215(_ent (_out))))
				(_port(_int read_reg1 1 1 217(_ent (_out))))
				(_port(_int read_reg2 1 1 218(_ent (_out))))
				(_port(_int write_reg 1 1 219(_ent (_out))))
				(_port(_int write_data_reg 0 1 220(_ent (_out))))
				(_port(_int write_enable_reg -1 1 221(_ent (_out))))
				(_port(_int read_data1 0 1 222(_ent (_out))))
				(_port(_int read_data2 0 1 223(_ent (_out))))
				(_port(_int op 2 1 225(_ent (_out))))
				(_port(_int a 0 1 226(_ent (_out))))
				(_port(_int b 0 1 227(_ent (_out))))
				(_port(_int result 0 1 228(_ent (_out))))
				(_port(_int zero -1 1 229(_ent (_out))))
				(_port(_int address 0 1 231(_ent (_out))))
				(_port(_int write_data 0 1 232(_ent (_out))))
				(_port(_int mem_write_enable -1 1 233(_ent (_out))))
				(_port(_int read_data 0 1 234(_ent (_out))))
				(_port(_int efunct7 3 1 236(_ent (_out))))
				(_port(_int efunct3 2 1 237(_ent (_out))))
				(_port(_int eopcode 3 1 238(_ent (_out))))
				(_port(_int efunct 4 1 239(_ent (_out))))
			)
		)
	)
	(_inst uut 1 284(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 214(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 217(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 225(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 236(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 239(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 244(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 244(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 245(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 249(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 249(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 250(_arch(_uni))))
		(_sig(_int tb_rd 6 1 251(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 252(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 253(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 255(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 258(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 259(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 260(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 261(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 264(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 266(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 270(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 270(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 271(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 273(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 273(_arch(_uni))))
		(_sig(_int tb_clk -1 1 275(_arch(_uni((i 2))))))
		(_prcs
			(line__278(_arch 0 1 278(_assignment(_trgt(22))(_sens(22)))))
			(line__280(_arch 1 1 280(_assignment(_trgt(2(0))))))
			(line__281(_arch 2 1 281(_assignment(_trgt(2(1))))))
			(line__282(_arch 3 1 282(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6861          1693479387799 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479387800 2023.08.31 13:56:27)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code beb8eeeae2e8e9a8eeedf8e5e9bbe8b9beb9bcb8e8)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(25))(_read(24)(28)(31)(0)))))
			(line__170(_arch 1 0 170(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479387814 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 219))
	(_version vef)
	(_time 1693479387815 2023.08.31 13:56:27)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code cec89e9b929899d8c8c3889599cb98c9cec9ccc898)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 222(_ent (_in))))
				(_port(_int instructions_memory -2 1 223(_ent (_in))))
				(_port(_int pc 0 1 224(_ent (_out))))
				(_port(_int instruction 0 1 225(_ent (_out))))
				(_port(_int read_reg1 1 1 227(_ent (_out))))
				(_port(_int read_reg2 1 1 228(_ent (_out))))
				(_port(_int write_reg 1 1 229(_ent (_out))))
				(_port(_int write_data_reg 0 1 230(_ent (_out))))
				(_port(_int write_enable_reg -1 1 231(_ent (_out))))
				(_port(_int read_data1 0 1 232(_ent (_out))))
				(_port(_int read_data2 0 1 233(_ent (_out))))
				(_port(_int op 2 1 235(_ent (_out))))
				(_port(_int a 0 1 236(_ent (_out))))
				(_port(_int b 0 1 237(_ent (_out))))
				(_port(_int result 0 1 238(_ent (_out))))
				(_port(_int zero -1 1 239(_ent (_out))))
				(_port(_int address 0 1 241(_ent (_out))))
				(_port(_int write_data 0 1 242(_ent (_out))))
				(_port(_int mem_write_enable -1 1 243(_ent (_out))))
				(_port(_int read_data 0 1 244(_ent (_out))))
				(_port(_int efunct7 3 1 246(_ent (_out))))
				(_port(_int efunct3 2 1 247(_ent (_out))))
				(_port(_int eopcode 3 1 248(_ent (_out))))
				(_port(_int efunct 4 1 249(_ent (_out))))
			)
		)
	)
	(_inst uut 1 294(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 224(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 227(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 235(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 246(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 249(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 254(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 254(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 255(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 259(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 259(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 260(_arch(_uni))))
		(_sig(_int tb_rd 6 1 261(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 262(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 263(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 264(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 265(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 268(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 269(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 270(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 271(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 271(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 274(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 275(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 276(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 277(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 280(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 280(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 281(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 282(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 283(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 283(_arch(_uni))))
		(_sig(_int tb_clk -1 1 285(_arch(_uni((i 2))))))
		(_prcs
			(line__288(_arch 0 1 288(_assignment(_trgt(22))(_sens(22)))))
			(line__290(_arch 1 1 290(_assignment(_trgt(2(0))))))
			(line__291(_arch 2 1 291(_assignment(_trgt(2(1))))))
			(line__292(_arch 3 1 292(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6871          1693479452990 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479452991 2023.08.31 13:57:32)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 626431626934357435662439356734656265606434)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_wait_on)(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(31))(_read(24)(25)(28)(0)))))
			(line__172(_arch 1 0 172(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479453006 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 221))
	(_version vef)
	(_time 1693479453007 2023.08.31 13:57:33)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 7177227079272667777c372a267427767176737727)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 224(_ent (_in))))
				(_port(_int instructions_memory -2 1 225(_ent (_in))))
				(_port(_int pc 0 1 226(_ent (_out))))
				(_port(_int instruction 0 1 227(_ent (_out))))
				(_port(_int read_reg1 1 1 229(_ent (_out))))
				(_port(_int read_reg2 1 1 230(_ent (_out))))
				(_port(_int write_reg 1 1 231(_ent (_out))))
				(_port(_int write_data_reg 0 1 232(_ent (_out))))
				(_port(_int write_enable_reg -1 1 233(_ent (_out))))
				(_port(_int read_data1 0 1 234(_ent (_out))))
				(_port(_int read_data2 0 1 235(_ent (_out))))
				(_port(_int op 2 1 237(_ent (_out))))
				(_port(_int a 0 1 238(_ent (_out))))
				(_port(_int b 0 1 239(_ent (_out))))
				(_port(_int result 0 1 240(_ent (_out))))
				(_port(_int zero -1 1 241(_ent (_out))))
				(_port(_int address 0 1 243(_ent (_out))))
				(_port(_int write_data 0 1 244(_ent (_out))))
				(_port(_int mem_write_enable -1 1 245(_ent (_out))))
				(_port(_int read_data 0 1 246(_ent (_out))))
				(_port(_int efunct7 3 1 248(_ent (_out))))
				(_port(_int efunct3 2 1 249(_ent (_out))))
				(_port(_int eopcode 3 1 250(_ent (_out))))
				(_port(_int efunct 4 1 251(_ent (_out))))
			)
		)
	)
	(_inst uut 1 296(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 229(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 248(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 251(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 261(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 262(_arch(_uni))))
		(_sig(_int tb_rd 6 1 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 267(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 271(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 282(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 283(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 285(_arch(_uni))))
		(_sig(_int tb_clk -1 1 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 1 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 1 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 1 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 1 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6861          1693479488074 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479488075 2023.08.31 13:58:08)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 683e6968693e3f7e3f6c2e333f6d3e6f686f6a6e3e)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(25))(_read(24)(28)(31)(0)))))
			(line__172(_arch 1 0 172(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479488091 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 221))
	(_version vef)
	(_time 1693479488092 2023.08.31 13:58:08)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 7721767679212061717a312c207221707770757121)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 224(_ent (_in))))
				(_port(_int instructions_memory -2 1 225(_ent (_in))))
				(_port(_int pc 0 1 226(_ent (_out))))
				(_port(_int instruction 0 1 227(_ent (_out))))
				(_port(_int read_reg1 1 1 229(_ent (_out))))
				(_port(_int read_reg2 1 1 230(_ent (_out))))
				(_port(_int write_reg 1 1 231(_ent (_out))))
				(_port(_int write_data_reg 0 1 232(_ent (_out))))
				(_port(_int write_enable_reg -1 1 233(_ent (_out))))
				(_port(_int read_data1 0 1 234(_ent (_out))))
				(_port(_int read_data2 0 1 235(_ent (_out))))
				(_port(_int op 2 1 237(_ent (_out))))
				(_port(_int a 0 1 238(_ent (_out))))
				(_port(_int b 0 1 239(_ent (_out))))
				(_port(_int result 0 1 240(_ent (_out))))
				(_port(_int zero -1 1 241(_ent (_out))))
				(_port(_int address 0 1 243(_ent (_out))))
				(_port(_int write_data 0 1 244(_ent (_out))))
				(_port(_int mem_write_enable -1 1 245(_ent (_out))))
				(_port(_int read_data 0 1 246(_ent (_out))))
				(_port(_int efunct7 3 1 248(_ent (_out))))
				(_port(_int efunct3 2 1 249(_ent (_out))))
				(_port(_int eopcode 3 1 250(_ent (_out))))
				(_port(_int efunct 4 1 251(_ent (_out))))
			)
		)
	)
	(_inst uut 1 296(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 229(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 248(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 251(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 261(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 262(_arch(_uni))))
		(_sig(_int tb_rd 6 1 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 267(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 271(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 282(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 283(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 285(_arch(_uni))))
		(_sig(_int tb_clk -1 1 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 1 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 1 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 1 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 1 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5208          1693479738431 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 221))
	(_version vef)
	(_time 1693479738432 2023.08.31 14:02:18)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5f5f585c0009084959521904085a09585f585d5909)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 224(_ent (_in))))
				(_port(_int instructions_memory -2 1 225(_ent (_in))))
				(_port(_int pc 0 1 226(_ent (_out))))
				(_port(_int instruction 0 1 227(_ent (_out))))
				(_port(_int read_reg1 1 1 229(_ent (_out))))
				(_port(_int read_reg2 1 1 230(_ent (_out))))
				(_port(_int write_reg 1 1 231(_ent (_out))))
				(_port(_int write_data_reg 0 1 232(_ent (_out))))
				(_port(_int write_enable_reg -1 1 233(_ent (_out))))
				(_port(_int read_data1 0 1 234(_ent (_out))))
				(_port(_int read_data2 0 1 235(_ent (_out))))
				(_port(_int op 2 1 237(_ent (_out))))
				(_port(_int a 0 1 238(_ent (_out))))
				(_port(_int b 0 1 239(_ent (_out))))
				(_port(_int result 0 1 240(_ent (_out))))
				(_port(_int zero -1 1 241(_ent (_out))))
				(_port(_int address 0 1 243(_ent (_out))))
				(_port(_int write_data 0 1 244(_ent (_out))))
				(_port(_int mem_write_enable -1 1 245(_ent (_out))))
				(_port(_int read_data 0 1 246(_ent (_out))))
				(_port(_int efunct7 3 1 248(_ent (_out))))
				(_port(_int efunct3 2 1 249(_ent (_out))))
				(_port(_int eopcode 3 1 250(_ent (_out))))
				(_port(_int efunct 4 1 251(_ent (_out))))
			)
		)
	)
	(_inst uut 1 296(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 229(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 248(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 251(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 261(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 262(_arch(_uni))))
		(_sig(_int tb_rd 6 1 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 267(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 271(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 282(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 283(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 285(_arch(_uni))))
		(_sig(_int tb_clk -1 1 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 1 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 1 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 1 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 1 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6871          1693479795624 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479795625 2023.08.31 14:03:15)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code d2d0d480d98485c485d6948985d784d5d2d5d0d484)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_wait_on)(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(31))(_read(24)(25)(28)(0)))))
			(line__172(_arch 1 0 172(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479795639 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 221))
	(_version vef)
	(_time 1693479795640 2023.08.31 14:03:15)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code d2d0d480d98485c4d4df948985d784d5d2d5d0d484)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 224(_ent (_in))))
				(_port(_int instructions_memory -2 1 225(_ent (_in))))
				(_port(_int pc 0 1 226(_ent (_out))))
				(_port(_int instruction 0 1 227(_ent (_out))))
				(_port(_int read_reg1 1 1 229(_ent (_out))))
				(_port(_int read_reg2 1 1 230(_ent (_out))))
				(_port(_int write_reg 1 1 231(_ent (_out))))
				(_port(_int write_data_reg 0 1 232(_ent (_out))))
				(_port(_int write_enable_reg -1 1 233(_ent (_out))))
				(_port(_int read_data1 0 1 234(_ent (_out))))
				(_port(_int read_data2 0 1 235(_ent (_out))))
				(_port(_int op 2 1 237(_ent (_out))))
				(_port(_int a 0 1 238(_ent (_out))))
				(_port(_int b 0 1 239(_ent (_out))))
				(_port(_int result 0 1 240(_ent (_out))))
				(_port(_int zero -1 1 241(_ent (_out))))
				(_port(_int address 0 1 243(_ent (_out))))
				(_port(_int write_data 0 1 244(_ent (_out))))
				(_port(_int mem_write_enable -1 1 245(_ent (_out))))
				(_port(_int read_data 0 1 246(_ent (_out))))
				(_port(_int efunct7 3 1 248(_ent (_out))))
				(_port(_int efunct3 2 1 249(_ent (_out))))
				(_port(_int eopcode 3 1 250(_ent (_out))))
				(_port(_int efunct 4 1 251(_ent (_out))))
			)
		)
	)
	(_inst uut 1 296(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 226(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 229(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 237(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 248(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 251(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 256(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 256(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 257(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 258(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 261(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 261(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 262(_arch(_uni))))
		(_sig(_int tb_rd 6 1 263(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 264(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 265(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 266(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 267(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 270(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 271(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 273(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 273(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 276(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 277(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 278(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 282(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 282(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 283(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 285(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 285(_arch(_uni))))
		(_sig(_int tb_clk -1 1 287(_arch(_uni((i 2))))))
		(_prcs
			(line__290(_arch 0 1 290(_assignment(_trgt(22))(_sens(22)))))
			(line__292(_arch 1 1 292(_assignment(_trgt(2(0))))))
			(line__293(_arch 2 1 293(_assignment(_trgt(2(1))))))
			(line__294(_arch 3 1 294(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6871          1693479820130 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479820131 2023.08.31 14:03:40)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 86d3808889d0d190d186c0ddd183d08186818480d0)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_wait_on)(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(31))(_read(24)(25)(28)(0)))))
			(line__176(_arch 1 0 176(_prcs(_simple)(_trgt(24)(27)(29)(30)(35)(36)(41)(44)(2)(5)(7)(8)(11)(13))(_sens(43))(_read(24)(25(d_24_20))(25(d_31_25))(27)(29)(30)(32)(33)(35)(36)(41)(42)(44)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5208          1693479820145 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 225))
	(_version vef)
	(_time 1693479820146 2023.08.31 14:03:40)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 96c3909999c0c180909bd0cdc193c09196919490c0)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 228(_ent (_in))))
				(_port(_int instructions_memory -2 1 229(_ent (_in))))
				(_port(_int pc 0 1 230(_ent (_out))))
				(_port(_int instruction 0 1 231(_ent (_out))))
				(_port(_int read_reg1 1 1 233(_ent (_out))))
				(_port(_int read_reg2 1 1 234(_ent (_out))))
				(_port(_int write_reg 1 1 235(_ent (_out))))
				(_port(_int write_data_reg 0 1 236(_ent (_out))))
				(_port(_int write_enable_reg -1 1 237(_ent (_out))))
				(_port(_int read_data1 0 1 238(_ent (_out))))
				(_port(_int read_data2 0 1 239(_ent (_out))))
				(_port(_int op 2 1 241(_ent (_out))))
				(_port(_int a 0 1 242(_ent (_out))))
				(_port(_int b 0 1 243(_ent (_out))))
				(_port(_int result 0 1 244(_ent (_out))))
				(_port(_int zero -1 1 245(_ent (_out))))
				(_port(_int address 0 1 247(_ent (_out))))
				(_port(_int write_data 0 1 248(_ent (_out))))
				(_port(_int mem_write_enable -1 1 249(_ent (_out))))
				(_port(_int read_data 0 1 250(_ent (_out))))
				(_port(_int efunct7 3 1 252(_ent (_out))))
				(_port(_int efunct3 2 1 253(_ent (_out))))
				(_port(_int eopcode 3 1 254(_ent (_out))))
				(_port(_int efunct 4 1 255(_ent (_out))))
			)
		)
	)
	(_inst uut 1 300(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 230(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 233(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 241(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 252(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 255(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 260(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 260(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 261(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 265(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 265(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 266(_arch(_uni))))
		(_sig(_int tb_rd 6 1 267(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 268(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 269(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 270(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 271(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 274(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 275(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 277(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 277(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 280(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 286(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 286(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 287(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 289(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 289(_arch(_uni))))
		(_sig(_int tb_clk -1 1 291(_arch(_uni((i 2))))))
		(_prcs
			(line__294(_arch 0 1 294(_assignment(_trgt(22))(_sens(22)))))
			(line__296(_arch 1 1 296(_assignment(_trgt(2(0))))))
			(line__297(_arch 2 1 297(_assignment(_trgt(2(1))))))
			(line__298(_arch 3 1 298(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6427          1693479848486 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479848487 2023.08.31 14:04:08)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 4e4b4f4c121819581c180815194b18494e494c4818)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_wait_on)(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(31))(_read(24)(25)(28)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693479848501 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 184))
	(_version vef)
	(_time 1693479848502 2023.08.31 14:04:08)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5d585c5e000b0a4b5b501b060a580b5a5d5a5f5b0b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 187(_ent (_in))))
				(_port(_int instructions_memory -2 1 188(_ent (_in))))
				(_port(_int pc 0 1 189(_ent (_out))))
				(_port(_int instruction 0 1 190(_ent (_out))))
				(_port(_int read_reg1 1 1 192(_ent (_out))))
				(_port(_int read_reg2 1 1 193(_ent (_out))))
				(_port(_int write_reg 1 1 194(_ent (_out))))
				(_port(_int write_data_reg 0 1 195(_ent (_out))))
				(_port(_int write_enable_reg -1 1 196(_ent (_out))))
				(_port(_int read_data1 0 1 197(_ent (_out))))
				(_port(_int read_data2 0 1 198(_ent (_out))))
				(_port(_int op 2 1 200(_ent (_out))))
				(_port(_int a 0 1 201(_ent (_out))))
				(_port(_int b 0 1 202(_ent (_out))))
				(_port(_int result 0 1 203(_ent (_out))))
				(_port(_int zero -1 1 204(_ent (_out))))
				(_port(_int address 0 1 206(_ent (_out))))
				(_port(_int write_data 0 1 207(_ent (_out))))
				(_port(_int mem_write_enable -1 1 208(_ent (_out))))
				(_port(_int read_data 0 1 209(_ent (_out))))
				(_port(_int efunct7 3 1 211(_ent (_out))))
				(_port(_int efunct3 2 1 212(_ent (_out))))
				(_port(_int eopcode 3 1 213(_ent (_out))))
				(_port(_int efunct 4 1 214(_ent (_out))))
			)
		)
	)
	(_inst uut 1 259(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 189(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 192(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 200(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 211(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 214(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 219(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 219(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 220(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 224(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 224(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 225(_arch(_uni))))
		(_sig(_int tb_rd 6 1 226(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 228(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 230(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 233(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 234(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 235(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 236(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 236(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 239(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 240(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 242(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 245(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 245(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 246(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 248(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 248(_arch(_uni))))
		(_sig(_int tb_clk -1 1 250(_arch(_uni((i 2))))))
		(_prcs
			(line__253(_arch 0 1 253(_assignment(_trgt(22))(_sens(22)))))
			(line__255(_arch 1 1 255(_assignment(_trgt(2(0))))))
			(line__256(_arch 2 1 256(_assignment(_trgt(2(1))))))
			(line__257(_arch 3 1 257(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6431          1693479889352 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479889353 2023.08.31 14:04:49)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e9bde9bae9bfbeffbbbfafb2beecbfeee9eeebefbf)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_wait_on)(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(43))(_read(24)(25)(28)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693479889363 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 184))
	(_version vef)
	(_time 1693479889364 2023.08.31 14:04:49)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f9adf9a9f9afaeeffff4bfa2aefcaffef9fefbffaf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 187(_ent (_in))))
				(_port(_int instructions_memory -2 1 188(_ent (_in))))
				(_port(_int pc 0 1 189(_ent (_out))))
				(_port(_int instruction 0 1 190(_ent (_out))))
				(_port(_int read_reg1 1 1 192(_ent (_out))))
				(_port(_int read_reg2 1 1 193(_ent (_out))))
				(_port(_int write_reg 1 1 194(_ent (_out))))
				(_port(_int write_data_reg 0 1 195(_ent (_out))))
				(_port(_int write_enable_reg -1 1 196(_ent (_out))))
				(_port(_int read_data1 0 1 197(_ent (_out))))
				(_port(_int read_data2 0 1 198(_ent (_out))))
				(_port(_int op 2 1 200(_ent (_out))))
				(_port(_int a 0 1 201(_ent (_out))))
				(_port(_int b 0 1 202(_ent (_out))))
				(_port(_int result 0 1 203(_ent (_out))))
				(_port(_int zero -1 1 204(_ent (_out))))
				(_port(_int address 0 1 206(_ent (_out))))
				(_port(_int write_data 0 1 207(_ent (_out))))
				(_port(_int mem_write_enable -1 1 208(_ent (_out))))
				(_port(_int read_data 0 1 209(_ent (_out))))
				(_port(_int efunct7 3 1 211(_ent (_out))))
				(_port(_int efunct3 2 1 212(_ent (_out))))
				(_port(_int eopcode 3 1 213(_ent (_out))))
				(_port(_int efunct 4 1 214(_ent (_out))))
			)
		)
	)
	(_inst uut 1 259(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 189(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 192(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 200(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 211(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 214(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 219(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 219(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 220(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 224(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 224(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 225(_arch(_uni))))
		(_sig(_int tb_rd 6 1 226(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 228(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 230(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 233(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 234(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 235(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 236(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 236(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 239(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 240(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 242(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 245(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 245(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 246(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 248(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 248(_arch(_uni))))
		(_sig(_int tb_clk -1 1 250(_arch(_uni((i 2))))))
		(_prcs
			(line__253(_arch 0 1 253(_assignment(_trgt(22))(_sens(22)))))
			(line__255(_arch 1 1 255(_assignment(_trgt(2(0))))))
			(line__256(_arch 2 1 256(_assignment(_trgt(2(1))))))
			(line__257(_arch 3 1 257(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6431          1693479902907 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693479902908 2023.08.31 14:05:02)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e3b2e6b0e9b5b4f5b1b5a5b8b4e6b5e4e3e4e1e5b5)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 115(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 118(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 121(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 124(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_b 11 0 98(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 99(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 99(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 102(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 104(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 108(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 108(_arch(_uni))))
		(_sig(_int funct3 13 0 109(_arch(_uni))))
		(_sig(_int opcode 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 111(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 111(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_prcs(_wait_on)(_trgt(26)(28)(42)(43)(2)(3)(4)(6)(12)(22))(_sens(43))(_read(24)(25)(28)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693479902913 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 184))
	(_version vef)
	(_time 1693479902914 2023.08.31 14:05:02)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e3b2e6b0e9b5b4f5e5eea5b8b4e6b5e4e3e4e1e5b5)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 187(_ent (_in))))
				(_port(_int instructions_memory -2 1 188(_ent (_in))))
				(_port(_int pc 0 1 189(_ent (_out))))
				(_port(_int instruction 0 1 190(_ent (_out))))
				(_port(_int read_reg1 1 1 192(_ent (_out))))
				(_port(_int read_reg2 1 1 193(_ent (_out))))
				(_port(_int write_reg 1 1 194(_ent (_out))))
				(_port(_int write_data_reg 0 1 195(_ent (_out))))
				(_port(_int write_enable_reg -1 1 196(_ent (_out))))
				(_port(_int read_data1 0 1 197(_ent (_out))))
				(_port(_int read_data2 0 1 198(_ent (_out))))
				(_port(_int op 2 1 200(_ent (_out))))
				(_port(_int a 0 1 201(_ent (_out))))
				(_port(_int b 0 1 202(_ent (_out))))
				(_port(_int result 0 1 203(_ent (_out))))
				(_port(_int zero -1 1 204(_ent (_out))))
				(_port(_int address 0 1 206(_ent (_out))))
				(_port(_int write_data 0 1 207(_ent (_out))))
				(_port(_int mem_write_enable -1 1 208(_ent (_out))))
				(_port(_int read_data 0 1 209(_ent (_out))))
				(_port(_int efunct7 3 1 211(_ent (_out))))
				(_port(_int efunct3 2 1 212(_ent (_out))))
				(_port(_int eopcode 3 1 213(_ent (_out))))
				(_port(_int efunct 4 1 214(_ent (_out))))
			)
		)
	)
	(_inst uut 1 259(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 189(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 192(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 200(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 211(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 214(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 219(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 219(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 220(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 224(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 224(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 225(_arch(_uni))))
		(_sig(_int tb_rd 6 1 226(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 228(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 230(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 233(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 234(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 235(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 236(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 236(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 239(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 240(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 242(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 245(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 245(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 246(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 248(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 248(_arch(_uni))))
		(_sig(_int tb_clk -1 1 250(_arch(_uni((i 2))))))
		(_prcs
			(line__253(_arch 0 1 253(_assignment(_trgt(22))(_sens(22)))))
			(line__255(_arch 1 1 255(_assignment(_trgt(2(0))))))
			(line__256(_arch 2 1 256(_assignment(_trgt(2(1))))))
			(line__257(_arch 3 1 257(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6468          1693480032957 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480032958 2023.08.31 14:07:12)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e2b3e3b1e9b4b5f4b0b3a4b9b5e7b4e5e2e5e0e4b4)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(27)(28)(35)(43)(44)(2)(3)(6)(22))(_sens(44))(_read(24)(25)(28)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5208          1693480032972 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 185))
	(_version vef)
	(_time 1693480032973 2023.08.31 14:07:12)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f2a3f3a2f9a4a5e4f4ffb4a9a5f7a4f5f2f5f0f4a4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 188(_ent (_in))))
				(_port(_int instructions_memory -2 1 189(_ent (_in))))
				(_port(_int pc 0 1 190(_ent (_out))))
				(_port(_int instruction 0 1 191(_ent (_out))))
				(_port(_int read_reg1 1 1 193(_ent (_out))))
				(_port(_int read_reg2 1 1 194(_ent (_out))))
				(_port(_int write_reg 1 1 195(_ent (_out))))
				(_port(_int write_data_reg 0 1 196(_ent (_out))))
				(_port(_int write_enable_reg -1 1 197(_ent (_out))))
				(_port(_int read_data1 0 1 198(_ent (_out))))
				(_port(_int read_data2 0 1 199(_ent (_out))))
				(_port(_int op 2 1 201(_ent (_out))))
				(_port(_int a 0 1 202(_ent (_out))))
				(_port(_int b 0 1 203(_ent (_out))))
				(_port(_int result 0 1 204(_ent (_out))))
				(_port(_int zero -1 1 205(_ent (_out))))
				(_port(_int address 0 1 207(_ent (_out))))
				(_port(_int write_data 0 1 208(_ent (_out))))
				(_port(_int mem_write_enable -1 1 209(_ent (_out))))
				(_port(_int read_data 0 1 210(_ent (_out))))
				(_port(_int efunct7 3 1 212(_ent (_out))))
				(_port(_int efunct3 2 1 213(_ent (_out))))
				(_port(_int eopcode 3 1 214(_ent (_out))))
				(_port(_int efunct 4 1 215(_ent (_out))))
			)
		)
	)
	(_inst uut 1 260(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 190(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 193(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 201(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 212(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 215(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 220(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 220(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 221(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 225(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 225(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 226(_arch(_uni))))
		(_sig(_int tb_rd 6 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 228(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 230(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 231(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 234(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 235(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 236(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 237(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 237(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 240(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 242(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 243(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 246(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 247(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 248(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 249(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 249(_arch(_uni))))
		(_sig(_int tb_clk -1 1 251(_arch(_uni((i 2))))))
		(_prcs
			(line__254(_arch 0 1 254(_assignment(_trgt(22))(_sens(22)))))
			(line__256(_arch 1 1 256(_assignment(_trgt(2(0))))))
			(line__257(_arch 2 1 257(_assignment(_trgt(2(1))))))
			(line__258(_arch 3 1 258(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6468          1693480052728 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480052729 2023.08.31 14:07:32)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 181b1b1f194e4f0e4a495e434f1d4e1f181f1a1e4e)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(27)(28)(35)(43)(44)(2)(3)(6)(22))(_sens(44))(_read(24)(25)(28)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480052740 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 185))
	(_version vef)
	(_time 1693480052741 2023.08.31 14:07:32)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 282b2b2c297e7f3e2e246e737f2d7e2f282f2a2e7e)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 188(_ent (_in))))
				(_port(_int instructions_memory -2 1 189(_ent (_in))))
				(_port(_int pc 0 1 190(_ent (_out))))
				(_port(_int instruction 0 1 191(_ent (_out))))
				(_port(_int read_reg1 1 1 193(_ent (_out))))
				(_port(_int read_reg2 1 1 194(_ent (_out))))
				(_port(_int write_reg 1 1 195(_ent (_out))))
				(_port(_int write_data_reg 0 1 196(_ent (_out))))
				(_port(_int write_enable_reg -1 1 197(_ent (_out))))
				(_port(_int read_data1 0 1 198(_ent (_out))))
				(_port(_int read_data2 0 1 199(_ent (_out))))
				(_port(_int op 2 1 201(_ent (_out))))
				(_port(_int a 0 1 202(_ent (_out))))
				(_port(_int b 0 1 203(_ent (_out))))
				(_port(_int result 0 1 204(_ent (_out))))
				(_port(_int zero -1 1 205(_ent (_out))))
				(_port(_int address 0 1 207(_ent (_out))))
				(_port(_int write_data 0 1 208(_ent (_out))))
				(_port(_int mem_write_enable -1 1 209(_ent (_out))))
				(_port(_int read_data 0 1 210(_ent (_out))))
				(_port(_int efunct7 3 1 212(_ent (_out))))
				(_port(_int efunct3 2 1 213(_ent (_out))))
				(_port(_int eopcode 3 1 214(_ent (_out))))
				(_port(_int efunct 4 1 215(_ent (_out))))
			)
		)
	)
	(_inst uut 1 261(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 190(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 193(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 201(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 212(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 215(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 220(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 220(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 221(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 225(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 225(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 226(_arch(_uni))))
		(_sig(_int tb_rd 6 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 228(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 230(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 231(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 234(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 235(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 236(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 238(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 238(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 243(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 247(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 247(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 248(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 250(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 250(_arch(_uni))))
		(_sig(_int tb_clk -1 1 252(_arch(_uni((i 2))))))
		(_prcs
			(line__255(_arch 0 1 255(_assignment(_trgt(23))(_sens(23)))))
			(line__257(_arch 1 1 257(_assignment(_trgt(2(0))))))
			(line__258(_arch 2 1 258(_assignment(_trgt(2(1))))))
			(line__259(_arch 3 1 259(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6468          1693480102594 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480102595 2023.08.31 14:08:22)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code ebeceab8b0bdbcfdb9baadb0bceebdecebece9edbd)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(27)(28)(35)(43)(44)(2)(3)(6)(22))(_sens(27))(_read(24)(25)(28)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480102606 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 185))
	(_version vef)
	(_time 1693480102607 2023.08.31 14:08:22)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code ebeceab8b0bdbcfdede7adb0bceebdecebece9edbd)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 188(_ent (_in))))
				(_port(_int instructions_memory -2 1 189(_ent (_in))))
				(_port(_int pc 0 1 190(_ent (_out))))
				(_port(_int instruction 0 1 191(_ent (_out))))
				(_port(_int read_reg1 1 1 193(_ent (_out))))
				(_port(_int read_reg2 1 1 194(_ent (_out))))
				(_port(_int write_reg 1 1 195(_ent (_out))))
				(_port(_int write_data_reg 0 1 196(_ent (_out))))
				(_port(_int write_enable_reg -1 1 197(_ent (_out))))
				(_port(_int read_data1 0 1 198(_ent (_out))))
				(_port(_int read_data2 0 1 199(_ent (_out))))
				(_port(_int op 2 1 201(_ent (_out))))
				(_port(_int a 0 1 202(_ent (_out))))
				(_port(_int b 0 1 203(_ent (_out))))
				(_port(_int result 0 1 204(_ent (_out))))
				(_port(_int zero -1 1 205(_ent (_out))))
				(_port(_int address 0 1 207(_ent (_out))))
				(_port(_int write_data 0 1 208(_ent (_out))))
				(_port(_int mem_write_enable -1 1 209(_ent (_out))))
				(_port(_int read_data 0 1 210(_ent (_out))))
				(_port(_int efunct7 3 1 212(_ent (_out))))
				(_port(_int efunct3 2 1 213(_ent (_out))))
				(_port(_int eopcode 3 1 214(_ent (_out))))
				(_port(_int efunct 4 1 215(_ent (_out))))
			)
		)
	)
	(_inst uut 1 261(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 190(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 193(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 201(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 212(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 215(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 220(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 220(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 221(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 225(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 225(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 226(_arch(_uni))))
		(_sig(_int tb_rd 6 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 228(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 230(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 231(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 234(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 235(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 236(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 238(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 238(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 243(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 247(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 247(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 248(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 250(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 250(_arch(_uni))))
		(_sig(_int tb_clk -1 1 252(_arch(_uni((i 2))))))
		(_prcs
			(line__255(_arch 0 1 255(_assignment(_trgt(23))(_sens(23)))))
			(line__257(_arch 1 1 257(_assignment(_trgt(2(0))))))
			(line__258(_arch 2 1 258(_assignment(_trgt(2(1))))))
			(line__259(_arch 3 1 259(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6472          1693480148874 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480148875 2023.08.31 14:09:08)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code b4e1bee0b9e2e3a2e6e5f2efe3b1e2b3b4b3b6b2e2)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(27)(28)(35)(43)(44)(2)(3)(6)(22))(_sens(26)(27))(_read(24)(25)(28)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480148880 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 185))
	(_version vef)
	(_time 1693480148881 2023.08.31 14:09:08)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code b4e1bee0b9e2e3a2b2b8f2efe3b1e2b3b4b3b6b2e2)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 188(_ent (_in))))
				(_port(_int instructions_memory -2 1 189(_ent (_in))))
				(_port(_int pc 0 1 190(_ent (_out))))
				(_port(_int instruction 0 1 191(_ent (_out))))
				(_port(_int read_reg1 1 1 193(_ent (_out))))
				(_port(_int read_reg2 1 1 194(_ent (_out))))
				(_port(_int write_reg 1 1 195(_ent (_out))))
				(_port(_int write_data_reg 0 1 196(_ent (_out))))
				(_port(_int write_enable_reg -1 1 197(_ent (_out))))
				(_port(_int read_data1 0 1 198(_ent (_out))))
				(_port(_int read_data2 0 1 199(_ent (_out))))
				(_port(_int op 2 1 201(_ent (_out))))
				(_port(_int a 0 1 202(_ent (_out))))
				(_port(_int b 0 1 203(_ent (_out))))
				(_port(_int result 0 1 204(_ent (_out))))
				(_port(_int zero -1 1 205(_ent (_out))))
				(_port(_int address 0 1 207(_ent (_out))))
				(_port(_int write_data 0 1 208(_ent (_out))))
				(_port(_int mem_write_enable -1 1 209(_ent (_out))))
				(_port(_int read_data 0 1 210(_ent (_out))))
				(_port(_int efunct7 3 1 212(_ent (_out))))
				(_port(_int efunct3 2 1 213(_ent (_out))))
				(_port(_int eopcode 3 1 214(_ent (_out))))
				(_port(_int efunct 4 1 215(_ent (_out))))
			)
		)
	)
	(_inst uut 1 261(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 190(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 193(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 201(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 212(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 215(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 220(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 220(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 221(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 225(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 225(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 226(_arch(_uni))))
		(_sig(_int tb_rd 6 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 228(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 230(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 231(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 234(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 235(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 236(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 238(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 238(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 243(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 247(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 247(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 248(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 250(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 250(_arch(_uni))))
		(_sig(_int tb_clk -1 1 252(_arch(_uni((i 2))))))
		(_prcs
			(line__255(_arch 0 1 255(_assignment(_trgt(23))(_sens(23)))))
			(line__257(_arch 1 1 257(_assignment(_trgt(2(0))))))
			(line__258(_arch 2 1 258(_assignment(_trgt(2(1))))))
			(line__259(_arch 3 1 259(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6480          1693480181360 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480181361 2023.08.31 14:09:41)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 999d9c9699cfce8fcbc8dfc2ce9ccf9e999e9b9fcf)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(27)(28)(35)(43)(44)(2)(3)(6)(22))(_sens(26)(27)(28)(43)(44))(_read(24)(25)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480181366 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 185))
	(_version vef)
	(_time 1693480181367 2023.08.31 14:09:41)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 999d9c9699cfce8f9f95dfc2ce9ccf9e999e9b9fcf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 188(_ent (_in))))
				(_port(_int instructions_memory -2 1 189(_ent (_in))))
				(_port(_int pc 0 1 190(_ent (_out))))
				(_port(_int instruction 0 1 191(_ent (_out))))
				(_port(_int read_reg1 1 1 193(_ent (_out))))
				(_port(_int read_reg2 1 1 194(_ent (_out))))
				(_port(_int write_reg 1 1 195(_ent (_out))))
				(_port(_int write_data_reg 0 1 196(_ent (_out))))
				(_port(_int write_enable_reg -1 1 197(_ent (_out))))
				(_port(_int read_data1 0 1 198(_ent (_out))))
				(_port(_int read_data2 0 1 199(_ent (_out))))
				(_port(_int op 2 1 201(_ent (_out))))
				(_port(_int a 0 1 202(_ent (_out))))
				(_port(_int b 0 1 203(_ent (_out))))
				(_port(_int result 0 1 204(_ent (_out))))
				(_port(_int zero -1 1 205(_ent (_out))))
				(_port(_int address 0 1 207(_ent (_out))))
				(_port(_int write_data 0 1 208(_ent (_out))))
				(_port(_int mem_write_enable -1 1 209(_ent (_out))))
				(_port(_int read_data 0 1 210(_ent (_out))))
				(_port(_int efunct7 3 1 212(_ent (_out))))
				(_port(_int efunct3 2 1 213(_ent (_out))))
				(_port(_int eopcode 3 1 214(_ent (_out))))
				(_port(_int efunct 4 1 215(_ent (_out))))
			)
		)
	)
	(_inst uut 1 261(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 190(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 193(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 201(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 212(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 215(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 220(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 220(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 221(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 222(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 225(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 225(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 226(_arch(_uni))))
		(_sig(_int tb_rd 6 1 227(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 228(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 229(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 230(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 231(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 234(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 235(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 236(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 238(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 238(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 241(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 243(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 247(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 247(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 248(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 250(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 250(_arch(_uni))))
		(_sig(_int tb_clk -1 1 252(_arch(_uni((i 2))))))
		(_prcs
			(line__255(_arch 0 1 255(_assignment(_trgt(23))(_sens(23)))))
			(line__257(_arch 1 1 257(_assignment(_trgt(2(0))))))
			(line__258(_arch 2 1 258(_assignment(_trgt(2(1))))))
			(line__259(_arch 3 1 259(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6486          1693480263128 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480263129 2023.08.31 14:11:03)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code fefefaaea2a8a9e8acadb8a5a9fba8f9fef9fcf8a8)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(27)(28)(35)(43)(44)(2)(3)(4)(5)(6)(22))(_sens(26)(27)(28)(43)(44))(_read(24)(25)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480263145 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 187))
	(_version vef)
	(_time 1693480263146 2023.08.31 14:11:03)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 0e0e0b085258591808024855590b58090e090c0858)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 190(_ent (_in))))
				(_port(_int instructions_memory -2 1 191(_ent (_in))))
				(_port(_int pc 0 1 192(_ent (_out))))
				(_port(_int instruction 0 1 193(_ent (_out))))
				(_port(_int read_reg1 1 1 195(_ent (_out))))
				(_port(_int read_reg2 1 1 196(_ent (_out))))
				(_port(_int write_reg 1 1 197(_ent (_out))))
				(_port(_int write_data_reg 0 1 198(_ent (_out))))
				(_port(_int write_enable_reg -1 1 199(_ent (_out))))
				(_port(_int read_data1 0 1 200(_ent (_out))))
				(_port(_int read_data2 0 1 201(_ent (_out))))
				(_port(_int op 2 1 203(_ent (_out))))
				(_port(_int a 0 1 204(_ent (_out))))
				(_port(_int b 0 1 205(_ent (_out))))
				(_port(_int result 0 1 206(_ent (_out))))
				(_port(_int zero -1 1 207(_ent (_out))))
				(_port(_int address 0 1 209(_ent (_out))))
				(_port(_int write_data 0 1 210(_ent (_out))))
				(_port(_int mem_write_enable -1 1 211(_ent (_out))))
				(_port(_int read_data 0 1 212(_ent (_out))))
				(_port(_int efunct7 3 1 214(_ent (_out))))
				(_port(_int efunct3 2 1 215(_ent (_out))))
				(_port(_int eopcode 3 1 216(_ent (_out))))
				(_port(_int efunct 4 1 217(_ent (_out))))
			)
		)
	)
	(_inst uut 1 263(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 192(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 195(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 203(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 214(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 217(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 222(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 222(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 223(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 224(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 227(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 227(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 228(_arch(_uni))))
		(_sig(_int tb_rd 6 1 229(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 230(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 231(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 232(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 233(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 236(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 237(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 239(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 240(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 240(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 243(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 244(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 246(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 249(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 249(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 250(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 252(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 252(_arch(_uni))))
		(_sig(_int tb_clk -1 1 254(_arch(_uni((i 2))))))
		(_prcs
			(line__257(_arch 0 1 257(_assignment(_trgt(23))(_sens(23)))))
			(line__259(_arch 1 1 259(_assignment(_trgt(2(0))))))
			(line__260(_arch 2 1 260(_assignment(_trgt(2(1))))))
			(line__261(_arch 3 1 261(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6463          1693480422867 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480422868 2023.08.31 14:13:42)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code f5a7f1a5f9a3a2e3a7a5b3aea2f0a3f2f5f2f7f3a3)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(31))(_read(24)(25)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480422883 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 186))
	(_version vef)
	(_time 1693480422884 2023.08.31 14:13:42)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 04560102095253120208425f530152030403060252)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 189(_ent (_in))))
				(_port(_int instructions_memory -2 1 190(_ent (_in))))
				(_port(_int pc 0 1 191(_ent (_out))))
				(_port(_int instruction 0 1 192(_ent (_out))))
				(_port(_int read_reg1 1 1 194(_ent (_out))))
				(_port(_int read_reg2 1 1 195(_ent (_out))))
				(_port(_int write_reg 1 1 196(_ent (_out))))
				(_port(_int write_data_reg 0 1 197(_ent (_out))))
				(_port(_int write_enable_reg -1 1 198(_ent (_out))))
				(_port(_int read_data1 0 1 199(_ent (_out))))
				(_port(_int read_data2 0 1 200(_ent (_out))))
				(_port(_int op 2 1 202(_ent (_out))))
				(_port(_int a 0 1 203(_ent (_out))))
				(_port(_int b 0 1 204(_ent (_out))))
				(_port(_int result 0 1 205(_ent (_out))))
				(_port(_int zero -1 1 206(_ent (_out))))
				(_port(_int address 0 1 208(_ent (_out))))
				(_port(_int write_data 0 1 209(_ent (_out))))
				(_port(_int mem_write_enable -1 1 210(_ent (_out))))
				(_port(_int read_data 0 1 211(_ent (_out))))
				(_port(_int efunct7 3 1 213(_ent (_out))))
				(_port(_int efunct3 2 1 214(_ent (_out))))
				(_port(_int eopcode 3 1 215(_ent (_out))))
				(_port(_int efunct 4 1 216(_ent (_out))))
			)
		)
	)
	(_inst uut 1 262(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 191(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 194(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 202(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 213(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 216(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 221(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 221(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 222(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 223(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 226(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 226(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 227(_arch(_uni))))
		(_sig(_int tb_rd 6 1 228(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 229(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 230(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 231(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 232(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 235(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 236(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 237(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 238(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 239(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 239(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 242(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 243(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 244(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 248(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 248(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 249(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 251(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 251(_arch(_uni))))
		(_sig(_int tb_clk -1 1 253(_arch(_uni((i 2))))))
		(_prcs
			(line__256(_arch 0 1 256(_assignment(_trgt(23))(_sens(23)))))
			(line__258(_arch 1 1 258(_assignment(_trgt(2(0))))))
			(line__259(_arch 2 1 259(_assignment(_trgt(2(1))))))
			(line__260(_arch 3 1 260(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6463          1693480482511 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480482512 2023.08.31 14:14:42)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code edb9b9beb0bbbafbe7beabb6bae8bbeaedeaefebbb)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(31))(_read(24)(25)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480482529 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 171))
	(_version vef)
	(_time 1693480482530 2023.08.31 14:14:42)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code fda9a9ada0abaaebfbf1bba6aaf8abfafdfafffbab)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 174(_ent (_in))))
				(_port(_int instructions_memory -2 1 175(_ent (_in))))
				(_port(_int pc 0 1 176(_ent (_out))))
				(_port(_int instruction 0 1 177(_ent (_out))))
				(_port(_int read_reg1 1 1 179(_ent (_out))))
				(_port(_int read_reg2 1 1 180(_ent (_out))))
				(_port(_int write_reg 1 1 181(_ent (_out))))
				(_port(_int write_data_reg 0 1 182(_ent (_out))))
				(_port(_int write_enable_reg -1 1 183(_ent (_out))))
				(_port(_int read_data1 0 1 184(_ent (_out))))
				(_port(_int read_data2 0 1 185(_ent (_out))))
				(_port(_int op 2 1 187(_ent (_out))))
				(_port(_int a 0 1 188(_ent (_out))))
				(_port(_int b 0 1 189(_ent (_out))))
				(_port(_int result 0 1 190(_ent (_out))))
				(_port(_int zero -1 1 191(_ent (_out))))
				(_port(_int address 0 1 193(_ent (_out))))
				(_port(_int write_data 0 1 194(_ent (_out))))
				(_port(_int mem_write_enable -1 1 195(_ent (_out))))
				(_port(_int read_data 0 1 196(_ent (_out))))
				(_port(_int efunct7 3 1 198(_ent (_out))))
				(_port(_int efunct3 2 1 199(_ent (_out))))
				(_port(_int eopcode 3 1 200(_ent (_out))))
				(_port(_int efunct 4 1 201(_ent (_out))))
			)
		)
	)
	(_inst uut 1 247(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 176(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 179(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 187(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 198(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 201(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 206(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 206(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 207(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 208(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 211(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 211(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 212(_arch(_uni))))
		(_sig(_int tb_rd 6 1 213(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 214(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 215(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 216(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 217(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 220(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 221(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 222(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 223(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 224(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 224(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 227(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 228(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 229(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 233(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 233(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 234(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 235(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 236(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 236(_arch(_uni))))
		(_sig(_int tb_clk -1 1 238(_arch(_uni((i 2))))))
		(_prcs
			(line__241(_arch 0 1 241(_assignment(_trgt(23))(_sens(23)))))
			(line__243(_arch 1 1 243(_assignment(_trgt(2(0))))))
			(line__244(_arch 2 1 244(_assignment(_trgt(2(1))))))
			(line__245(_arch 3 1 245(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5245          1693480530297 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 168))
	(_version vef)
	(_time 1693480530298 2023.08.31 14:15:30)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code a2adf1f5a9f4f5b4a4aee4f9f5a7f4a5a2a5a0a4f4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 171(_ent (_in))))
				(_port(_int instructions_memory -2 1 172(_ent (_in))))
				(_port(_int pc 0 1 173(_ent (_out))))
				(_port(_int instruction 0 1 174(_ent (_out))))
				(_port(_int read_reg1 1 1 176(_ent (_out))))
				(_port(_int read_reg2 1 1 177(_ent (_out))))
				(_port(_int write_reg 1 1 178(_ent (_out))))
				(_port(_int write_data_reg 0 1 179(_ent (_out))))
				(_port(_int write_enable_reg -1 1 180(_ent (_out))))
				(_port(_int read_data1 0 1 181(_ent (_out))))
				(_port(_int read_data2 0 1 182(_ent (_out))))
				(_port(_int op 2 1 184(_ent (_out))))
				(_port(_int a 0 1 185(_ent (_out))))
				(_port(_int b 0 1 186(_ent (_out))))
				(_port(_int result 0 1 187(_ent (_out))))
				(_port(_int zero -1 1 188(_ent (_out))))
				(_port(_int address 0 1 190(_ent (_out))))
				(_port(_int write_data 0 1 191(_ent (_out))))
				(_port(_int mem_write_enable -1 1 192(_ent (_out))))
				(_port(_int read_data 0 1 193(_ent (_out))))
				(_port(_int efunct7 3 1 195(_ent (_out))))
				(_port(_int efunct3 2 1 196(_ent (_out))))
				(_port(_int eopcode 3 1 197(_ent (_out))))
				(_port(_int efunct 4 1 198(_ent (_out))))
			)
		)
	)
	(_inst uut 1 244(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 173(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 176(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 184(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 195(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 198(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 203(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 203(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 204(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 208(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 208(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 209(_arch(_uni))))
		(_sig(_int tb_rd 6 1 210(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 211(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 212(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 213(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 214(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 217(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 218(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 219(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 220(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 221(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 221(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 224(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 225(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 226(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 227(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 230(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 230(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 231(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 233(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 233(_arch(_uni))))
		(_sig(_int tb_clk -1 1 235(_arch(_uni((i 2))))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(23))(_sens(23)))))
			(line__240(_arch 1 1 240(_assignment(_trgt(2(0))))))
			(line__241(_arch 2 1 241(_assignment(_trgt(2(1))))))
			(line__242(_arch 3 1 242(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6463          1693480536691 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480536692 2023.08.31 14:15:36)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 99cf989699cfce8f93cfdfc2ce9ccf9e999e9b9fcf)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(31))(_read(24)(25)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480536706 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 168))
	(_version vef)
	(_time 1693480536707 2023.08.31 14:15:36)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code a8fea9ffa9feffbeaea4eef3ffadfeafa8afaaaefe)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 171(_ent (_in))))
				(_port(_int instructions_memory -2 1 172(_ent (_in))))
				(_port(_int pc 0 1 173(_ent (_out))))
				(_port(_int instruction 0 1 174(_ent (_out))))
				(_port(_int read_reg1 1 1 176(_ent (_out))))
				(_port(_int read_reg2 1 1 177(_ent (_out))))
				(_port(_int write_reg 1 1 178(_ent (_out))))
				(_port(_int write_data_reg 0 1 179(_ent (_out))))
				(_port(_int write_enable_reg -1 1 180(_ent (_out))))
				(_port(_int read_data1 0 1 181(_ent (_out))))
				(_port(_int read_data2 0 1 182(_ent (_out))))
				(_port(_int op 2 1 184(_ent (_out))))
				(_port(_int a 0 1 185(_ent (_out))))
				(_port(_int b 0 1 186(_ent (_out))))
				(_port(_int result 0 1 187(_ent (_out))))
				(_port(_int zero -1 1 188(_ent (_out))))
				(_port(_int address 0 1 190(_ent (_out))))
				(_port(_int write_data 0 1 191(_ent (_out))))
				(_port(_int mem_write_enable -1 1 192(_ent (_out))))
				(_port(_int read_data 0 1 193(_ent (_out))))
				(_port(_int efunct7 3 1 195(_ent (_out))))
				(_port(_int efunct3 2 1 196(_ent (_out))))
				(_port(_int eopcode 3 1 197(_ent (_out))))
				(_port(_int efunct 4 1 198(_ent (_out))))
			)
		)
	)
	(_inst uut 1 244(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 173(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 176(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 184(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 195(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 198(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 203(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 203(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 204(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 208(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 208(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 209(_arch(_uni))))
		(_sig(_int tb_rd 6 1 210(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 211(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 212(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 213(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 214(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 217(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 218(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 219(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 220(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 221(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 221(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 224(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 225(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 226(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 227(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 230(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 230(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 231(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 233(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 233(_arch(_uni))))
		(_sig(_int tb_clk -1 1 235(_arch(_uni((i 2))))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(23))(_sens(23)))))
			(line__240(_arch 1 1 240(_assignment(_trgt(2(0))))))
			(line__241(_arch 2 1 241(_assignment(_trgt(2(1))))))
			(line__242(_arch 3 1 242(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6463          1693480554896 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480554897 2023.08.31 14:15:54)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code b4e6e7e0b9e2e3a2bee2f2efe3b1e2b3b4b3b6b2e2)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(31))(_read(24)(25)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480554902 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 168))
	(_version vef)
	(_time 1693480554903 2023.08.31 14:15:54)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code b4e6e7e0b9e2e3a2b2b8f2efe3b1e2b3b4b3b6b2e2)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 171(_ent (_in))))
				(_port(_int instructions_memory -2 1 172(_ent (_in))))
				(_port(_int pc 0 1 173(_ent (_out))))
				(_port(_int instruction 0 1 174(_ent (_out))))
				(_port(_int read_reg1 1 1 176(_ent (_out))))
				(_port(_int read_reg2 1 1 177(_ent (_out))))
				(_port(_int write_reg 1 1 178(_ent (_out))))
				(_port(_int write_data_reg 0 1 179(_ent (_out))))
				(_port(_int write_enable_reg -1 1 180(_ent (_out))))
				(_port(_int read_data1 0 1 181(_ent (_out))))
				(_port(_int read_data2 0 1 182(_ent (_out))))
				(_port(_int op 2 1 184(_ent (_out))))
				(_port(_int a 0 1 185(_ent (_out))))
				(_port(_int b 0 1 186(_ent (_out))))
				(_port(_int result 0 1 187(_ent (_out))))
				(_port(_int zero -1 1 188(_ent (_out))))
				(_port(_int address 0 1 190(_ent (_out))))
				(_port(_int write_data 0 1 191(_ent (_out))))
				(_port(_int mem_write_enable -1 1 192(_ent (_out))))
				(_port(_int read_data 0 1 193(_ent (_out))))
				(_port(_int efunct7 3 1 195(_ent (_out))))
				(_port(_int efunct3 2 1 196(_ent (_out))))
				(_port(_int eopcode 3 1 197(_ent (_out))))
				(_port(_int efunct 4 1 198(_ent (_out))))
			)
		)
	)
	(_inst uut 1 244(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 173(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 176(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 184(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 195(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 198(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 203(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 203(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 204(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 208(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 208(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 209(_arch(_uni))))
		(_sig(_int tb_rd 6 1 210(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 211(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 212(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 213(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 214(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 217(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 218(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 219(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 220(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 221(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 221(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 224(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 225(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 226(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 227(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 230(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 230(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 231(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 233(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 233(_arch(_uni))))
		(_sig(_int tb_clk -1 1 235(_arch(_uni((i 2))))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(23))(_sens(23)))))
			(line__240(_arch 1 1 240(_assignment(_trgt(2(0))))))
			(line__241(_arch 2 1 241(_assignment(_trgt(2(1))))))
			(line__242(_arch 3 1 242(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6467          1693480603755 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480603756 2023.08.31 14:16:43)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8fd98481d0d9d89985d9c9d4d88ad9888f888d89d9)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(35))(_read(24)(25)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480603769 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 168))
	(_version vef)
	(_time 1693480603770 2023.08.31 14:16:43)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9fc99490c0c9c8899993d9c4c89ac9989f989d99c9)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 171(_ent (_in))))
				(_port(_int instructions_memory -2 1 172(_ent (_in))))
				(_port(_int pc 0 1 173(_ent (_out))))
				(_port(_int instruction 0 1 174(_ent (_out))))
				(_port(_int read_reg1 1 1 176(_ent (_out))))
				(_port(_int read_reg2 1 1 177(_ent (_out))))
				(_port(_int write_reg 1 1 178(_ent (_out))))
				(_port(_int write_data_reg 0 1 179(_ent (_out))))
				(_port(_int write_enable_reg -1 1 180(_ent (_out))))
				(_port(_int read_data1 0 1 181(_ent (_out))))
				(_port(_int read_data2 0 1 182(_ent (_out))))
				(_port(_int op 2 1 184(_ent (_out))))
				(_port(_int a 0 1 185(_ent (_out))))
				(_port(_int b 0 1 186(_ent (_out))))
				(_port(_int result 0 1 187(_ent (_out))))
				(_port(_int zero -1 1 188(_ent (_out))))
				(_port(_int address 0 1 190(_ent (_out))))
				(_port(_int write_data 0 1 191(_ent (_out))))
				(_port(_int mem_write_enable -1 1 192(_ent (_out))))
				(_port(_int read_data 0 1 193(_ent (_out))))
				(_port(_int efunct7 3 1 195(_ent (_out))))
				(_port(_int efunct3 2 1 196(_ent (_out))))
				(_port(_int eopcode 3 1 197(_ent (_out))))
				(_port(_int efunct 4 1 198(_ent (_out))))
			)
		)
	)
	(_inst uut 1 244(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 173(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 176(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 184(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 195(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 198(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 203(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 203(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 204(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 205(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 208(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 208(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 209(_arch(_uni))))
		(_sig(_int tb_rd 6 1 210(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 211(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 212(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 213(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 214(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 217(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 218(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 219(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 220(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 221(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 221(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 224(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 225(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 226(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 227(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 230(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 230(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 231(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 232(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 233(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 233(_arch(_uni))))
		(_sig(_int tb_clk -1 1 235(_arch(_uni((i 2))))))
		(_prcs
			(line__238(_arch 0 1 238(_assignment(_trgt(23))(_sens(23)))))
			(line__240(_arch 1 1 240(_assignment(_trgt(2(0))))))
			(line__241(_arch 2 1 241(_assignment(_trgt(2(1))))))
			(line__242(_arch 3 1 242(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6467          1693480728440 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693480728441 2023.08.31 14:18:48)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 9f919d90c0c9c88995ced9c4c89ac9989f989d99c9)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(35))(_read(24)(25)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693480728457 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 169))
	(_version vef)
	(_time 1693480728458 2023.08.31 14:18:48)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code aea0acf9f2f8f9b8a8a2e8f5f9abf8a9aea9aca8f8)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 172(_ent (_in))))
				(_port(_int instructions_memory -2 1 173(_ent (_in))))
				(_port(_int pc 0 1 174(_ent (_out))))
				(_port(_int instruction 0 1 175(_ent (_out))))
				(_port(_int read_reg1 1 1 177(_ent (_out))))
				(_port(_int read_reg2 1 1 178(_ent (_out))))
				(_port(_int write_reg 1 1 179(_ent (_out))))
				(_port(_int write_data_reg 0 1 180(_ent (_out))))
				(_port(_int write_enable_reg -1 1 181(_ent (_out))))
				(_port(_int read_data1 0 1 182(_ent (_out))))
				(_port(_int read_data2 0 1 183(_ent (_out))))
				(_port(_int op 2 1 185(_ent (_out))))
				(_port(_int a 0 1 186(_ent (_out))))
				(_port(_int b 0 1 187(_ent (_out))))
				(_port(_int result 0 1 188(_ent (_out))))
				(_port(_int zero -1 1 189(_ent (_out))))
				(_port(_int address 0 1 191(_ent (_out))))
				(_port(_int write_data 0 1 192(_ent (_out))))
				(_port(_int mem_write_enable -1 1 193(_ent (_out))))
				(_port(_int read_data 0 1 194(_ent (_out))))
				(_port(_int efunct7 3 1 196(_ent (_out))))
				(_port(_int efunct3 2 1 197(_ent (_out))))
				(_port(_int eopcode 3 1 198(_ent (_out))))
				(_port(_int efunct 4 1 199(_ent (_out))))
			)
		)
	)
	(_inst uut 1 245(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 174(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 177(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 185(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 196(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 199(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 204(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 204(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 205(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 206(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 209(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 209(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 210(_arch(_uni))))
		(_sig(_int tb_rd 6 1 211(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 212(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 213(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 214(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 215(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 218(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 219(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 220(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 222(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 222(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 225(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 226(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 227(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 228(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 231(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 231(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 232(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 233(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 234(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 234(_arch(_uni))))
		(_sig(_int tb_clk -1 1 236(_arch(_uni((i 2))))))
		(_prcs
			(line__239(_arch 0 1 239(_assignment(_trgt(23))(_sens(23)))))
			(line__241(_arch 1 1 241(_assignment(_trgt(2(0))))))
			(line__242(_arch 2 1 242(_assignment(_trgt(2(1))))))
			(line__243(_arch 3 1 243(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6467          1693481086052 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481086053 2023.08.31 14:24:46)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 888f8f8689dedf9e82d9ced3df8dde8f888f8a8ede)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(26)(28)(35)(43)(44)(2)(3)(4)(6)(21)(22))(_sens(35))(_read(24)(25)(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481086069 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 169))
	(_version vef)
	(_time 1693481086070 2023.08.31 14:24:46)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 989f9f9799cecf8e9e94dec3cf9dce9f989f9a9ece)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 172(_ent (_in))))
				(_port(_int instructions_memory -2 1 173(_ent (_in))))
				(_port(_int pc 0 1 174(_ent (_out))))
				(_port(_int instruction 0 1 175(_ent (_out))))
				(_port(_int read_reg1 1 1 177(_ent (_out))))
				(_port(_int read_reg2 1 1 178(_ent (_out))))
				(_port(_int write_reg 1 1 179(_ent (_out))))
				(_port(_int write_data_reg 0 1 180(_ent (_out))))
				(_port(_int write_enable_reg -1 1 181(_ent (_out))))
				(_port(_int read_data1 0 1 182(_ent (_out))))
				(_port(_int read_data2 0 1 183(_ent (_out))))
				(_port(_int op 2 1 185(_ent (_out))))
				(_port(_int a 0 1 186(_ent (_out))))
				(_port(_int b 0 1 187(_ent (_out))))
				(_port(_int result 0 1 188(_ent (_out))))
				(_port(_int zero -1 1 189(_ent (_out))))
				(_port(_int address 0 1 191(_ent (_out))))
				(_port(_int write_data 0 1 192(_ent (_out))))
				(_port(_int mem_write_enable -1 1 193(_ent (_out))))
				(_port(_int read_data 0 1 194(_ent (_out))))
				(_port(_int efunct7 3 1 196(_ent (_out))))
				(_port(_int efunct3 2 1 197(_ent (_out))))
				(_port(_int eopcode 3 1 198(_ent (_out))))
				(_port(_int efunct 4 1 199(_ent (_out))))
			)
		)
	)
	(_inst uut 1 245(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 174(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 177(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 185(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 196(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 199(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 204(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 204(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 205(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 206(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 209(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 209(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 210(_arch(_uni))))
		(_sig(_int tb_rd 6 1 211(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 212(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 213(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 214(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 215(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 218(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 219(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 220(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 221(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 222(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 222(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 225(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 226(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 227(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 228(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 231(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 231(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 232(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 233(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 234(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 234(_arch(_uni))))
		(_sig(_int tb_clk -1 1 236(_arch(_uni((i 2))))))
		(_prcs
			(line__239(_arch 0 1 239(_assignment(_trgt(23))(_sens(23)))))
			(line__241(_arch 1 1 241(_assignment(_trgt(2(0))))))
			(line__242(_arch 2 1 242(_assignment(_trgt(2(1))))))
			(line__243(_arch 3 1 243(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6671          1693481267696 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481267697 2023.08.31 14:27:47)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 11454116194746074017574a461447161116131747)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481267712 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 191))
	(_version vef)
	(_time 1693481267713 2023.08.31 14:27:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 2074702429767736262c667b772576272027222676)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 194(_ent (_in))))
				(_port(_int instructions_memory -2 1 195(_ent (_in))))
				(_port(_int pc 0 1 196(_ent (_out))))
				(_port(_int instruction 0 1 197(_ent (_out))))
				(_port(_int read_reg1 1 1 199(_ent (_out))))
				(_port(_int read_reg2 1 1 200(_ent (_out))))
				(_port(_int write_reg 1 1 201(_ent (_out))))
				(_port(_int write_data_reg 0 1 202(_ent (_out))))
				(_port(_int write_enable_reg -1 1 203(_ent (_out))))
				(_port(_int read_data1 0 1 204(_ent (_out))))
				(_port(_int read_data2 0 1 205(_ent (_out))))
				(_port(_int op 2 1 207(_ent (_out))))
				(_port(_int a 0 1 208(_ent (_out))))
				(_port(_int b 0 1 209(_ent (_out))))
				(_port(_int result 0 1 210(_ent (_out))))
				(_port(_int zero -1 1 211(_ent (_out))))
				(_port(_int address 0 1 213(_ent (_out))))
				(_port(_int write_data 0 1 214(_ent (_out))))
				(_port(_int mem_write_enable -1 1 215(_ent (_out))))
				(_port(_int read_data 0 1 216(_ent (_out))))
				(_port(_int efunct7 3 1 218(_ent (_out))))
				(_port(_int efunct3 2 1 219(_ent (_out))))
				(_port(_int eopcode 3 1 220(_ent (_out))))
				(_port(_int efunct 4 1 221(_ent (_out))))
			)
		)
	)
	(_inst uut 1 267(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 196(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 199(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 207(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 218(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 221(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 226(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 226(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 227(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 228(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 231(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 231(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 232(_arch(_uni))))
		(_sig(_int tb_rd 6 1 233(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 235(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 237(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 240(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 241(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 242(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 243(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 244(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 244(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 247(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 253(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 253(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 254(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 256(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 256(_arch(_uni))))
		(_sig(_int tb_clk -1 1 258(_arch(_uni((i 2))))))
		(_prcs
			(line__261(_arch 0 1 261(_assignment(_trgt(23))(_sens(23)))))
			(line__263(_arch 1 1 263(_assignment(_trgt(2(0))))))
			(line__264(_arch 2 1 264(_assignment(_trgt(2(1))))))
			(line__265(_arch 3 1 265(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6675          1693481299200 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481299201 2023.08.31 14:28:19)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 1d1e191a404b4a0b4c1c5b464a184b1a1d1a1f1b4b)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481299218 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 192))
	(_version vef)
	(_time 1693481299219 2023.08.31 14:28:19)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 3c3f3839666a6b2a3a307a676b396a3b3c3b3e3a6a)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 195(_ent (_in))))
				(_port(_int instructions_memory -2 1 196(_ent (_in))))
				(_port(_int pc 0 1 197(_ent (_out))))
				(_port(_int instruction 0 1 198(_ent (_out))))
				(_port(_int read_reg1 1 1 200(_ent (_out))))
				(_port(_int read_reg2 1 1 201(_ent (_out))))
				(_port(_int write_reg 1 1 202(_ent (_out))))
				(_port(_int write_data_reg 0 1 203(_ent (_out))))
				(_port(_int write_enable_reg -1 1 204(_ent (_out))))
				(_port(_int read_data1 0 1 205(_ent (_out))))
				(_port(_int read_data2 0 1 206(_ent (_out))))
				(_port(_int op 2 1 208(_ent (_out))))
				(_port(_int a 0 1 209(_ent (_out))))
				(_port(_int b 0 1 210(_ent (_out))))
				(_port(_int result 0 1 211(_ent (_out))))
				(_port(_int zero -1 1 212(_ent (_out))))
				(_port(_int address 0 1 214(_ent (_out))))
				(_port(_int write_data 0 1 215(_ent (_out))))
				(_port(_int mem_write_enable -1 1 216(_ent (_out))))
				(_port(_int read_data 0 1 217(_ent (_out))))
				(_port(_int efunct7 3 1 219(_ent (_out))))
				(_port(_int efunct3 2 1 220(_ent (_out))))
				(_port(_int eopcode 3 1 221(_ent (_out))))
				(_port(_int efunct 4 1 222(_ent (_out))))
			)
		)
	)
	(_inst uut 1 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 197(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 200(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 219(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 222(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 232(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 233(_arch(_uni))))
		(_sig(_int tb_rd 6 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 242(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 254(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 255(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 257(_arch(_uni))))
		(_sig(_int tb_clk -1 1 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 1 262(_assignment(_trgt(23))(_sens(23)))))
			(line__264(_arch 1 1 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 1 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 1 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6675          1693481341180 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481341181 2023.08.31 14:29:01)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 1d4f4e1a404b4a0b4c1c5b464a184b1a1d1a1f1b4b)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481341197 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 192))
	(_version vef)
	(_time 1693481341198 2023.08.31 14:29:01)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 2d7f7e29707b7a3b2b216b767a287b2a2d2a2f2b7b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 195(_ent (_in))))
				(_port(_int instructions_memory -2 1 196(_ent (_in))))
				(_port(_int pc 0 1 197(_ent (_out))))
				(_port(_int instruction 0 1 198(_ent (_out))))
				(_port(_int read_reg1 1 1 200(_ent (_out))))
				(_port(_int read_reg2 1 1 201(_ent (_out))))
				(_port(_int write_reg 1 1 202(_ent (_out))))
				(_port(_int write_data_reg 0 1 203(_ent (_out))))
				(_port(_int write_enable_reg -1 1 204(_ent (_out))))
				(_port(_int read_data1 0 1 205(_ent (_out))))
				(_port(_int read_data2 0 1 206(_ent (_out))))
				(_port(_int op 2 1 208(_ent (_out))))
				(_port(_int a 0 1 209(_ent (_out))))
				(_port(_int b 0 1 210(_ent (_out))))
				(_port(_int result 0 1 211(_ent (_out))))
				(_port(_int zero -1 1 212(_ent (_out))))
				(_port(_int address 0 1 214(_ent (_out))))
				(_port(_int write_data 0 1 215(_ent (_out))))
				(_port(_int mem_write_enable -1 1 216(_ent (_out))))
				(_port(_int read_data 0 1 217(_ent (_out))))
				(_port(_int efunct7 3 1 219(_ent (_out))))
				(_port(_int efunct3 2 1 220(_ent (_out))))
				(_port(_int eopcode 3 1 221(_ent (_out))))
				(_port(_int efunct 4 1 222(_ent (_out))))
			)
		)
	)
	(_inst uut 1 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 197(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 200(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 219(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 222(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 232(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 233(_arch(_uni))))
		(_sig(_int tb_rd 6 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 242(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 254(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 255(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 257(_arch(_uni))))
		(_sig(_int tb_clk -1 1 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 1 262(_assignment(_trgt(23))(_sens(23)))))
			(line__264(_arch 1 1 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 1 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 1 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6752          1693481409763 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481409764 2023.08.31 14:30:09)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code ffaef8afa0a9a8e9aefeb9a4a8faa9f8fff8fdf9a9)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481409781 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 192))
	(_version vef)
	(_time 1693481409782 2023.08.31 14:30:09)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1e4f1a194248490818125845491b48191e191c1848)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 195(_ent (_in))))
				(_port(_int instructions_memory -2 1 196(_ent (_in))))
				(_port(_int pc 0 1 197(_ent (_out))))
				(_port(_int instruction 0 1 198(_ent (_out))))
				(_port(_int read_reg1 1 1 200(_ent (_out))))
				(_port(_int read_reg2 1 1 201(_ent (_out))))
				(_port(_int write_reg 1 1 202(_ent (_out))))
				(_port(_int write_data_reg 0 1 203(_ent (_out))))
				(_port(_int write_enable_reg -1 1 204(_ent (_out))))
				(_port(_int read_data1 0 1 205(_ent (_out))))
				(_port(_int read_data2 0 1 206(_ent (_out))))
				(_port(_int op 2 1 208(_ent (_out))))
				(_port(_int a 0 1 209(_ent (_out))))
				(_port(_int b 0 1 210(_ent (_out))))
				(_port(_int result 0 1 211(_ent (_out))))
				(_port(_int zero -1 1 212(_ent (_out))))
				(_port(_int address 0 1 214(_ent (_out))))
				(_port(_int write_data 0 1 215(_ent (_out))))
				(_port(_int mem_write_enable -1 1 216(_ent (_out))))
				(_port(_int read_data 0 1 217(_ent (_out))))
				(_port(_int efunct7 3 1 219(_ent (_out))))
				(_port(_int efunct3 2 1 220(_ent (_out))))
				(_port(_int eopcode 3 1 221(_ent (_out))))
				(_port(_int efunct 4 1 222(_ent (_out))))
			)
		)
	)
	(_inst uut 1 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 197(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 200(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 219(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 222(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 232(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 233(_arch(_uni))))
		(_sig(_int tb_rd 6 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 242(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 254(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 255(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 257(_arch(_uni))))
		(_sig(_int tb_clk -1 1 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 1 262(_assignment(_trgt(23))(_sens(23)))))
			(line__264(_arch 1 1 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 1 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 1 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6752          1693481411877 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481411878 2023.08.31 14:30:11)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 4c1d1b4e161a1b5a1d4d0a171b491a4b4c4b4e4a1a)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481411883 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 192))
	(_version vef)
	(_time 1693481411884 2023.08.31 14:30:11)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4c1d1b4e161a1b5a4a400a171b491a4b4c4b4e4a1a)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 195(_ent (_in))))
				(_port(_int instructions_memory -2 1 196(_ent (_in))))
				(_port(_int pc 0 1 197(_ent (_out))))
				(_port(_int instruction 0 1 198(_ent (_out))))
				(_port(_int read_reg1 1 1 200(_ent (_out))))
				(_port(_int read_reg2 1 1 201(_ent (_out))))
				(_port(_int write_reg 1 1 202(_ent (_out))))
				(_port(_int write_data_reg 0 1 203(_ent (_out))))
				(_port(_int write_enable_reg -1 1 204(_ent (_out))))
				(_port(_int read_data1 0 1 205(_ent (_out))))
				(_port(_int read_data2 0 1 206(_ent (_out))))
				(_port(_int op 2 1 208(_ent (_out))))
				(_port(_int a 0 1 209(_ent (_out))))
				(_port(_int b 0 1 210(_ent (_out))))
				(_port(_int result 0 1 211(_ent (_out))))
				(_port(_int zero -1 1 212(_ent (_out))))
				(_port(_int address 0 1 214(_ent (_out))))
				(_port(_int write_data 0 1 215(_ent (_out))))
				(_port(_int mem_write_enable -1 1 216(_ent (_out))))
				(_port(_int read_data 0 1 217(_ent (_out))))
				(_port(_int efunct7 3 1 219(_ent (_out))))
				(_port(_int efunct3 2 1 220(_ent (_out))))
				(_port(_int eopcode 3 1 221(_ent (_out))))
				(_port(_int efunct 4 1 222(_ent (_out))))
			)
		)
	)
	(_inst uut 1 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 197(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 200(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 219(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 222(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 232(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 233(_arch(_uni))))
		(_sig(_int tb_rd 6 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 242(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 254(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 255(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 257(_arch(_uni))))
		(_sig(_int tb_clk -1 1 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 1 262(_assignment(_trgt(23))(_sens(23)))))
			(line__264(_arch 1 1 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 1 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 1 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6748          1693481448417 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481448418 2023.08.31 14:30:48)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code fff0aeafa0a9a8e9aefeb9a4a8faa9f8fff8fdf9a9)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481448437 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 192))
	(_version vef)
	(_time 1693481448438 2023.08.31 14:30:48)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1f1049184049480919135944481a49181f181d1949)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 195(_ent (_in))))
				(_port(_int instructions_memory -2 1 196(_ent (_in))))
				(_port(_int pc 0 1 197(_ent (_out))))
				(_port(_int instruction 0 1 198(_ent (_out))))
				(_port(_int read_reg1 1 1 200(_ent (_out))))
				(_port(_int read_reg2 1 1 201(_ent (_out))))
				(_port(_int write_reg 1 1 202(_ent (_out))))
				(_port(_int write_data_reg 0 1 203(_ent (_out))))
				(_port(_int write_enable_reg -1 1 204(_ent (_out))))
				(_port(_int read_data1 0 1 205(_ent (_out))))
				(_port(_int read_data2 0 1 206(_ent (_out))))
				(_port(_int op 2 1 208(_ent (_out))))
				(_port(_int a 0 1 209(_ent (_out))))
				(_port(_int b 0 1 210(_ent (_out))))
				(_port(_int result 0 1 211(_ent (_out))))
				(_port(_int zero -1 1 212(_ent (_out))))
				(_port(_int address 0 1 214(_ent (_out))))
				(_port(_int write_data 0 1 215(_ent (_out))))
				(_port(_int mem_write_enable -1 1 216(_ent (_out))))
				(_port(_int read_data 0 1 217(_ent (_out))))
				(_port(_int efunct7 3 1 219(_ent (_out))))
				(_port(_int efunct3 2 1 220(_ent (_out))))
				(_port(_int eopcode 3 1 221(_ent (_out))))
				(_port(_int efunct 4 1 222(_ent (_out))))
			)
		)
	)
	(_inst uut 1 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 197(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 200(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 219(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 222(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 232(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 233(_arch(_uni))))
		(_sig(_int tb_rd 6 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 242(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 254(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 255(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 257(_arch(_uni))))
		(_sig(_int tb_clk -1 1 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 1 262(_assignment(_trgt(23))(_sens(23)))))
			(line__264(_arch 1 1 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 1 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 1 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6675          1693481760412 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481760413 2023.08.31 14:36:00)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code bfbcebebe0e9e8a9eebff9e4e8bae9b8bfb8bdb9e9)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481760429 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 193))
	(_version vef)
	(_time 1693481760430 2023.08.31 14:36:00)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code cfcc9b9a909998d9c9c3899498ca99c8cfc8cdc999)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 196(_ent (_in))))
				(_port(_int instructions_memory -2 1 197(_ent (_in))))
				(_port(_int pc 0 1 198(_ent (_out))))
				(_port(_int instruction 0 1 199(_ent (_out))))
				(_port(_int read_reg1 1 1 201(_ent (_out))))
				(_port(_int read_reg2 1 1 202(_ent (_out))))
				(_port(_int write_reg 1 1 203(_ent (_out))))
				(_port(_int write_data_reg 0 1 204(_ent (_out))))
				(_port(_int write_enable_reg -1 1 205(_ent (_out))))
				(_port(_int read_data1 0 1 206(_ent (_out))))
				(_port(_int read_data2 0 1 207(_ent (_out))))
				(_port(_int op 2 1 209(_ent (_out))))
				(_port(_int a 0 1 210(_ent (_out))))
				(_port(_int b 0 1 211(_ent (_out))))
				(_port(_int result 0 1 212(_ent (_out))))
				(_port(_int zero -1 1 213(_ent (_out))))
				(_port(_int address 0 1 215(_ent (_out))))
				(_port(_int write_data 0 1 216(_ent (_out))))
				(_port(_int mem_write_enable -1 1 217(_ent (_out))))
				(_port(_int read_data 0 1 218(_ent (_out))))
				(_port(_int efunct7 3 1 220(_ent (_out))))
				(_port(_int efunct3 2 1 221(_ent (_out))))
				(_port(_int eopcode 3 1 222(_ent (_out))))
				(_port(_int efunct 4 1 223(_ent (_out))))
			)
		)
	)
	(_inst uut 1 269(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 198(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 201(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 209(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 220(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 223(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 228(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 228(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 229(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 233(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 233(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 234(_arch(_uni))))
		(_sig(_int tb_rd 6 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 236(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 239(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 242(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 243(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 244(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 246(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 246(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 251(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 255(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 255(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 256(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 258(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 258(_arch(_uni))))
		(_sig(_int tb_clk -1 1 260(_arch(_uni((i 2))))))
		(_prcs
			(line__263(_arch 0 1 263(_assignment(_trgt(23))(_sens(23)))))
			(line__265(_arch 1 1 265(_assignment(_trgt(2(0))))))
			(line__266(_arch 2 1 266(_assignment(_trgt(2(1))))))
			(line__267(_arch 3 1 267(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6675          1693481784176 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481784177 2023.08.31 14:36:24)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 95c3c49a99c3c283c495d3cec290c39295929793c3)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481784193 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 193))
	(_version vef)
	(_time 1693481784194 2023.08.31 14:36:24)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code a5f3f4f2a9f3f2b3a3a9e3fef2a0f3a2a5a2a7a3f3)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 196(_ent (_in))))
				(_port(_int instructions_memory -2 1 197(_ent (_in))))
				(_port(_int pc 0 1 198(_ent (_out))))
				(_port(_int instruction 0 1 199(_ent (_out))))
				(_port(_int read_reg1 1 1 201(_ent (_out))))
				(_port(_int read_reg2 1 1 202(_ent (_out))))
				(_port(_int write_reg 1 1 203(_ent (_out))))
				(_port(_int write_data_reg 0 1 204(_ent (_out))))
				(_port(_int write_enable_reg -1 1 205(_ent (_out))))
				(_port(_int read_data1 0 1 206(_ent (_out))))
				(_port(_int read_data2 0 1 207(_ent (_out))))
				(_port(_int op 2 1 209(_ent (_out))))
				(_port(_int a 0 1 210(_ent (_out))))
				(_port(_int b 0 1 211(_ent (_out))))
				(_port(_int result 0 1 212(_ent (_out))))
				(_port(_int zero -1 1 213(_ent (_out))))
				(_port(_int address 0 1 215(_ent (_out))))
				(_port(_int write_data 0 1 216(_ent (_out))))
				(_port(_int mem_write_enable -1 1 217(_ent (_out))))
				(_port(_int read_data 0 1 218(_ent (_out))))
				(_port(_int efunct7 3 1 220(_ent (_out))))
				(_port(_int efunct3 2 1 221(_ent (_out))))
				(_port(_int eopcode 3 1 222(_ent (_out))))
				(_port(_int efunct 4 1 223(_ent (_out))))
			)
		)
	)
	(_inst uut 1 269(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 198(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 201(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 209(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 220(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 223(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 228(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 228(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 229(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 233(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 233(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 234(_arch(_uni))))
		(_sig(_int tb_rd 6 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 236(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 239(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 242(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 243(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 244(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 246(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 246(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 251(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 255(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 255(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 256(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 258(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 258(_arch(_uni))))
		(_sig(_int tb_clk -1 1 260(_arch(_uni((i 2))))))
		(_prcs
			(line__263(_arch 0 1 263(_assignment(_trgt(23))(_sens(23)))))
			(line__265(_arch 1 1 265(_assignment(_trgt(2(0))))))
			(line__266(_arch 2 1 266(_assignment(_trgt(2(1))))))
			(line__267(_arch 3 1 267(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1340          1693481869191 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693481869192 2023.08.31 14:37:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code adfca7fafcfafebba6abbef6f8aba8aaafaaaeaaaf)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_simple)(_trgt(8)(6)(7))(_sens(1)(2))(_mon)(_read(8)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1693481869215 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1693481869216 2023.08.31 14:37:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bcedb6e8eaebefaab7bcafe7e9bab9bbbebbbfb9ea)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 6682          1693481964944 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693481964945 2023.08.31 14:39:24)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code b3b2e4e7b9e5e4a5e2b3f5e8e4b6e5b4b3b4b1b5e5)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693481964950 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 193))
	(_version vef)
	(_time 1693481964951 2023.08.31 14:39:24)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code b3b2e4e7b9e5e4a5b5bff5e8e4b6e5b4b3b4b1b5e5)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 196(_ent (_in))))
				(_port(_int instructions_memory -2 1 197(_ent (_in))))
				(_port(_int pc 0 1 198(_ent (_out))))
				(_port(_int instruction 0 1 199(_ent (_out))))
				(_port(_int read_reg1 1 1 201(_ent (_out))))
				(_port(_int read_reg2 1 1 202(_ent (_out))))
				(_port(_int write_reg 1 1 203(_ent (_out))))
				(_port(_int write_data_reg 0 1 204(_ent (_out))))
				(_port(_int write_enable_reg -1 1 205(_ent (_out))))
				(_port(_int read_data1 0 1 206(_ent (_out))))
				(_port(_int read_data2 0 1 207(_ent (_out))))
				(_port(_int op 2 1 209(_ent (_out))))
				(_port(_int a 0 1 210(_ent (_out))))
				(_port(_int b 0 1 211(_ent (_out))))
				(_port(_int result 0 1 212(_ent (_out))))
				(_port(_int zero -1 1 213(_ent (_out))))
				(_port(_int address 0 1 215(_ent (_out))))
				(_port(_int write_data 0 1 216(_ent (_out))))
				(_port(_int mem_write_enable -1 1 217(_ent (_out))))
				(_port(_int read_data 0 1 218(_ent (_out))))
				(_port(_int efunct7 3 1 220(_ent (_out))))
				(_port(_int efunct3 2 1 221(_ent (_out))))
				(_port(_int eopcode 3 1 222(_ent (_out))))
				(_port(_int efunct 4 1 223(_ent (_out))))
			)
		)
	)
	(_inst uut 1 269(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 198(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 201(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 209(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 220(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 223(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 228(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 228(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 229(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 230(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 233(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 233(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 234(_arch(_uni))))
		(_sig(_int tb_rd 6 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 236(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 238(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 239(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 242(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 243(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 244(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 245(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 246(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 246(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 251(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 255(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 255(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 256(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 258(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 258(_arch(_uni))))
		(_sig(_int tb_clk -1 1 260(_arch(_uni((i 2))))))
		(_prcs
			(line__263(_arch 0 1 263(_assignment(_trgt(23))(_sens(23)))))
			(line__265(_arch 1 1 265(_assignment(_trgt(2(0))))))
			(line__266(_arch 2 1 266(_assignment(_trgt(2(1))))))
			(line__267(_arch 3 1 267(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1436          1693482003817 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693482003818 2023.08.31 14:40:03)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8e898a80ded9dd9885889dd5db888b898c898d898c)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1693482003833 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1693482003834 2023.08.31 14:40:03)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9d9a9992cccace8b969d8ec6c89b989a9f9a9e98cb)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 6686          1693482041186 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693482041187 2023.08.31 14:40:41)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 7d73777c202b2a6b2c7c3b262a782b7a7d7a7f7b2b)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(35)(42)(43)(44)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693482041201 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 192))
	(_version vef)
	(_time 1693482041202 2023.08.31 14:40:41)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8d838783d0dbda9b8b81cbd6da88db8a8d8a8f8bdb)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 195(_ent (_in))))
				(_port(_int instructions_memory -2 1 196(_ent (_in))))
				(_port(_int pc 0 1 197(_ent (_out))))
				(_port(_int instruction 0 1 198(_ent (_out))))
				(_port(_int read_reg1 1 1 200(_ent (_out))))
				(_port(_int read_reg2 1 1 201(_ent (_out))))
				(_port(_int write_reg 1 1 202(_ent (_out))))
				(_port(_int write_data_reg 0 1 203(_ent (_out))))
				(_port(_int write_enable_reg -1 1 204(_ent (_out))))
				(_port(_int read_data1 0 1 205(_ent (_out))))
				(_port(_int read_data2 0 1 206(_ent (_out))))
				(_port(_int op 2 1 208(_ent (_out))))
				(_port(_int a 0 1 209(_ent (_out))))
				(_port(_int b 0 1 210(_ent (_out))))
				(_port(_int result 0 1 211(_ent (_out))))
				(_port(_int zero -1 1 212(_ent (_out))))
				(_port(_int address 0 1 214(_ent (_out))))
				(_port(_int write_data 0 1 215(_ent (_out))))
				(_port(_int mem_write_enable -1 1 216(_ent (_out))))
				(_port(_int read_data 0 1 217(_ent (_out))))
				(_port(_int efunct7 3 1 219(_ent (_out))))
				(_port(_int efunct3 2 1 220(_ent (_out))))
				(_port(_int eopcode 3 1 221(_ent (_out))))
				(_port(_int efunct 4 1 222(_ent (_out))))
			)
		)
	)
	(_inst uut 1 268(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 197(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 200(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 208(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 219(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 222(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 227(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 227(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 228(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 229(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 232(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 232(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 233(_arch(_uni))))
		(_sig(_int tb_rd 6 1 234(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 235(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 236(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 237(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 238(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 241(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 242(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 244(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 245(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 245(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 248(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 249(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 254(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 254(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 255(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 257(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 257(_arch(_uni))))
		(_sig(_int tb_clk -1 1 259(_arch(_uni((i 2))))))
		(_prcs
			(line__262(_arch 0 1 262(_assignment(_trgt(23))(_sens(23)))))
			(line__264(_arch 1 1 264(_assignment(_trgt(2(0))))))
			(line__265(_arch 2 1 265(_assignment(_trgt(2(1))))))
			(line__266(_arch 3 1 266(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6752          1693482230210 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693482230211 2023.08.31 14:43:50)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e4e4b7b7e9b2b3f2b5e8a2bfb3e1b2e3e4e3e6e2b2)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__181(_arch 1 0 181(_prcs(_trgt(35))(_sens(28))(_read(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482230227 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 197))
	(_version vef)
	(_time 1693482230228 2023.08.31 14:43:50)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f4f4a7a4f9a2a3e2f2f8b2afa3f1a2f3f4f3f6f2a2)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 200(_ent (_in))))
				(_port(_int instructions_memory -2 1 201(_ent (_in))))
				(_port(_int pc 0 1 202(_ent (_out))))
				(_port(_int instruction 0 1 203(_ent (_out))))
				(_port(_int read_reg1 1 1 205(_ent (_out))))
				(_port(_int read_reg2 1 1 206(_ent (_out))))
				(_port(_int write_reg 1 1 207(_ent (_out))))
				(_port(_int write_data_reg 0 1 208(_ent (_out))))
				(_port(_int write_enable_reg -1 1 209(_ent (_out))))
				(_port(_int read_data1 0 1 210(_ent (_out))))
				(_port(_int read_data2 0 1 211(_ent (_out))))
				(_port(_int op 2 1 213(_ent (_out))))
				(_port(_int a 0 1 214(_ent (_out))))
				(_port(_int b 0 1 215(_ent (_out))))
				(_port(_int result 0 1 216(_ent (_out))))
				(_port(_int zero -1 1 217(_ent (_out))))
				(_port(_int address 0 1 219(_ent (_out))))
				(_port(_int write_data 0 1 220(_ent (_out))))
				(_port(_int mem_write_enable -1 1 221(_ent (_out))))
				(_port(_int read_data 0 1 222(_ent (_out))))
				(_port(_int efunct7 3 1 224(_ent (_out))))
				(_port(_int efunct3 2 1 225(_ent (_out))))
				(_port(_int eopcode 3 1 226(_ent (_out))))
				(_port(_int efunct 4 1 227(_ent (_out))))
			)
		)
	)
	(_inst uut 1 273(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 202(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 205(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 213(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 224(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 227(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 232(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 232(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 233(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 234(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 237(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 237(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 238(_arch(_uni))))
		(_sig(_int tb_rd 6 1 239(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 240(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 241(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 242(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 246(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 247(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 248(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 250(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 253(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 254(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 255(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 259(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 259(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 260(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 262(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 262(_arch(_uni))))
		(_sig(_int tb_clk -1 1 264(_arch(_uni((i 2))))))
		(_prcs
			(line__267(_arch 0 1 267(_assignment(_trgt(23))(_sens(23)))))
			(line__269(_arch 1 1 269(_assignment(_trgt(2(0))))))
			(line__270(_arch 2 1 270(_assignment(_trgt(2(1))))))
			(line__271(_arch 3 1 271(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6752          1693482290251 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693482290252 2023.08.31 14:44:50)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 7372747279252465227f3528247625747374717525)
	(_ent
		(_time 1693477170444)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 13(_ent(_out))))
		(_port(_int read_reg2 1 0 14(_ent(_out))))
		(_port(_int write_reg 1 0 15(_ent(_out))))
		(_port(_int write_data_reg 0 0 16(_ent(_out))))
		(_port(_int write_enable_reg -1 0 17(_ent(_out))))
		(_port(_int read_data1 0 0 18(_ent(_out))))
		(_port(_int read_data2 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 21(_ent(_out))))
		(_port(_int a 0 0 22(_ent(_out))))
		(_port(_int b 0 0 23(_ent(_out))))
		(_port(_int result 0 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int address 0 0 27(_ent(_out))))
		(_port(_int write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 32(_ent(_out))))
		(_port(_int efunct3 2 0 33(_ent(_out))))
		(_port(_int eopcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 87(_arch(_uni))))
		(_sig(_int rs2 12 0 88(_arch(_uni))))
		(_sig(_int rd 12 0 89(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 90(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 92(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 93(_arch(_uni))))
		(_sig(_int alu_result 11 0 96(_arch(_uni))))
		(_sig(_int alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int alu_a 11 0 98(_arch(_uni))))
		(_sig(_int alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 100(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 103(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 104(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 109(_arch(_uni))))
		(_sig(_int funct3 13 0 110(_arch(_uni))))
		(_sig(_int opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__181(_arch 1 0 181(_prcs(_trgt(35))(_sens(28))(_read(31)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482290257 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 197))
	(_version vef)
	(_time 1693482290258 2023.08.31 14:44:50)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 7372747279252465757f3528247625747374717525)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 200(_ent (_in))))
				(_port(_int instructions_memory -2 1 201(_ent (_in))))
				(_port(_int pc 0 1 202(_ent (_out))))
				(_port(_int instruction 0 1 203(_ent (_out))))
				(_port(_int read_reg1 1 1 205(_ent (_out))))
				(_port(_int read_reg2 1 1 206(_ent (_out))))
				(_port(_int write_reg 1 1 207(_ent (_out))))
				(_port(_int write_data_reg 0 1 208(_ent (_out))))
				(_port(_int write_enable_reg -1 1 209(_ent (_out))))
				(_port(_int read_data1 0 1 210(_ent (_out))))
				(_port(_int read_data2 0 1 211(_ent (_out))))
				(_port(_int op 2 1 213(_ent (_out))))
				(_port(_int a 0 1 214(_ent (_out))))
				(_port(_int b 0 1 215(_ent (_out))))
				(_port(_int result 0 1 216(_ent (_out))))
				(_port(_int zero -1 1 217(_ent (_out))))
				(_port(_int address 0 1 219(_ent (_out))))
				(_port(_int write_data 0 1 220(_ent (_out))))
				(_port(_int mem_write_enable -1 1 221(_ent (_out))))
				(_port(_int read_data 0 1 222(_ent (_out))))
				(_port(_int efunct7 3 1 224(_ent (_out))))
				(_port(_int efunct3 2 1 225(_ent (_out))))
				(_port(_int eopcode 3 1 226(_ent (_out))))
				(_port(_int efunct 4 1 227(_ent (_out))))
			)
		)
	)
	(_inst uut 1 273(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 202(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 205(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 213(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 224(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 227(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 232(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 232(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 233(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 234(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 237(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 237(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 238(_arch(_uni))))
		(_sig(_int tb_rd 6 1 239(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 240(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 241(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 242(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 243(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 246(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 247(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 248(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 250(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 250(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 253(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 254(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 255(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 259(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 259(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 260(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 262(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 262(_arch(_uni))))
		(_sig(_int tb_clk -1 1 264(_arch(_uni((i 2))))))
		(_prcs
			(line__267(_arch 0 1 267(_assignment(_trgt(23))(_sens(23)))))
			(line__269(_arch 1 1 269(_assignment(_trgt(2(0))))))
			(line__270(_arch 2 1 270(_assignment(_trgt(2(1))))))
			(line__271(_arch 3 1 271(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7204          1693482551821 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482551822 2023.08.31 14:49:11)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 2e2f2f2a727879387f7e6875792b78292e292c2878)
	(_ent
		(_time 1693482551819)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -6 0 184(_prcs 1)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__183(_arch 1 0 183(_prcs(_trgt(35))(_sens(28))(_mon)(_read(31)(0)))))
		)
		(_subprogram
			(_ext WRITE(3 24))
			(_ext WRITELINE(3 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.LINE(3 LINE)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(3 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(3 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(3 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(3 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482551839 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 202))
	(_version vef)
	(_time 1693482551840 2023.08.31 14:49:11)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 3d3c3c38606b6a2b3b317b666a386b3a3d3a3f3b6b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 205(_ent (_in))))
				(_port(_int instructions_memory -2 1 206(_ent (_in))))
				(_port(_int pc 0 1 207(_ent (_out))))
				(_port(_int instruction 0 1 208(_ent (_out))))
				(_port(_int read_reg1 1 1 210(_ent (_out))))
				(_port(_int read_reg2 1 1 211(_ent (_out))))
				(_port(_int write_reg 1 1 212(_ent (_out))))
				(_port(_int write_data_reg 0 1 213(_ent (_out))))
				(_port(_int write_enable_reg -1 1 214(_ent (_out))))
				(_port(_int read_data1 0 1 215(_ent (_out))))
				(_port(_int read_data2 0 1 216(_ent (_out))))
				(_port(_int op 2 1 218(_ent (_out))))
				(_port(_int a 0 1 219(_ent (_out))))
				(_port(_int b 0 1 220(_ent (_out))))
				(_port(_int result 0 1 221(_ent (_out))))
				(_port(_int zero -1 1 222(_ent (_out))))
				(_port(_int address 0 1 224(_ent (_out))))
				(_port(_int write_data 0 1 225(_ent (_out))))
				(_port(_int mem_write_enable -1 1 226(_ent (_out))))
				(_port(_int read_data 0 1 227(_ent (_out))))
				(_port(_int efunct7 3 1 229(_ent (_out))))
				(_port(_int efunct3 2 1 230(_ent (_out))))
				(_port(_int eopcode 3 1 231(_ent (_out))))
				(_port(_int efunct 4 1 232(_ent (_out))))
			)
		)
	)
	(_inst uut 1 278(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 207(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 210(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 218(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 229(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 232(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 237(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 237(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 238(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 239(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 242(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 242(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 243(_arch(_uni))))
		(_sig(_int tb_rd 6 1 244(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 246(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 248(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 252(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 253(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 255(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 255(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 264(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 264(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 265(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 267(_arch(_uni))))
		(_sig(_int tb_clk -1 1 269(_arch(_uni((i 2))))))
		(_prcs
			(line__272(_arch 0 1 272(_assignment(_trgt(23))(_sens(23)))))
			(line__274(_arch 1 1 274(_assignment(_trgt(2(0))))))
			(line__275(_arch 2 1 275(_assignment(_trgt(2(1))))))
			(line__276(_arch 3 1 276(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6604          1693482559979 Behavioral
(_unit VHDL(risc_v_processor 0 7(behavioral 0 35))
	(_version vef)
	(_time 1693482559980 2023.08.31 14:49:19)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 0a050b0c525c5d1c5a5d4c515d0f5c0d0a0d080c5c)
	(_ent
		(_time 1693482559970)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 3 0 39(_ent (_in))))
				(_port(_int instruction 3 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int read_reg1 4 0 48(_ent (_in))))
				(_port(_int read_reg2 4 0 49(_ent (_in))))
				(_port(_int write_reg 4 0 50(_ent (_in))))
				(_port(_int write_data 5 0 51(_ent (_in))))
				(_port(_int reg_write_enable -1 0 52(_ent (_in))))
				(_port(_int read_data1 5 0 53(_ent (_out))))
				(_port(_int read_data2 5 0 54(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 60(_ent (_in))))
				(_port(_int a 7 0 61(_ent (_in))))
				(_port(_int b 7 0 62(_ent (_in))))
				(_port(_int result 7 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int address 8 0 71(_ent (_in))))
				(_port(_int write_data 8 0 72(_ent (_in))))
				(_port(_int mem_write_enable -1 0 73(_ent (_in))))
				(_port(_int read_data 8 0 74(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 111(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 114(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 117(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 120(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 11(_ent(_out))))
		(_port(_int instruction 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 14(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 14(_ent(_out))))
		(_port(_int read_reg2 1 0 15(_ent(_out))))
		(_port(_int write_reg 1 0 16(_ent(_out))))
		(_port(_int write_data_reg 0 0 17(_ent(_out))))
		(_port(_int write_enable_reg -1 0 18(_ent(_out))))
		(_port(_int read_data1 0 0 19(_ent(_out))))
		(_port(_int read_data2 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 22(_ent(_out))))
		(_port(_int a 0 0 23(_ent(_out))))
		(_port(_int b 0 0 24(_ent(_out))))
		(_port(_int result 0 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int address 0 0 28(_ent(_out))))
		(_port(_int write_data 0 0 29(_ent(_out))))
		(_port(_int mem_write_enable -1 0 30(_ent(_out))))
		(_port(_int read_data 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 83(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 83(_arch(_uni))))
		(_sig(_int rs2 10 0 84(_arch(_uni))))
		(_sig(_int rd 10 0 85(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 86(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 87(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 88(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 89(_arch(_uni))))
		(_sig(_int alu_result 9 0 92(_arch(_uni))))
		(_sig(_int alu_zero -1 0 93(_arch(_uni))))
		(_sig(_int alu_b 9 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 95(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 95(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 98(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 99(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 104(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 104(_arch(_uni))))
		(_sig(_int funct3 11 0 105(_arch(_uni))))
		(_sig(_int opcode 12 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 107(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(31)(32)(37)(38)(39)(40)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(20)(21(d_31_20))(21(d_24_20))(21(d_31_25))(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(23)(24)(25)(26)(27)(28)(29)(31)(32)(37)(38)(39)(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4717          1693482560006 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 215))
	(_version vef)
	(_time 1693482560007 2023.08.31 14:49:20)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 2926282d297f7e3f2f2e6f727e2c7f2e292e2b2f7f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 218(_ent (_in))))
				(_port(_int instructions_memory -2 0 219(_ent (_in))))
				(_port(_int pc 0 0 220(_ent (_out))))
				(_port(_int instruction 0 0 221(_ent (_out))))
				(_port(_int read_reg1 1 0 223(_ent (_out))))
				(_port(_int read_reg2 1 0 224(_ent (_out))))
				(_port(_int write_reg 1 0 225(_ent (_out))))
				(_port(_int write_data_reg 0 0 226(_ent (_out))))
				(_port(_int write_enable_reg -1 0 227(_ent (_out))))
				(_port(_int read_data1 0 0 228(_ent (_out))))
				(_port(_int read_data2 0 0 229(_ent (_out))))
				(_port(_int op 2 0 231(_ent (_out))))
				(_port(_int a 0 0 232(_ent (_out))))
				(_port(_int b 0 0 233(_ent (_out))))
				(_port(_int result 0 0 234(_ent (_out))))
				(_port(_int zero -1 0 235(_ent (_out))))
				(_port(_int address 0 0 237(_ent (_out))))
				(_port(_int write_data 0 0 238(_ent (_out))))
				(_port(_int mem_write_enable -1 0 239(_ent (_out))))
				(_port(_int read_data 0 0 240(_ent (_out))))
			)
		)
	)
	(_inst uut 0 285(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 220(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 223(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 231(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 245(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 0 245(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 0 246(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 250(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 0 250(_arch(_uni))))
		(_sig(_int tb_rs2 4 0 251(_arch(_uni))))
		(_sig(_int tb_rd 4 0 252(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 0 253(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 0 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 0 256(_arch(_uni))))
		(_sig(_int tb_alu_result 3 0 259(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 260(_arch(_uni))))
		(_sig(_int tb_alu_b 3 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 262(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 0 262(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 0 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 0 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 267(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 0 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 271(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 0 271(_arch(_uni))))
		(_sig(_int tb_funct3 5 0 272(_arch(_uni))))
		(_sig(_int tb_opcode 6 0 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 0 274(_arch(_uni))))
		(_sig(_int tb_clk -1 0 276(_arch(_uni((i 2))))))
		(_prcs
			(line__279(_arch 0 0 279(_assignment(_trgt(22))(_sens(22)))))
			(line__281(_arch 1 0 281(_assignment(_trgt(2(0))))))
			(line__282(_arch 2 0 282(_assignment(_trgt(2(1))))))
			(line__283(_arch 3 0 283(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7204          1693482578029 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482578030 2023.08.31 14:49:38)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 89dd828789dfde9fd8dacfd2de8cdf8e898e8b8fdf)
	(_ent
		(_time 1693482578027)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -6 0 184(_prcs 1)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__183(_arch 1 0 183(_prcs(_trgt(35))(_sens(28))(_mon)(_read(31)(0)))))
		)
		(_subprogram
			(_ext WRITE(3 24))
			(_ext WRITELINE(3 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.LINE(3 LINE)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(3 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(3 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(3 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(3 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482578048 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 203))
	(_version vef)
	(_time 1693482578049 2023.08.31 14:49:38)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code a8fca3ffa9feffbeaea4eef3ffadfeafa8afaaaefe)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 206(_ent (_in))))
				(_port(_int instructions_memory -2 1 207(_ent (_in))))
				(_port(_int pc 0 1 208(_ent (_out))))
				(_port(_int instruction 0 1 209(_ent (_out))))
				(_port(_int read_reg1 1 1 211(_ent (_out))))
				(_port(_int read_reg2 1 1 212(_ent (_out))))
				(_port(_int write_reg 1 1 213(_ent (_out))))
				(_port(_int write_data_reg 0 1 214(_ent (_out))))
				(_port(_int write_enable_reg -1 1 215(_ent (_out))))
				(_port(_int read_data1 0 1 216(_ent (_out))))
				(_port(_int read_data2 0 1 217(_ent (_out))))
				(_port(_int op 2 1 219(_ent (_out))))
				(_port(_int a 0 1 220(_ent (_out))))
				(_port(_int b 0 1 221(_ent (_out))))
				(_port(_int result 0 1 222(_ent (_out))))
				(_port(_int zero -1 1 223(_ent (_out))))
				(_port(_int address 0 1 225(_ent (_out))))
				(_port(_int write_data 0 1 226(_ent (_out))))
				(_port(_int mem_write_enable -1 1 227(_ent (_out))))
				(_port(_int read_data 0 1 228(_ent (_out))))
				(_port(_int efunct7 3 1 230(_ent (_out))))
				(_port(_int efunct3 2 1 231(_ent (_out))))
				(_port(_int eopcode 3 1 232(_ent (_out))))
				(_port(_int efunct 4 1 233(_ent (_out))))
			)
		)
	)
	(_inst uut 1 279(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 208(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 211(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 219(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 230(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 233(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 238(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 238(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 239(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 240(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 243(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 243(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 244(_arch(_uni))))
		(_sig(_int tb_rd 6 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 252(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 253(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 254(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 256(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 265(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 265(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 266(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 268(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 268(_arch(_uni))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_prcs
			(line__273(_arch 0 1 273(_assignment(_trgt(23))(_sens(23)))))
			(line__275(_arch 1 1 275(_assignment(_trgt(2(0))))))
			(line__276(_arch 2 1 276(_assignment(_trgt(2(1))))))
			(line__277(_arch 3 1 277(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7204          1693482629639 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482629640 2023.08.31 14:50:29)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 323c33373964652463617469653764353235303464)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -6 0 184(_prcs 1)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__183(_arch 1 0 183(_prcs(_trgt(35))(_sens(28))(_mon)(_read(31)(0)))))
		)
		(_subprogram
			(_ext WRITE(3 24))
			(_ext WRITELINE(3 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.LINE(3 LINE)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(3 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(3 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(3 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(3 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482629655 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 203))
	(_version vef)
	(_time 1693482629656 2023.08.31 14:50:29)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 323c333739646524343e7469653764353235303464)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 206(_ent (_in))))
				(_port(_int instructions_memory -2 1 207(_ent (_in))))
				(_port(_int pc 0 1 208(_ent (_out))))
				(_port(_int instruction 0 1 209(_ent (_out))))
				(_port(_int read_reg1 1 1 211(_ent (_out))))
				(_port(_int read_reg2 1 1 212(_ent (_out))))
				(_port(_int write_reg 1 1 213(_ent (_out))))
				(_port(_int write_data_reg 0 1 214(_ent (_out))))
				(_port(_int write_enable_reg -1 1 215(_ent (_out))))
				(_port(_int read_data1 0 1 216(_ent (_out))))
				(_port(_int read_data2 0 1 217(_ent (_out))))
				(_port(_int op 2 1 219(_ent (_out))))
				(_port(_int a 0 1 220(_ent (_out))))
				(_port(_int b 0 1 221(_ent (_out))))
				(_port(_int result 0 1 222(_ent (_out))))
				(_port(_int zero -1 1 223(_ent (_out))))
				(_port(_int address 0 1 225(_ent (_out))))
				(_port(_int write_data 0 1 226(_ent (_out))))
				(_port(_int mem_write_enable -1 1 227(_ent (_out))))
				(_port(_int read_data 0 1 228(_ent (_out))))
				(_port(_int efunct7 3 1 230(_ent (_out))))
				(_port(_int efunct3 2 1 231(_ent (_out))))
				(_port(_int eopcode 3 1 232(_ent (_out))))
				(_port(_int efunct 4 1 233(_ent (_out))))
			)
		)
	)
	(_inst uut 1 279(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 208(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 211(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 219(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 230(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 233(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 238(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 238(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 239(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 240(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 243(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 243(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 244(_arch(_uni))))
		(_sig(_int tb_rd 6 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 252(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 253(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 254(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 256(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 265(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 265(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 266(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 268(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 268(_arch(_uni))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_prcs
			(line__273(_arch 0 1 273(_assignment(_trgt(23))(_sens(23)))))
			(line__275(_arch 1 1 275(_assignment(_trgt(2(0))))))
			(line__276(_arch 2 1 276(_assignment(_trgt(2(1))))))
			(line__277(_arch 3 1 277(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5245          1693482646356 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 204))
	(_version vef)
	(_time 1693482646357 2023.08.31 14:50:46)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 7122777079272667777d372a267427767176737727)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 207(_ent (_in))))
				(_port(_int instructions_memory -2 1 208(_ent (_in))))
				(_port(_int pc 0 1 209(_ent (_out))))
				(_port(_int instruction 0 1 210(_ent (_out))))
				(_port(_int read_reg1 1 1 212(_ent (_out))))
				(_port(_int read_reg2 1 1 213(_ent (_out))))
				(_port(_int write_reg 1 1 214(_ent (_out))))
				(_port(_int write_data_reg 0 1 215(_ent (_out))))
				(_port(_int write_enable_reg -1 1 216(_ent (_out))))
				(_port(_int read_data1 0 1 217(_ent (_out))))
				(_port(_int read_data2 0 1 218(_ent (_out))))
				(_port(_int op 2 1 220(_ent (_out))))
				(_port(_int a 0 1 221(_ent (_out))))
				(_port(_int b 0 1 222(_ent (_out))))
				(_port(_int result 0 1 223(_ent (_out))))
				(_port(_int zero -1 1 224(_ent (_out))))
				(_port(_int address 0 1 226(_ent (_out))))
				(_port(_int write_data 0 1 227(_ent (_out))))
				(_port(_int mem_write_enable -1 1 228(_ent (_out))))
				(_port(_int read_data 0 1 229(_ent (_out))))
				(_port(_int efunct7 3 1 231(_ent (_out))))
				(_port(_int efunct3 2 1 232(_ent (_out))))
				(_port(_int eopcode 3 1 233(_ent (_out))))
				(_port(_int efunct 4 1 234(_ent (_out))))
			)
		)
	)
	(_inst uut 1 280(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 209(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 212(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 220(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 231(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 234(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 239(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 239(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 240(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 241(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 244(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 244(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 245(_arch(_uni))))
		(_sig(_int tb_rd 6 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 247(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 249(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 250(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 253(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 254(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 255(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 257(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 257(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 262(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 266(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 266(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 267(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 269(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 269(_arch(_uni))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_prcs
			(line__274(_arch 0 1 274(_assignment(_trgt(23))(_sens(23)))))
			(line__276(_arch 1 1 276(_assignment(_trgt(2(0))))))
			(line__277(_arch 2 1 277(_assignment(_trgt(2(1))))))
			(line__278(_arch 3 1 278(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7204          1693482665224 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482665225 2023.08.31 14:51:05)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 2c2a7b28767a7b3a7c296a777b297a2b2c2b2e2a7a)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -6 0 184(_prcs 1)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__183(_arch 1 0 183(_prcs(_trgt(35))(_sens(28))(_mon)(_read(31)(0)))))
		)
		(_subprogram
			(_ext WRITE(3 24))
			(_ext WRITELINE(3 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.LINE(3 LINE)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(3 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(3 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(3 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(3 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482665242 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 204))
	(_version vef)
	(_time 1693482665243 2023.08.31 14:51:05)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 3c3a6b39666a6b2a3a307a676b396a3b3c3b3e3a6a)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 207(_ent (_in))))
				(_port(_int instructions_memory -2 1 208(_ent (_in))))
				(_port(_int pc 0 1 209(_ent (_out))))
				(_port(_int instruction 0 1 210(_ent (_out))))
				(_port(_int read_reg1 1 1 212(_ent (_out))))
				(_port(_int read_reg2 1 1 213(_ent (_out))))
				(_port(_int write_reg 1 1 214(_ent (_out))))
				(_port(_int write_data_reg 0 1 215(_ent (_out))))
				(_port(_int write_enable_reg -1 1 216(_ent (_out))))
				(_port(_int read_data1 0 1 217(_ent (_out))))
				(_port(_int read_data2 0 1 218(_ent (_out))))
				(_port(_int op 2 1 220(_ent (_out))))
				(_port(_int a 0 1 221(_ent (_out))))
				(_port(_int b 0 1 222(_ent (_out))))
				(_port(_int result 0 1 223(_ent (_out))))
				(_port(_int zero -1 1 224(_ent (_out))))
				(_port(_int address 0 1 226(_ent (_out))))
				(_port(_int write_data 0 1 227(_ent (_out))))
				(_port(_int mem_write_enable -1 1 228(_ent (_out))))
				(_port(_int read_data 0 1 229(_ent (_out))))
				(_port(_int efunct7 3 1 231(_ent (_out))))
				(_port(_int efunct3 2 1 232(_ent (_out))))
				(_port(_int eopcode 3 1 233(_ent (_out))))
				(_port(_int efunct 4 1 234(_ent (_out))))
			)
		)
	)
	(_inst uut 1 280(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 209(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 212(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 220(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 231(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 234(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 239(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 239(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 240(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 241(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 244(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 244(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 245(_arch(_uni))))
		(_sig(_int tb_rd 6 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 247(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 249(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 250(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 253(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 254(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 255(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 257(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 257(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 262(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 266(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 266(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 267(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 269(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 269(_arch(_uni))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_prcs
			(line__274(_arch 0 1 274(_assignment(_trgt(23))(_sens(23)))))
			(line__276(_arch 1 1 276(_assignment(_trgt(2(0))))))
			(line__277(_arch 2 1 277(_assignment(_trgt(2(1))))))
			(line__278(_arch 3 1 278(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7208          1693482721012 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482721013 2023.08.31 14:52:01)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 11401b16194746074115574a461447161116131747)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -6 0 184(_prcs 1)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(13)(21)(22)(23))(_sens(24))(_read(25)(32)(35)(42)(43)(44)(0)))))
			(line__183(_arch 1 0 183(_prcs(_trgt(35)(12))(_sens(28))(_mon)(_read(31)(0)))))
		)
		(_subprogram
			(_ext WRITE(3 24))
			(_ext WRITELINE(3 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.LINE(3 LINE)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(3 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(3 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(3 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(3 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 5245          1693482721028 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 205))
	(_version vef)
	(_time 1693482721029 2023.08.31 14:52:01)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 21702b2529777637272d677a762477262126232777)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 208(_ent (_in))))
				(_port(_int instructions_memory -2 1 209(_ent (_in))))
				(_port(_int pc 0 1 210(_ent (_out))))
				(_port(_int instruction 0 1 211(_ent (_out))))
				(_port(_int read_reg1 1 1 213(_ent (_out))))
				(_port(_int read_reg2 1 1 214(_ent (_out))))
				(_port(_int write_reg 1 1 215(_ent (_out))))
				(_port(_int write_data_reg 0 1 216(_ent (_out))))
				(_port(_int write_enable_reg -1 1 217(_ent (_out))))
				(_port(_int read_data1 0 1 218(_ent (_out))))
				(_port(_int read_data2 0 1 219(_ent (_out))))
				(_port(_int op 2 1 221(_ent (_out))))
				(_port(_int a 0 1 222(_ent (_out))))
				(_port(_int b 0 1 223(_ent (_out))))
				(_port(_int result 0 1 224(_ent (_out))))
				(_port(_int zero -1 1 225(_ent (_out))))
				(_port(_int address 0 1 227(_ent (_out))))
				(_port(_int write_data 0 1 228(_ent (_out))))
				(_port(_int mem_write_enable -1 1 229(_ent (_out))))
				(_port(_int read_data 0 1 230(_ent (_out))))
				(_port(_int efunct7 3 1 232(_ent (_out))))
				(_port(_int efunct3 2 1 233(_ent (_out))))
				(_port(_int eopcode 3 1 234(_ent (_out))))
				(_port(_int efunct 4 1 235(_ent (_out))))
			)
		)
	)
	(_inst uut 1 281(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 210(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 213(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 221(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 232(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 235(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 240(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 240(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 241(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 242(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 245(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 245(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 246(_arch(_uni))))
		(_sig(_int tb_rd 6 1 247(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 248(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 249(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 250(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 254(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 255(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 256(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 257(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 258(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 262(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 263(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 267(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 267(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 268(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 269(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 270(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 270(_arch(_uni))))
		(_sig(_int tb_clk -1 1 272(_arch(_uni((i 2))))))
		(_prcs
			(line__275(_arch 0 1 275(_assignment(_trgt(23))(_sens(23)))))
			(line__277(_arch 1 1 277(_assignment(_trgt(2(0))))))
			(line__278(_arch 2 1 278(_assignment(_trgt(2(1))))))
			(line__279(_arch 3 1 279(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5245          1693482801707 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 212))
	(_version vef)
	(_time 1693482801708 2023.08.31 14:53:21)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5054515359060746565c160b075506575057525606)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 215(_ent (_in))))
				(_port(_int instructions_memory -2 1 216(_ent (_in))))
				(_port(_int pc 0 1 217(_ent (_out))))
				(_port(_int instruction 0 1 218(_ent (_out))))
				(_port(_int read_reg1 1 1 220(_ent (_out))))
				(_port(_int read_reg2 1 1 221(_ent (_out))))
				(_port(_int write_reg 1 1 222(_ent (_out))))
				(_port(_int write_data_reg 0 1 223(_ent (_out))))
				(_port(_int write_enable_reg -1 1 224(_ent (_out))))
				(_port(_int read_data1 0 1 225(_ent (_out))))
				(_port(_int read_data2 0 1 226(_ent (_out))))
				(_port(_int op 2 1 228(_ent (_out))))
				(_port(_int a 0 1 229(_ent (_out))))
				(_port(_int b 0 1 230(_ent (_out))))
				(_port(_int result 0 1 231(_ent (_out))))
				(_port(_int zero -1 1 232(_ent (_out))))
				(_port(_int address 0 1 234(_ent (_out))))
				(_port(_int write_data 0 1 235(_ent (_out))))
				(_port(_int mem_write_enable -1 1 236(_ent (_out))))
				(_port(_int read_data 0 1 237(_ent (_out))))
				(_port(_int efunct7 3 1 239(_ent (_out))))
				(_port(_int efunct3 2 1 240(_ent (_out))))
				(_port(_int eopcode 3 1 241(_ent (_out))))
				(_port(_int efunct 4 1 242(_ent (_out))))
			)
		)
	)
	(_inst uut 1 288(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 217(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 220(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 228(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 239(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 242(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 247(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 247(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 248(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 252(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 252(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 253(_arch(_uni))))
		(_sig(_int tb_rd 6 1 254(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 255(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 256(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 257(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 258(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 261(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 262(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 263(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 265(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 265(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 268(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 269(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 270(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 271(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 274(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 274(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 275(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 277(_arch(_uni))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_prcs
			(line__282(_arch 0 1 282(_assignment(_trgt(23))(_sens(23)))))
			(line__284(_arch 1 1 284(_assignment(_trgt(2(0))))))
			(line__285(_arch 2 1 285(_assignment(_trgt(2(1))))))
			(line__286(_arch 3 1 286(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7142          1693482823147 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482823148 2023.08.31 14:53:43)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 0e010b08525859185f584855590b58090e090c0858)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(21)(22)(23))(_sens(24))(_mon)(_read(25)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1819043144 1867980911 6581362)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693482823166 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 200))
	(_version vef)
	(_time 1693482823167 2023.08.31 14:53:43)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1d12181a404b4a0b1b115b464a184b1a1d1a1f1b4b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 203(_ent (_in))))
				(_port(_int instructions_memory -2 1 204(_ent (_in))))
				(_port(_int pc 0 1 205(_ent (_out))))
				(_port(_int instruction 0 1 206(_ent (_out))))
				(_port(_int read_reg1 1 1 208(_ent (_out))))
				(_port(_int read_reg2 1 1 209(_ent (_out))))
				(_port(_int write_reg 1 1 210(_ent (_out))))
				(_port(_int write_data_reg 0 1 211(_ent (_out))))
				(_port(_int write_enable_reg -1 1 212(_ent (_out))))
				(_port(_int read_data1 0 1 213(_ent (_out))))
				(_port(_int read_data2 0 1 214(_ent (_out))))
				(_port(_int op 2 1 216(_ent (_out))))
				(_port(_int a 0 1 217(_ent (_out))))
				(_port(_int b 0 1 218(_ent (_out))))
				(_port(_int result 0 1 219(_ent (_out))))
				(_port(_int zero -1 1 220(_ent (_out))))
				(_port(_int address 0 1 222(_ent (_out))))
				(_port(_int write_data 0 1 223(_ent (_out))))
				(_port(_int mem_write_enable -1 1 224(_ent (_out))))
				(_port(_int read_data 0 1 225(_ent (_out))))
				(_port(_int efunct7 3 1 227(_ent (_out))))
				(_port(_int efunct3 2 1 228(_ent (_out))))
				(_port(_int eopcode 3 1 229(_ent (_out))))
				(_port(_int efunct 4 1 230(_ent (_out))))
			)
		)
	)
	(_inst uut 1 276(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 205(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 208(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 216(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 227(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 230(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 235(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 235(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 236(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 240(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 240(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 241(_arch(_uni))))
		(_sig(_int tb_rd 6 1 242(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 243(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 244(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 245(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 246(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 250(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 253(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 253(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 257(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 259(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 262(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 262(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 263(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 265(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 265(_arch(_uni))))
		(_sig(_int tb_clk -1 1 267(_arch(_uni((i 2))))))
		(_prcs
			(line__270(_arch 0 1 270(_assignment(_trgt(23))(_sens(23)))))
			(line__272(_arch 1 1 272(_assignment(_trgt(2(0))))))
			(line__273(_arch 2 1 273(_assignment(_trgt(2(1))))))
			(line__274(_arch 3 1 274(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7142          1693482850746 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482850747 2023.08.31 14:54:10)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code d889d88ad98e8fce898e9e838fdd8edfd8dfdade8e)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(21)(22)(23))(_sens(24))(_mon)(_read(25)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1819043144 1867980911 6581362)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693482850762 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 200))
	(_version vef)
	(_time 1693482850763 2023.08.31 14:54:10)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e7b6e7b4e9b1b0f1e1eba1bcb0e2b1e0e7e0e5e1b1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 203(_ent (_in))))
				(_port(_int instructions_memory -2 1 204(_ent (_in))))
				(_port(_int pc 0 1 205(_ent (_out))))
				(_port(_int instruction 0 1 206(_ent (_out))))
				(_port(_int read_reg1 1 1 208(_ent (_out))))
				(_port(_int read_reg2 1 1 209(_ent (_out))))
				(_port(_int write_reg 1 1 210(_ent (_out))))
				(_port(_int write_data_reg 0 1 211(_ent (_out))))
				(_port(_int write_enable_reg -1 1 212(_ent (_out))))
				(_port(_int read_data1 0 1 213(_ent (_out))))
				(_port(_int read_data2 0 1 214(_ent (_out))))
				(_port(_int op 2 1 216(_ent (_out))))
				(_port(_int a 0 1 217(_ent (_out))))
				(_port(_int b 0 1 218(_ent (_out))))
				(_port(_int result 0 1 219(_ent (_out))))
				(_port(_int zero -1 1 220(_ent (_out))))
				(_port(_int address 0 1 222(_ent (_out))))
				(_port(_int write_data 0 1 223(_ent (_out))))
				(_port(_int mem_write_enable -1 1 224(_ent (_out))))
				(_port(_int read_data 0 1 225(_ent (_out))))
				(_port(_int efunct7 3 1 227(_ent (_out))))
				(_port(_int efunct3 2 1 228(_ent (_out))))
				(_port(_int eopcode 3 1 229(_ent (_out))))
				(_port(_int efunct 4 1 230(_ent (_out))))
			)
		)
	)
	(_inst uut 1 276(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 205(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 208(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 216(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 227(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 230(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 235(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 235(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 236(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 240(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 240(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 241(_arch(_uni))))
		(_sig(_int tb_rd 6 1 242(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 243(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 244(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 245(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 246(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 250(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 253(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 253(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 257(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 259(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 262(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 262(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 263(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 265(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 265(_arch(_uni))))
		(_sig(_int tb_clk -1 1 267(_arch(_uni((i 2))))))
		(_prcs
			(line__270(_arch 0 1 270(_assignment(_trgt(23))(_sens(23)))))
			(line__272(_arch 1 1 272(_assignment(_trgt(2(0))))))
			(line__273(_arch 2 1 273(_assignment(_trgt(2(1))))))
			(line__274(_arch 3 1 274(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7142          1693482885170 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482885171 2023.08.31 14:54:45)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 5d5d565e000b0a4b0c0b1b060a580b5a5d5a5f5b0b)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(21)(22)(23))(_sens(24))(_mon)(_read(25)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1819043144 1867980911 6581362)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693482885187 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 200))
	(_version vef)
	(_time 1693482885188 2023.08.31 14:54:45)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5d5d565e000b0a4b5b511b060a580b5a5d5a5f5b0b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 203(_ent (_in))))
				(_port(_int instructions_memory -2 1 204(_ent (_in))))
				(_port(_int pc 0 1 205(_ent (_out))))
				(_port(_int instruction 0 1 206(_ent (_out))))
				(_port(_int read_reg1 1 1 208(_ent (_out))))
				(_port(_int read_reg2 1 1 209(_ent (_out))))
				(_port(_int write_reg 1 1 210(_ent (_out))))
				(_port(_int write_data_reg 0 1 211(_ent (_out))))
				(_port(_int write_enable_reg -1 1 212(_ent (_out))))
				(_port(_int read_data1 0 1 213(_ent (_out))))
				(_port(_int read_data2 0 1 214(_ent (_out))))
				(_port(_int op 2 1 216(_ent (_out))))
				(_port(_int a 0 1 217(_ent (_out))))
				(_port(_int b 0 1 218(_ent (_out))))
				(_port(_int result 0 1 219(_ent (_out))))
				(_port(_int zero -1 1 220(_ent (_out))))
				(_port(_int address 0 1 222(_ent (_out))))
				(_port(_int write_data 0 1 223(_ent (_out))))
				(_port(_int mem_write_enable -1 1 224(_ent (_out))))
				(_port(_int read_data 0 1 225(_ent (_out))))
				(_port(_int efunct7 3 1 227(_ent (_out))))
				(_port(_int efunct3 2 1 228(_ent (_out))))
				(_port(_int eopcode 3 1 229(_ent (_out))))
				(_port(_int efunct 4 1 230(_ent (_out))))
			)
		)
	)
	(_inst uut 1 276(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 205(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 208(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 216(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 227(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 230(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 235(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 235(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 236(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 237(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 240(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 240(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 241(_arch(_uni))))
		(_sig(_int tb_rd 6 1 242(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 243(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 244(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 245(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 246(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 250(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 252(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 253(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 253(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 257(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 259(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 262(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 262(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 263(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 265(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 265(_arch(_uni))))
		(_sig(_int tb_clk -1 1 267(_arch(_uni((i 2))))))
		(_prcs
			(line__270(_arch 0 1 270(_assignment(_trgt(23))(_sens(23)))))
			(line__272(_arch 1 1 272(_assignment(_trgt(2(0))))))
			(line__273(_arch 2 1 273(_assignment(_trgt(2(1))))))
			(line__274(_arch 3 1 274(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5245          1693482974931 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 202))
	(_version vef)
	(_time 1693482974932 2023.08.31 14:56:14)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f3a0f6a3f9a5a4e5f5ffb5a8a4f6a5f4f3f4f1f5a5)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 205(_ent (_in))))
				(_port(_int instructions_memory -2 1 206(_ent (_in))))
				(_port(_int pc 0 1 207(_ent (_out))))
				(_port(_int instruction 0 1 208(_ent (_out))))
				(_port(_int read_reg1 1 1 210(_ent (_out))))
				(_port(_int read_reg2 1 1 211(_ent (_out))))
				(_port(_int write_reg 1 1 212(_ent (_out))))
				(_port(_int write_data_reg 0 1 213(_ent (_out))))
				(_port(_int write_enable_reg -1 1 214(_ent (_out))))
				(_port(_int read_data1 0 1 215(_ent (_out))))
				(_port(_int read_data2 0 1 216(_ent (_out))))
				(_port(_int op 2 1 218(_ent (_out))))
				(_port(_int a 0 1 219(_ent (_out))))
				(_port(_int b 0 1 220(_ent (_out))))
				(_port(_int result 0 1 221(_ent (_out))))
				(_port(_int zero -1 1 222(_ent (_out))))
				(_port(_int address 0 1 224(_ent (_out))))
				(_port(_int write_data 0 1 225(_ent (_out))))
				(_port(_int mem_write_enable -1 1 226(_ent (_out))))
				(_port(_int read_data 0 1 227(_ent (_out))))
				(_port(_int efunct7 3 1 229(_ent (_out))))
				(_port(_int efunct3 2 1 230(_ent (_out))))
				(_port(_int eopcode 3 1 231(_ent (_out))))
				(_port(_int efunct 4 1 232(_ent (_out))))
			)
		)
	)
	(_inst uut 1 278(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 207(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 210(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 218(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 229(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 232(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 237(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 237(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 238(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 239(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 242(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 242(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 243(_arch(_uni))))
		(_sig(_int tb_rd 6 1 244(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 246(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 248(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 252(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 253(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 255(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 255(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 264(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 264(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 265(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 267(_arch(_uni))))
		(_sig(_int tb_clk -1 1 269(_arch(_uni((i 2))))))
		(_prcs
			(line__272(_arch 0 1 272(_assignment(_trgt(23))(_sens(23)))))
			(line__274(_arch 1 1 274(_assignment(_trgt(2(0))))))
			(line__275(_arch 2 1 275(_assignment(_trgt(2(1))))))
			(line__276(_arch 3 1 276(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7150          1693482989142 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482989143 2023.08.31 14:56:29)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 7e792a7f222829682f2e3825297b28797e797c7828)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1819043144 1867980911 6581362)
		(33751810 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693482989160 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 202))
	(_version vef)
	(_time 1693482989161 2023.08.31 14:56:29)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8d8ad983d0dbda9b8b81cbd6da88db8a8d8a8f8bdb)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 205(_ent (_in))))
				(_port(_int instructions_memory -2 1 206(_ent (_in))))
				(_port(_int pc 0 1 207(_ent (_out))))
				(_port(_int instruction 0 1 208(_ent (_out))))
				(_port(_int read_reg1 1 1 210(_ent (_out))))
				(_port(_int read_reg2 1 1 211(_ent (_out))))
				(_port(_int write_reg 1 1 212(_ent (_out))))
				(_port(_int write_data_reg 0 1 213(_ent (_out))))
				(_port(_int write_enable_reg -1 1 214(_ent (_out))))
				(_port(_int read_data1 0 1 215(_ent (_out))))
				(_port(_int read_data2 0 1 216(_ent (_out))))
				(_port(_int op 2 1 218(_ent (_out))))
				(_port(_int a 0 1 219(_ent (_out))))
				(_port(_int b 0 1 220(_ent (_out))))
				(_port(_int result 0 1 221(_ent (_out))))
				(_port(_int zero -1 1 222(_ent (_out))))
				(_port(_int address 0 1 224(_ent (_out))))
				(_port(_int write_data 0 1 225(_ent (_out))))
				(_port(_int mem_write_enable -1 1 226(_ent (_out))))
				(_port(_int read_data 0 1 227(_ent (_out))))
				(_port(_int efunct7 3 1 229(_ent (_out))))
				(_port(_int efunct3 2 1 230(_ent (_out))))
				(_port(_int eopcode 3 1 231(_ent (_out))))
				(_port(_int efunct 4 1 232(_ent (_out))))
			)
		)
	)
	(_inst uut 1 278(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 207(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 210(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 218(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 229(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 232(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 237(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 237(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 238(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 239(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 242(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 242(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 243(_arch(_uni))))
		(_sig(_int tb_rd 6 1 244(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 246(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 248(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 251(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 252(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 253(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 254(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 255(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 255(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 258(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 264(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 264(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 265(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 267(_arch(_uni))))
		(_sig(_int tb_clk -1 1 269(_arch(_uni((i 2))))))
		(_prcs
			(line__272(_arch 0 1 272(_assignment(_trgt(23))(_sens(23)))))
			(line__274(_arch 1 1 274(_assignment(_trgt(2(0))))))
			(line__275(_arch 2 1 275(_assignment(_trgt(2(1))))))
			(line__276(_arch 3 1 276(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7150          1693482999929 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693482999930 2023.08.31 14:56:39)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 9b9f9094c0cdcc8dcac8ddc0cc9ecd9c9b9c999dcd)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693482999946 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 203))
	(_version vef)
	(_time 1693482999947 2023.08.31 14:56:39)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code abafa0fcf0fdfcbdada7edf0fcaefdacabaca9adfd)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 206(_ent (_in))))
				(_port(_int instructions_memory -2 1 207(_ent (_in))))
				(_port(_int pc 0 1 208(_ent (_out))))
				(_port(_int instruction 0 1 209(_ent (_out))))
				(_port(_int read_reg1 1 1 211(_ent (_out))))
				(_port(_int read_reg2 1 1 212(_ent (_out))))
				(_port(_int write_reg 1 1 213(_ent (_out))))
				(_port(_int write_data_reg 0 1 214(_ent (_out))))
				(_port(_int write_enable_reg -1 1 215(_ent (_out))))
				(_port(_int read_data1 0 1 216(_ent (_out))))
				(_port(_int read_data2 0 1 217(_ent (_out))))
				(_port(_int op 2 1 219(_ent (_out))))
				(_port(_int a 0 1 220(_ent (_out))))
				(_port(_int b 0 1 221(_ent (_out))))
				(_port(_int result 0 1 222(_ent (_out))))
				(_port(_int zero -1 1 223(_ent (_out))))
				(_port(_int address 0 1 225(_ent (_out))))
				(_port(_int write_data 0 1 226(_ent (_out))))
				(_port(_int mem_write_enable -1 1 227(_ent (_out))))
				(_port(_int read_data 0 1 228(_ent (_out))))
				(_port(_int efunct7 3 1 230(_ent (_out))))
				(_port(_int efunct3 2 1 231(_ent (_out))))
				(_port(_int eopcode 3 1 232(_ent (_out))))
				(_port(_int efunct 4 1 233(_ent (_out))))
			)
		)
	)
	(_inst uut 1 279(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 208(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 211(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 219(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 230(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 233(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 238(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 238(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 239(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 240(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 243(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 243(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 244(_arch(_uni))))
		(_sig(_int tb_rd 6 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 252(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 253(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 254(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 256(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 265(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 265(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 266(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 268(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 268(_arch(_uni))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_prcs
			(line__273(_arch 0 1 273(_assignment(_trgt(23))(_sens(23)))))
			(line__275(_arch 1 1 275(_assignment(_trgt(2(0))))))
			(line__276(_arch 2 1 276(_assignment(_trgt(2(1))))))
			(line__277(_arch 3 1 277(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7150          1693483040947 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483040948 2023.08.31 14:57:20)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code d380d881d98584c58280958884d685d4d3d4d1d585)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483040964 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 203))
	(_version vef)
	(_time 1693483040965 2023.08.31 14:57:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e2b1e9b1e9b4b5f4e4eea4b9b5e7b4e5e2e5e0e4b4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 206(_ent (_in))))
				(_port(_int instructions_memory -2 1 207(_ent (_in))))
				(_port(_int pc 0 1 208(_ent (_out))))
				(_port(_int instruction 0 1 209(_ent (_out))))
				(_port(_int read_reg1 1 1 211(_ent (_out))))
				(_port(_int read_reg2 1 1 212(_ent (_out))))
				(_port(_int write_reg 1 1 213(_ent (_out))))
				(_port(_int write_data_reg 0 1 214(_ent (_out))))
				(_port(_int write_enable_reg -1 1 215(_ent (_out))))
				(_port(_int read_data1 0 1 216(_ent (_out))))
				(_port(_int read_data2 0 1 217(_ent (_out))))
				(_port(_int op 2 1 219(_ent (_out))))
				(_port(_int a 0 1 220(_ent (_out))))
				(_port(_int b 0 1 221(_ent (_out))))
				(_port(_int result 0 1 222(_ent (_out))))
				(_port(_int zero -1 1 223(_ent (_out))))
				(_port(_int address 0 1 225(_ent (_out))))
				(_port(_int write_data 0 1 226(_ent (_out))))
				(_port(_int mem_write_enable -1 1 227(_ent (_out))))
				(_port(_int read_data 0 1 228(_ent (_out))))
				(_port(_int efunct7 3 1 230(_ent (_out))))
				(_port(_int efunct3 2 1 231(_ent (_out))))
				(_port(_int eopcode 3 1 232(_ent (_out))))
				(_port(_int efunct 4 1 233(_ent (_out))))
			)
		)
	)
	(_inst uut 1 279(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 208(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 211(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 219(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 230(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 233(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 238(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 238(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 239(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 240(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 243(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 243(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 244(_arch(_uni))))
		(_sig(_int tb_rd 6 1 245(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 247(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 249(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 252(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 253(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 254(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 255(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 256(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 256(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 259(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 262(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 265(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 265(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 266(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 267(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 268(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 268(_arch(_uni))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_prcs
			(line__273(_arch 0 1 273(_assignment(_trgt(23))(_sens(23)))))
			(line__275(_arch 1 1 275(_assignment(_trgt(2(0))))))
			(line__276(_arch 2 1 276(_assignment(_trgt(2(1))))))
			(line__277(_arch 3 1 277(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7150          1693483113996 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483113997 2023.08.31 14:58:33)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 2a7b2f2e727c7d3c7a2f6c717d2f7c2d2a2d282c7c)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483114015 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 204))
	(_version vef)
	(_time 1693483114016 2023.08.31 14:58:34)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 49184c4b491f1e5f4f450f121e4c1f4e494e4b4f1f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 207(_ent (_in))))
				(_port(_int instructions_memory -2 1 208(_ent (_in))))
				(_port(_int pc 0 1 209(_ent (_out))))
				(_port(_int instruction 0 1 210(_ent (_out))))
				(_port(_int read_reg1 1 1 212(_ent (_out))))
				(_port(_int read_reg2 1 1 213(_ent (_out))))
				(_port(_int write_reg 1 1 214(_ent (_out))))
				(_port(_int write_data_reg 0 1 215(_ent (_out))))
				(_port(_int write_enable_reg -1 1 216(_ent (_out))))
				(_port(_int read_data1 0 1 217(_ent (_out))))
				(_port(_int read_data2 0 1 218(_ent (_out))))
				(_port(_int op 2 1 220(_ent (_out))))
				(_port(_int a 0 1 221(_ent (_out))))
				(_port(_int b 0 1 222(_ent (_out))))
				(_port(_int result 0 1 223(_ent (_out))))
				(_port(_int zero -1 1 224(_ent (_out))))
				(_port(_int address 0 1 226(_ent (_out))))
				(_port(_int write_data 0 1 227(_ent (_out))))
				(_port(_int mem_write_enable -1 1 228(_ent (_out))))
				(_port(_int read_data 0 1 229(_ent (_out))))
				(_port(_int efunct7 3 1 231(_ent (_out))))
				(_port(_int efunct3 2 1 232(_ent (_out))))
				(_port(_int eopcode 3 1 233(_ent (_out))))
				(_port(_int efunct 4 1 234(_ent (_out))))
			)
		)
	)
	(_inst uut 1 280(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 209(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 212(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 220(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 231(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 234(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 239(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 239(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 240(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 241(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 244(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 244(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 245(_arch(_uni))))
		(_sig(_int tb_rd 6 1 246(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 247(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 248(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 249(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 250(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 253(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 254(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 255(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 256(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 257(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 257(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 260(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 261(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 262(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 266(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 266(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 267(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 269(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 269(_arch(_uni))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_prcs
			(line__274(_arch 0 1 274(_assignment(_trgt(23))(_sens(23)))))
			(line__276(_arch 1 1 276(_assignment(_trgt(2(0))))))
			(line__277(_arch 2 1 277(_assignment(_trgt(2(1))))))
			(line__278(_arch 3 1 278(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7225          1693483247604 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483247605 2023.08.31 15:00:47)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 1314101419454405431f5548441645141314111545)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(36)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483247623 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 213))
	(_version vef)
	(_time 1693483247624 2023.08.31 15:00:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 2324202729757435252f6578742675242324212575)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 216(_ent (_in))))
				(_port(_int instructions_memory -2 1 217(_ent (_in))))
				(_port(_int pc 0 1 218(_ent (_out))))
				(_port(_int instruction 0 1 219(_ent (_out))))
				(_port(_int read_reg1 1 1 221(_ent (_out))))
				(_port(_int read_reg2 1 1 222(_ent (_out))))
				(_port(_int write_reg 1 1 223(_ent (_out))))
				(_port(_int write_data_reg 0 1 224(_ent (_out))))
				(_port(_int write_enable_reg -1 1 225(_ent (_out))))
				(_port(_int read_data1 0 1 226(_ent (_out))))
				(_port(_int read_data2 0 1 227(_ent (_out))))
				(_port(_int op 2 1 229(_ent (_out))))
				(_port(_int a 0 1 230(_ent (_out))))
				(_port(_int b 0 1 231(_ent (_out))))
				(_port(_int result 0 1 232(_ent (_out))))
				(_port(_int zero -1 1 233(_ent (_out))))
				(_port(_int address 0 1 235(_ent (_out))))
				(_port(_int write_data 0 1 236(_ent (_out))))
				(_port(_int mem_write_enable -1 1 237(_ent (_out))))
				(_port(_int read_data 0 1 238(_ent (_out))))
				(_port(_int efunct7 3 1 240(_ent (_out))))
				(_port(_int efunct3 2 1 241(_ent (_out))))
				(_port(_int eopcode 3 1 242(_ent (_out))))
				(_port(_int efunct 4 1 243(_ent (_out))))
			)
		)
	)
	(_inst uut 1 289(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 218(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 221(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 229(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 240(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 243(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 248(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 248(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 249(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 253(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 253(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 254(_arch(_uni))))
		(_sig(_int tb_rd 6 1 255(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 256(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 257(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 258(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 259(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 262(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 263(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 264(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 265(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 266(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 266(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 269(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 270(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 271(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 275(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 275(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 276(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 277(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 278(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 278(_arch(_uni))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_prcs
			(line__283(_arch 0 1 283(_assignment(_trgt(23))(_sens(23)))))
			(line__285(_arch 1 1 285(_assignment(_trgt(2(0))))))
			(line__286(_arch 2 1 286(_assignment(_trgt(2(1))))))
			(line__287(_arch 3 1 287(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7225          1693483302784 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483302785 2023.08.31 15:01:42)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code a6f5acf1a9f0f1b0f6aae0fdf1a3f0a1a6a1a4a0f0)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(36)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483302805 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 213))
	(_version vef)
	(_time 1693483302806 2023.08.31 15:01:42)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code b6e5bce2b9e0e1a0b0baf0ede1b3e0b1b6b1b4b0e0)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 216(_ent (_in))))
				(_port(_int instructions_memory -2 1 217(_ent (_in))))
				(_port(_int pc 0 1 218(_ent (_out))))
				(_port(_int instruction 0 1 219(_ent (_out))))
				(_port(_int read_reg1 1 1 221(_ent (_out))))
				(_port(_int read_reg2 1 1 222(_ent (_out))))
				(_port(_int write_reg 1 1 223(_ent (_out))))
				(_port(_int write_data_reg 0 1 224(_ent (_out))))
				(_port(_int write_enable_reg -1 1 225(_ent (_out))))
				(_port(_int read_data1 0 1 226(_ent (_out))))
				(_port(_int read_data2 0 1 227(_ent (_out))))
				(_port(_int op 2 1 229(_ent (_out))))
				(_port(_int a 0 1 230(_ent (_out))))
				(_port(_int b 0 1 231(_ent (_out))))
				(_port(_int result 0 1 232(_ent (_out))))
				(_port(_int zero -1 1 233(_ent (_out))))
				(_port(_int address 0 1 235(_ent (_out))))
				(_port(_int write_data 0 1 236(_ent (_out))))
				(_port(_int mem_write_enable -1 1 237(_ent (_out))))
				(_port(_int read_data 0 1 238(_ent (_out))))
				(_port(_int efunct7 3 1 240(_ent (_out))))
				(_port(_int efunct3 2 1 241(_ent (_out))))
				(_port(_int eopcode 3 1 242(_ent (_out))))
				(_port(_int efunct 4 1 243(_ent (_out))))
			)
		)
	)
	(_inst uut 1 289(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 218(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 221(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 229(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 240(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 243(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 248(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 248(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 249(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 250(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 253(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 253(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 254(_arch(_uni))))
		(_sig(_int tb_rd 6 1 255(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 256(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 257(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 258(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 259(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 262(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 263(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 264(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 265(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 266(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 266(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 269(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 270(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 271(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 272(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 275(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 275(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 276(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 277(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 278(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 278(_arch(_uni))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_prcs
			(line__283(_arch 0 1 283(_assignment(_trgt(23))(_sens(23)))))
			(line__285(_arch 1 1 285(_assignment(_trgt(2(0))))))
			(line__286(_arch 2 1 286(_assignment(_trgt(2(1))))))
			(line__287(_arch 3 1 287(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7225          1693483334431 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483334432 2023.08.31 15:02:14)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3f3d393a606968296f6b7964683a69383f383d3969)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(36)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483334449 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 214))
	(_version vef)
	(_time 1693483334450 2023.08.31 15:02:14)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4f4d494d1019185949430914184a19484f484d4919)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 217(_ent (_in))))
				(_port(_int instructions_memory -2 1 218(_ent (_in))))
				(_port(_int pc 0 1 219(_ent (_out))))
				(_port(_int instruction 0 1 220(_ent (_out))))
				(_port(_int read_reg1 1 1 222(_ent (_out))))
				(_port(_int read_reg2 1 1 223(_ent (_out))))
				(_port(_int write_reg 1 1 224(_ent (_out))))
				(_port(_int write_data_reg 0 1 225(_ent (_out))))
				(_port(_int write_enable_reg -1 1 226(_ent (_out))))
				(_port(_int read_data1 0 1 227(_ent (_out))))
				(_port(_int read_data2 0 1 228(_ent (_out))))
				(_port(_int op 2 1 230(_ent (_out))))
				(_port(_int a 0 1 231(_ent (_out))))
				(_port(_int b 0 1 232(_ent (_out))))
				(_port(_int result 0 1 233(_ent (_out))))
				(_port(_int zero -1 1 234(_ent (_out))))
				(_port(_int address 0 1 236(_ent (_out))))
				(_port(_int write_data 0 1 237(_ent (_out))))
				(_port(_int mem_write_enable -1 1 238(_ent (_out))))
				(_port(_int read_data 0 1 239(_ent (_out))))
				(_port(_int efunct7 3 1 241(_ent (_out))))
				(_port(_int efunct3 2 1 242(_ent (_out))))
				(_port(_int eopcode 3 1 243(_ent (_out))))
				(_port(_int efunct 4 1 244(_ent (_out))))
			)
		)
	)
	(_inst uut 1 290(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 219(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 222(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 230(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 241(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 244(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 249(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 249(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 250(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 251(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 254(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 254(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 255(_arch(_uni))))
		(_sig(_int tb_rd 6 1 256(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 257(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 258(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 259(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 260(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 263(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 264(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 265(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 267(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 267(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 270(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 271(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 272(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 276(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 276(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 277(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 278(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 279(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 279(_arch(_uni))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_prcs
			(line__284(_arch 0 1 284(_assignment(_trgt(23))(_sens(23)))))
			(line__286(_arch 1 1 286(_assignment(_trgt(2(0))))))
			(line__287(_arch 2 1 287(_assignment(_trgt(2(1))))))
			(line__288(_arch 3 1 288(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7225          1693483357795 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483357796 2023.08.31 15:02:37)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8ed8da80d2d8d998de83c8d5d98bd8898e898c88d8)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(36)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483357812 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 212))
	(_version vef)
	(_time 1693483357813 2023.08.31 15:02:37)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8ed8da80d2d8d9988882c8d5d98bd8898e898c88d8)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 215(_ent (_in))))
				(_port(_int instructions_memory -2 1 216(_ent (_in))))
				(_port(_int pc 0 1 217(_ent (_out))))
				(_port(_int instruction 0 1 218(_ent (_out))))
				(_port(_int read_reg1 1 1 220(_ent (_out))))
				(_port(_int read_reg2 1 1 221(_ent (_out))))
				(_port(_int write_reg 1 1 222(_ent (_out))))
				(_port(_int write_data_reg 0 1 223(_ent (_out))))
				(_port(_int write_enable_reg -1 1 224(_ent (_out))))
				(_port(_int read_data1 0 1 225(_ent (_out))))
				(_port(_int read_data2 0 1 226(_ent (_out))))
				(_port(_int op 2 1 228(_ent (_out))))
				(_port(_int a 0 1 229(_ent (_out))))
				(_port(_int b 0 1 230(_ent (_out))))
				(_port(_int result 0 1 231(_ent (_out))))
				(_port(_int zero -1 1 232(_ent (_out))))
				(_port(_int address 0 1 234(_ent (_out))))
				(_port(_int write_data 0 1 235(_ent (_out))))
				(_port(_int mem_write_enable -1 1 236(_ent (_out))))
				(_port(_int read_data 0 1 237(_ent (_out))))
				(_port(_int efunct7 3 1 239(_ent (_out))))
				(_port(_int efunct3 2 1 240(_ent (_out))))
				(_port(_int eopcode 3 1 241(_ent (_out))))
				(_port(_int efunct 4 1 242(_ent (_out))))
			)
		)
	)
	(_inst uut 1 288(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 217(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 220(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 228(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 239(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 242(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 247(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 247(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 248(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 252(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 252(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 253(_arch(_uni))))
		(_sig(_int tb_rd 6 1 254(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 255(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 256(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 257(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 258(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 261(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 262(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 263(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 265(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 265(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 268(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 269(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 270(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 271(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 274(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 274(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 275(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 277(_arch(_uni))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_prcs
			(line__282(_arch 0 1 282(_assignment(_trgt(23))(_sens(23)))))
			(line__284(_arch 1 1 284(_assignment(_trgt(2(0))))))
			(line__285(_arch 2 1 285(_assignment(_trgt(2(1))))))
			(line__286(_arch 3 1 286(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7225          1693483386677 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693483386678 2023.08.31 15:03:06)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 595c5b5a590f0e4f09541f020e5c0f5e595e5b5f0f)
	(_ent
		(_time 1693482578026)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(alu_a))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 15(_ent(_out))))
		(_port(_int read_reg2 1 0 16(_ent(_out))))
		(_port(_int write_reg 1 0 17(_ent(_out))))
		(_port(_int write_data_reg 0 0 18(_ent(_out))))
		(_port(_int write_enable_reg -1 0 19(_ent(_out))))
		(_port(_int read_data1 0 0 20(_ent(_out))))
		(_port(_int read_data2 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 23(_ent(_out))))
		(_port(_int a 0 0 24(_ent(_out))))
		(_port(_int b 0 0 25(_ent(_out))))
		(_port(_int result 0 0 26(_ent(_out))))
		(_port(_int zero -1 0 27(_ent(_out))))
		(_port(_int address 0 0 29(_ent(_out))))
		(_port(_int write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int efunct7 3 0 34(_ent(_out))))
		(_port(_int efunct3 2 0 35(_ent(_out))))
		(_port(_int eopcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int efunct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 12 0 89(_arch(_uni))))
		(_sig(_int rs2 12 0 90(_arch(_uni))))
		(_sig(_int rd 12 0 91(_arch(_uni))))
		(_sig(_int reg_write_data 11 0 92(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 93(_arch(_uni((i 2))))))
		(_sig(_int reg_read_data1 11 0 94(_arch(_uni))))
		(_sig(_int reg_read_data2 11 0 95(_arch(_uni))))
		(_sig(_int alu_result 11 0 98(_arch(_uni))))
		(_sig(_int alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int alu_a 11 0 100(_arch(_uni))))
		(_sig(_int alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 13 0 102(_arch(_uni))))
		(_sig(_int data_memory_address 11 0 105(_arch(_uni))))
		(_sig(_int data_memory_write_data 11 0 106(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int data_memory_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 14 0 111(_arch(_uni))))
		(_sig(_int funct3 13 0 112(_arch(_uni))))
		(_sig(_int opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(35)(36)(42)(43)(44)(45)(2)(3)(4)(5)(6)(12)(13)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(36)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5245          1693483386693 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 212))
	(_version vef)
	(_time 1693483386694 2023.08.31 15:03:06)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 696c6b69693f3e7f6f652f323e6c3f6e696e6b6f3f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 215(_ent (_in))))
				(_port(_int instructions_memory -2 1 216(_ent (_in))))
				(_port(_int pc 0 1 217(_ent (_out))))
				(_port(_int instruction 0 1 218(_ent (_out))))
				(_port(_int read_reg1 1 1 220(_ent (_out))))
				(_port(_int read_reg2 1 1 221(_ent (_out))))
				(_port(_int write_reg 1 1 222(_ent (_out))))
				(_port(_int write_data_reg 0 1 223(_ent (_out))))
				(_port(_int write_enable_reg -1 1 224(_ent (_out))))
				(_port(_int read_data1 0 1 225(_ent (_out))))
				(_port(_int read_data2 0 1 226(_ent (_out))))
				(_port(_int op 2 1 228(_ent (_out))))
				(_port(_int a 0 1 229(_ent (_out))))
				(_port(_int b 0 1 230(_ent (_out))))
				(_port(_int result 0 1 231(_ent (_out))))
				(_port(_int zero -1 1 232(_ent (_out))))
				(_port(_int address 0 1 234(_ent (_out))))
				(_port(_int write_data 0 1 235(_ent (_out))))
				(_port(_int mem_write_enable -1 1 236(_ent (_out))))
				(_port(_int read_data 0 1 237(_ent (_out))))
				(_port(_int efunct7 3 1 239(_ent (_out))))
				(_port(_int efunct3 2 1 240(_ent (_out))))
				(_port(_int eopcode 3 1 241(_ent (_out))))
				(_port(_int efunct 4 1 242(_ent (_out))))
			)
		)
	)
	(_inst uut 1 288(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 217(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 220(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 228(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 239(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 242(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 247(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 247(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 248(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 249(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 252(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 252(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 253(_arch(_uni))))
		(_sig(_int tb_rd 6 1 254(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 255(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 256(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 257(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 258(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 261(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 262(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 263(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 265(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 265(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 268(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 269(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 270(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 271(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 274(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 274(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 275(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 277(_arch(_uni))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_prcs
			(line__282(_arch 0 1 282(_assignment(_trgt(23))(_sens(23)))))
			(line__284(_arch 1 1 284(_assignment(_trgt(2(0))))))
			(line__285(_arch 2 1 285(_assignment(_trgt(2(1))))))
			(line__286(_arch 3 1 286(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693486588736 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 227))
	(_version vef)
	(_time 1693486588737 2023.08.31 15:56:28)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 68393968693e3f7e6e642e333f6d3e6f686f6a6e3e)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 230(_ent (_in))))
				(_port(_int instructions_memory -2 1 231(_ent (_in))))
				(_port(_int pc 0 1 232(_ent (_out))))
				(_port(_int instruction 0 1 233(_ent (_out))))
				(_port(_int read_reg1 1 1 235(_ent (_out))))
				(_port(_int read_reg2 1 1 236(_ent (_out))))
				(_port(_int write_reg 1 1 237(_ent (_out))))
				(_port(_int write_data_reg 0 1 238(_ent (_out))))
				(_port(_int write_enable_reg -1 1 239(_ent (_out))))
				(_port(_int read_data1 0 1 240(_ent (_out))))
				(_port(_int read_data2 0 1 241(_ent (_out))))
				(_port(_int op 2 1 243(_ent (_out))))
				(_port(_int a 0 1 244(_ent (_out))))
				(_port(_int b 0 1 245(_ent (_out))))
				(_port(_int result 0 1 246(_ent (_out))))
				(_port(_int zero -1 1 247(_ent (_out))))
				(_port(_int address 0 1 249(_ent (_out))))
				(_port(_int write_data 0 1 250(_ent (_out))))
				(_port(_int mem_write_enable -1 1 251(_ent (_out))))
				(_port(_int read_data 0 1 252(_ent (_out))))
				(_port(_int efunct7 3 1 254(_ent (_out))))
				(_port(_int efunct3 2 1 255(_ent (_out))))
				(_port(_int eopcode 3 1 256(_ent (_out))))
				(_port(_int efunct 4 1 257(_ent (_out))))
			)
		)
	)
	(_inst uut 1 303(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 232(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 235(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 243(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 254(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 257(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 262(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 262(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 263(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 267(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 267(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 268(_arch(_uni))))
		(_sig(_int tb_rd 6 1 269(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 270(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 273(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 276(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 277(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 280(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 280(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 283(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 289(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 289(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 290(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 292(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 292(_arch(_uni))))
		(_sig(_int tb_clk -1 1 294(_arch(_uni((i 2))))))
		(_prcs
			(line__297(_arch 0 1 297(_assignment(_trgt(23))(_sens(23)))))
			(line__299(_arch 1 1 299(_assignment(_trgt(2(0))))))
			(line__300(_arch 2 1 300(_assignment(_trgt(2(1))))))
			(line__301(_arch 3 1 301(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693486676471 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 227))
	(_version vef)
	(_time 1693486676472 2023.08.31 15:57:56)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1e1c1f194248490818125845491b48191e191c1848)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 230(_ent (_in))))
				(_port(_int instructions_memory -2 1 231(_ent (_in))))
				(_port(_int pc 0 1 232(_ent (_out))))
				(_port(_int instruction 0 1 233(_ent (_out))))
				(_port(_int read_reg1 1 1 235(_ent (_out))))
				(_port(_int read_reg2 1 1 236(_ent (_out))))
				(_port(_int write_reg 1 1 237(_ent (_out))))
				(_port(_int write_data_reg 0 1 238(_ent (_out))))
				(_port(_int write_enable_reg -1 1 239(_ent (_out))))
				(_port(_int read_data1 0 1 240(_ent (_out))))
				(_port(_int read_data2 0 1 241(_ent (_out))))
				(_port(_int op 2 1 243(_ent (_out))))
				(_port(_int a 0 1 244(_ent (_out))))
				(_port(_int b 0 1 245(_ent (_out))))
				(_port(_int result 0 1 246(_ent (_out))))
				(_port(_int zero -1 1 247(_ent (_out))))
				(_port(_int address 0 1 249(_ent (_out))))
				(_port(_int write_data 0 1 250(_ent (_out))))
				(_port(_int mem_write_enable -1 1 251(_ent (_out))))
				(_port(_int read_data 0 1 252(_ent (_out))))
				(_port(_int efunct7 3 1 254(_ent (_out))))
				(_port(_int efunct3 2 1 255(_ent (_out))))
				(_port(_int eopcode 3 1 256(_ent (_out))))
				(_port(_int efunct 4 1 257(_ent (_out))))
			)
		)
	)
	(_inst uut 1 303(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 232(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 235(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 243(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 254(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 257(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 262(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 262(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 263(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 267(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 267(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 268(_arch(_uni))))
		(_sig(_int tb_rd 6 1 269(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 270(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 273(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 276(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 277(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 280(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 280(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 283(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 289(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 289(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 290(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 292(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 292(_arch(_uni))))
		(_sig(_int tb_clk -1 1 294(_arch(_uni((i 2))))))
		(_prcs
			(line__297(_arch 0 1 297(_assignment(_trgt(23))(_sens(23)))))
			(line__299(_arch 1 1 299(_assignment(_trgt(2(0))))))
			(line__300(_arch 2 1 300(_assignment(_trgt(2(1))))))
			(line__301(_arch 3 1 301(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693486739300 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 227))
	(_version vef)
	(_time 1693486739301 2023.08.31 15:58:59)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 8a898084d2dcdd9c8c86ccd1dd8fdc8d8a8d888cdc)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 230(_ent (_in))))
				(_port(_int instructions_memory -2 1 231(_ent (_in))))
				(_port(_int pc 0 1 232(_ent (_out))))
				(_port(_int instruction 0 1 233(_ent (_out))))
				(_port(_int read_reg1 1 1 235(_ent (_out))))
				(_port(_int read_reg2 1 1 236(_ent (_out))))
				(_port(_int write_reg 1 1 237(_ent (_out))))
				(_port(_int write_data_reg 0 1 238(_ent (_out))))
				(_port(_int write_enable_reg -1 1 239(_ent (_out))))
				(_port(_int read_data1 0 1 240(_ent (_out))))
				(_port(_int read_data2 0 1 241(_ent (_out))))
				(_port(_int op 2 1 243(_ent (_out))))
				(_port(_int a 0 1 244(_ent (_out))))
				(_port(_int b 0 1 245(_ent (_out))))
				(_port(_int result 0 1 246(_ent (_out))))
				(_port(_int zero -1 1 247(_ent (_out))))
				(_port(_int address 0 1 249(_ent (_out))))
				(_port(_int write_data 0 1 250(_ent (_out))))
				(_port(_int mem_write_enable -1 1 251(_ent (_out))))
				(_port(_int read_data 0 1 252(_ent (_out))))
				(_port(_int efunct7 3 1 254(_ent (_out))))
				(_port(_int efunct3 2 1 255(_ent (_out))))
				(_port(_int eopcode 3 1 256(_ent (_out))))
				(_port(_int efunct 4 1 257(_ent (_out))))
			)
		)
	)
	(_inst uut 1 303(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 232(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 235(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 243(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 254(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 257(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 262(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 262(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 263(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 267(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 267(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 268(_arch(_uni))))
		(_sig(_int tb_rd 6 1 269(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 270(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 273(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 276(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 277(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 280(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 280(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 283(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 289(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 289(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 290(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 292(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 292(_arch(_uni))))
		(_sig(_int tb_clk -1 1 294(_arch(_uni((i 2))))))
		(_prcs
			(line__297(_arch 0 1 297(_assignment(_trgt(23))(_sens(23)))))
			(line__299(_arch 1 1 299(_assignment(_trgt(2(0))))))
			(line__300(_arch 2 1 300(_assignment(_trgt(2(1))))))
			(line__301(_arch 3 1 301(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693486967214 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 226))
	(_version vef)
	(_time 1693486967215 2023.08.31 16:02:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code cc98cc99969a9bdacac08a979bc99acbcccbceca9a)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 229(_ent (_in))))
				(_port(_int instructions_memory -2 1 230(_ent (_in))))
				(_port(_int pc 0 1 231(_ent (_out))))
				(_port(_int instruction 0 1 232(_ent (_out))))
				(_port(_int read_reg1 1 1 234(_ent (_out))))
				(_port(_int read_reg2 1 1 235(_ent (_out))))
				(_port(_int write_reg 1 1 236(_ent (_out))))
				(_port(_int write_data_reg 0 1 237(_ent (_out))))
				(_port(_int write_enable_reg -1 1 238(_ent (_out))))
				(_port(_int read_data1 0 1 239(_ent (_out))))
				(_port(_int read_data2 0 1 240(_ent (_out))))
				(_port(_int op 2 1 242(_ent (_out))))
				(_port(_int a 0 1 243(_ent (_out))))
				(_port(_int b 0 1 244(_ent (_out))))
				(_port(_int result 0 1 245(_ent (_out))))
				(_port(_int zero -1 1 246(_ent (_out))))
				(_port(_int address 0 1 248(_ent (_out))))
				(_port(_int write_data 0 1 249(_ent (_out))))
				(_port(_int mem_write_enable -1 1 250(_ent (_out))))
				(_port(_int read_data 0 1 251(_ent (_out))))
				(_port(_int efunct7 3 1 253(_ent (_out))))
				(_port(_int efunct3 2 1 254(_ent (_out))))
				(_port(_int eopcode 3 1 255(_ent (_out))))
				(_port(_int efunct 4 1 256(_ent (_out))))
			)
		)
	)
	(_inst uut 1 302(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 231(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 234(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 242(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 253(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 256(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 261(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 261(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 262(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 266(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 266(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 267(_arch(_uni))))
		(_sig(_int tb_rd 6 1 268(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 269(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 270(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 272(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 275(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 276(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 277(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 278(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 279(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 279(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 282(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 284(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 288(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 288(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 289(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 291(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 291(_arch(_uni))))
		(_sig(_int tb_clk -1 1 293(_arch(_uni((i 2))))))
		(_prcs
			(line__296(_arch 0 1 296(_assignment(_trgt(23))(_sens(23)))))
			(line__298(_arch 1 1 298(_assignment(_trgt(2(0))))))
			(line__299(_arch 2 1 299(_assignment(_trgt(2(1))))))
			(line__300(_arch 3 1 300(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693486987356 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 226))
	(_version vef)
	(_time 1693486987357 2023.08.31 16:03:07)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 797f7a78792f2e6f7f753f222e7c2f7e797e7b7f2f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 229(_ent (_in))))
				(_port(_int instructions_memory -2 1 230(_ent (_in))))
				(_port(_int pc 0 1 231(_ent (_out))))
				(_port(_int instruction 0 1 232(_ent (_out))))
				(_port(_int read_reg1 1 1 234(_ent (_out))))
				(_port(_int read_reg2 1 1 235(_ent (_out))))
				(_port(_int write_reg 1 1 236(_ent (_out))))
				(_port(_int write_data_reg 0 1 237(_ent (_out))))
				(_port(_int write_enable_reg -1 1 238(_ent (_out))))
				(_port(_int read_data1 0 1 239(_ent (_out))))
				(_port(_int read_data2 0 1 240(_ent (_out))))
				(_port(_int op 2 1 242(_ent (_out))))
				(_port(_int a 0 1 243(_ent (_out))))
				(_port(_int b 0 1 244(_ent (_out))))
				(_port(_int result 0 1 245(_ent (_out))))
				(_port(_int zero -1 1 246(_ent (_out))))
				(_port(_int address 0 1 248(_ent (_out))))
				(_port(_int write_data 0 1 249(_ent (_out))))
				(_port(_int mem_write_enable -1 1 250(_ent (_out))))
				(_port(_int read_data 0 1 251(_ent (_out))))
				(_port(_int efunct7 3 1 253(_ent (_out))))
				(_port(_int efunct3 2 1 254(_ent (_out))))
				(_port(_int eopcode 3 1 255(_ent (_out))))
				(_port(_int efunct 4 1 256(_ent (_out))))
			)
		)
	)
	(_inst uut 1 302(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 231(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 234(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 242(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 253(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 256(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 261(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 261(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 262(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 263(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 266(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 266(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 267(_arch(_uni))))
		(_sig(_int tb_rd 6 1 268(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 269(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 270(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 272(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 275(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 276(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 277(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 278(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 279(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 279(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 282(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 284(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 288(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 288(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 289(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 291(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 291(_arch(_uni))))
		(_sig(_int tb_clk -1 1 293(_arch(_uni((i 2))))))
		(_prcs
			(line__296(_arch 0 1 296(_assignment(_trgt(23))(_sens(23)))))
			(line__298(_arch 1 1 298(_assignment(_trgt(2(0))))))
			(line__299(_arch 2 1 299(_assignment(_trgt(2(1))))))
			(line__300(_arch 3 1 300(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693487056764 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 227))
	(_version vef)
	(_time 1693487056765 2023.08.31 16:04:16)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code a7a2a5f0a9f1f0b1a1abe1fcf0a2f1a0a7a0a5a1f1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 230(_ent (_in))))
				(_port(_int instructions_memory -2 1 231(_ent (_in))))
				(_port(_int pc 0 1 232(_ent (_out))))
				(_port(_int instruction 0 1 233(_ent (_out))))
				(_port(_int read_reg1 1 1 235(_ent (_out))))
				(_port(_int read_reg2 1 1 236(_ent (_out))))
				(_port(_int write_reg 1 1 237(_ent (_out))))
				(_port(_int write_data_reg 0 1 238(_ent (_out))))
				(_port(_int write_enable_reg -1 1 239(_ent (_out))))
				(_port(_int read_data1 0 1 240(_ent (_out))))
				(_port(_int read_data2 0 1 241(_ent (_out))))
				(_port(_int op 2 1 243(_ent (_out))))
				(_port(_int a 0 1 244(_ent (_out))))
				(_port(_int b 0 1 245(_ent (_out))))
				(_port(_int result 0 1 246(_ent (_out))))
				(_port(_int zero -1 1 247(_ent (_out))))
				(_port(_int address 0 1 249(_ent (_out))))
				(_port(_int write_data 0 1 250(_ent (_out))))
				(_port(_int mem_write_enable -1 1 251(_ent (_out))))
				(_port(_int read_data 0 1 252(_ent (_out))))
				(_port(_int efunct7 3 1 254(_ent (_out))))
				(_port(_int efunct3 2 1 255(_ent (_out))))
				(_port(_int eopcode 3 1 256(_ent (_out))))
				(_port(_int efunct 4 1 257(_ent (_out))))
			)
		)
	)
	(_inst uut 1 303(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 232(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 235(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 243(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 254(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 257(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 262(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 262(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 263(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 264(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 267(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 267(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 268(_arch(_uni))))
		(_sig(_int tb_rd 6 1 269(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 270(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 271(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 273(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 276(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 277(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 279(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 280(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 280(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 283(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 289(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 289(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 290(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 292(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 292(_arch(_uni))))
		(_sig(_int tb_clk -1 1 294(_arch(_uni((i 2))))))
		(_prcs
			(line__297(_arch 0 1 297(_assignment(_trgt(23))(_sens(23)))))
			(line__299(_arch 1 1 299(_assignment(_trgt(2(0))))))
			(line__300(_arch 2 1 300(_assignment(_trgt(2(1))))))
			(line__301(_arch 3 1 301(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5926          1693487116234 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 229))
	(_version vef)
	(_time 1693487116235 2023.08.31 16:05:16)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f4f3fea4f9a2a3e2f2f8b2afa3f1a2f3f4f3f6f2a2)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 232(_ent (_in))))
				(_port(_int instructions_memory -2 1 233(_ent (_in))))
				(_port(_int pc 0 1 234(_ent (_out))))
				(_port(_int instruction 0 1 235(_ent (_out))))
				(_port(_int read_reg1 1 1 237(_ent (_out))))
				(_port(_int read_reg2 1 1 238(_ent (_out))))
				(_port(_int write_reg 1 1 239(_ent (_out))))
				(_port(_int write_data_reg 0 1 240(_ent (_out))))
				(_port(_int write_enable_reg -1 1 241(_ent (_out))))
				(_port(_int read_data1 0 1 242(_ent (_out))))
				(_port(_int read_data2 0 1 243(_ent (_out))))
				(_port(_int op 2 1 245(_ent (_out))))
				(_port(_int a 0 1 246(_ent (_out))))
				(_port(_int b 0 1 247(_ent (_out))))
				(_port(_int result 0 1 248(_ent (_out))))
				(_port(_int zero -1 1 249(_ent (_out))))
				(_port(_int address 0 1 251(_ent (_out))))
				(_port(_int write_data 0 1 252(_ent (_out))))
				(_port(_int mem_write_enable -1 1 253(_ent (_out))))
				(_port(_int read_data 0 1 254(_ent (_out))))
				(_port(_int efunct7 3 1 256(_ent (_out))))
				(_port(_int efunct3 2 1 257(_ent (_out))))
				(_port(_int eopcode 3 1 258(_ent (_out))))
				(_port(_int efunct 4 1 259(_ent (_out))))
			)
		)
	)
	(_inst uut 1 305(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 234(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 237(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 245(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 256(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 259(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 264(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 264(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 265(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 269(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 269(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 270(_arch(_uni))))
		(_sig(_int tb_rd 6 1 271(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 273(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 274(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 275(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 279(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 280(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 282(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 282(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 286(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 287(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 291(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 292(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 293(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 294(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 294(_arch(_uni))))
		(_sig(_int tb_clk -1 1 296(_arch(_uni((i 2))))))
		(_prcs
			(line__299(_arch 0 1 299(_assignment(_trgt(23))(_sens(23)))))
			(line__301(_arch 1 1 301(_assignment(_trgt(2(0))))))
			(line__302(_arch 2 1 302(_assignment(_trgt(2(1))))))
			(line__303(_arch 3 1 303(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7358          1693487130867 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693487130868 2023.08.31 16:05:30)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 15161512194342034219534e421043121512171343)
	(_ent
		(_time 1693486588711)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
		(131586)
		(0)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5926          1693487130892 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 229))
	(_version vef)
	(_time 1693487130893 2023.08.31 16:05:30)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 34373431396263223238726f633162333433363262)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 232(_ent (_in))))
				(_port(_int instructions_memory -2 1 233(_ent (_in))))
				(_port(_int pc 0 1 234(_ent (_out))))
				(_port(_int instruction 0 1 235(_ent (_out))))
				(_port(_int read_reg1 1 1 237(_ent (_out))))
				(_port(_int read_reg2 1 1 238(_ent (_out))))
				(_port(_int write_reg 1 1 239(_ent (_out))))
				(_port(_int write_data_reg 0 1 240(_ent (_out))))
				(_port(_int write_enable_reg -1 1 241(_ent (_out))))
				(_port(_int read_data1 0 1 242(_ent (_out))))
				(_port(_int read_data2 0 1 243(_ent (_out))))
				(_port(_int op 2 1 245(_ent (_out))))
				(_port(_int a 0 1 246(_ent (_out))))
				(_port(_int b 0 1 247(_ent (_out))))
				(_port(_int result 0 1 248(_ent (_out))))
				(_port(_int zero -1 1 249(_ent (_out))))
				(_port(_int address 0 1 251(_ent (_out))))
				(_port(_int write_data 0 1 252(_ent (_out))))
				(_port(_int mem_write_enable -1 1 253(_ent (_out))))
				(_port(_int read_data 0 1 254(_ent (_out))))
				(_port(_int efunct7 3 1 256(_ent (_out))))
				(_port(_int efunct3 2 1 257(_ent (_out))))
				(_port(_int eopcode 3 1 258(_ent (_out))))
				(_port(_int efunct 4 1 259(_ent (_out))))
			)
		)
	)
	(_inst uut 1 305(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 234(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 237(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 245(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 256(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 259(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 264(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 264(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 265(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 269(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 269(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 270(_arch(_uni))))
		(_sig(_int tb_rd 6 1 271(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 273(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 274(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 275(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 279(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 280(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 282(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 282(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 286(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 287(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 291(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 292(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 293(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 294(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 294(_arch(_uni))))
		(_sig(_int tb_clk -1 1 296(_arch(_uni((i 2))))))
		(_prcs
			(line__299(_arch 0 1 299(_assignment(_trgt(23))(_sens(23)))))
			(line__301(_arch 1 1 301(_assignment(_trgt(2(0))))))
			(line__302(_arch 2 1 302(_assignment(_trgt(2(1))))))
			(line__303(_arch 3 1 303(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7358          1693487136477 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693487136478 2023.08.31 16:05:36)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code fefcfbaea2a8a9e8a9f2b8a5a9fba8f9fef9fcf8a8)
	(_ent
		(_time 1693486588711)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
		(131586)
		(0)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5926          1693487136494 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 229))
	(_version vef)
	(_time 1693487136495 2023.08.31 16:05:36)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 0e0c04085258591808024855590b58090e090c0858)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 232(_ent (_in))))
				(_port(_int instructions_memory -2 1 233(_ent (_in))))
				(_port(_int pc 0 1 234(_ent (_out))))
				(_port(_int instruction 0 1 235(_ent (_out))))
				(_port(_int read_reg1 1 1 237(_ent (_out))))
				(_port(_int read_reg2 1 1 238(_ent (_out))))
				(_port(_int write_reg 1 1 239(_ent (_out))))
				(_port(_int write_data_reg 0 1 240(_ent (_out))))
				(_port(_int write_enable_reg -1 1 241(_ent (_out))))
				(_port(_int read_data1 0 1 242(_ent (_out))))
				(_port(_int read_data2 0 1 243(_ent (_out))))
				(_port(_int op 2 1 245(_ent (_out))))
				(_port(_int a 0 1 246(_ent (_out))))
				(_port(_int b 0 1 247(_ent (_out))))
				(_port(_int result 0 1 248(_ent (_out))))
				(_port(_int zero -1 1 249(_ent (_out))))
				(_port(_int address 0 1 251(_ent (_out))))
				(_port(_int write_data 0 1 252(_ent (_out))))
				(_port(_int mem_write_enable -1 1 253(_ent (_out))))
				(_port(_int read_data 0 1 254(_ent (_out))))
				(_port(_int efunct7 3 1 256(_ent (_out))))
				(_port(_int efunct3 2 1 257(_ent (_out))))
				(_port(_int eopcode 3 1 258(_ent (_out))))
				(_port(_int efunct 4 1 259(_ent (_out))))
			)
		)
	)
	(_inst uut 1 305(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_alu_a))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
			((efunct7)(tb_funct7))
			((efunct3)(tb_funct3))
			((eopcode)(tb_opcode))
			((efunct)(tb_funct))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((read_reg1)(read_reg1))
				((read_reg2)(read_reg2))
				((write_reg)(write_reg))
				((write_data_reg)(write_data_reg))
				((write_enable_reg)(write_enable_reg))
				((read_data1)(read_data1))
				((read_data2)(read_data2))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
				((address)(address))
				((write_data)(write_data))
				((mem_write_enable)(mem_write_enable))
				((read_data)(read_data))
				((efunct7)(efunct7))
				((efunct3)(efunct3))
				((eopcode)(eopcode))
				((efunct)(efunct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 234(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 237(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 245(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 256(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 259(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 264(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 264(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 265(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 266(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 269(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 269(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 270(_arch(_uni))))
		(_sig(_int tb_rd 6 1 271(_arch(_uni))))
		(_sig(_int tb_reg_write_data 5 1 272(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 1 273(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 5 1 274(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 5 1 275(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 278(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 279(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 280(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 282(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 282(_arch(_uni))))
		(_sig(_int tb_data_memory_address 5 1 285(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 5 1 286(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 1 287(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 5 1 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 291(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 292(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 293(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 294(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 294(_arch(_uni))))
		(_sig(_int tb_clk -1 1 296(_arch(_uni((i 2))))))
		(_prcs
			(line__299(_arch 0 1 299(_assignment(_trgt(23))(_sens(23)))))
			(line__301(_arch 1 1 301(_assignment(_trgt(2(0))))))
			(line__302(_arch 2 1 302(_assignment(_trgt(2(1))))))
			(line__303(_arch 3 1 303(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7358          1693487499528 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693487499529 2023.08.31 16:11:39)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 25772521297372337229637e722073222522272373)
	(_ent
		(_time 1693486588711)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
		(131586)
		(0)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 7358          1693487540925 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693487540926 2023.08.31 16:12:20)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e3ece2b0e9b5b4f5b4efa5b8b4e6b5e4e3e4e1e5b5)
	(_ent
		(_time 1693486588711)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
		(131586)
		(0)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693487540941 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 229))
	(_version vef)
	(_time 1693487540942 2023.08.31 16:12:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f3fcf2a3f9a5a4e5f6f4b5a8a4f6a5f4f3f4f1f5a5)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 232(_ent (_in))))
				(_port(_int instructions_memory -2 1 233(_ent (_in))))
				(_port(_int pc 0 1 234(_ent (_out))))
				(_port(_int instruction 0 1 235(_ent (_out))))
				(_port(_int rs1 1 1 237(_ent (_out))))
				(_port(_int rs2 1 1 238(_ent (_out))))
				(_port(_int rd 1 1 239(_ent (_out))))
				(_port(_int rd_write_data 0 1 240(_ent (_out))))
				(_port(_int rd_write_enable -1 1 241(_ent (_out))))
				(_port(_int rs1_data 0 1 242(_ent (_out))))
				(_port(_int rs2_data 0 1 243(_ent (_out))))
				(_port(_int alu_op 2 1 245(_ent (_out))))
				(_port(_int alu_a 0 1 246(_ent (_out))))
				(_port(_int alu_b 0 1 247(_ent (_out))))
				(_port(_int alu_result 0 1 248(_ent (_out))))
				(_port(_int alu_zero -1 1 249(_ent (_out))))
				(_port(_int mem_address 0 1 251(_ent (_out))))
				(_port(_int mem_write_data 0 1 252(_ent (_out))))
				(_port(_int mem_write_enable -1 1 253(_ent (_out))))
				(_port(_int mem_read_data 0 1 254(_ent (_out))))
				(_port(_int funct7 3 1 256(_ent (_out))))
				(_port(_int funct3 2 1 257(_ent (_out))))
				(_port(_int opcode 3 1 258(_ent (_out))))
				(_port(_int funct 4 1 259(_ent (_out))))
			)
		)
	)
	(_inst uut 1 305(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 234(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 237(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 245(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 256(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 259(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 263(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 266(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 266(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 267(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 271(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 271(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 272(_arch(_uni))))
		(_sig(_int tb_rd 6 1 273(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 274(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 275(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 276(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 277(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 280(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 281(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 282(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 284(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 284(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 287(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 288(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 289(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 293(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 293(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 294(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 295(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 296(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 296(_arch(_uni))))
		(_prcs
			(line__299(_arch 0 1 299(_assignment(_trgt(0))(_sens(0)))))
			(line__301(_arch 1 1 301(_assignment(_trgt(3(0))))))
			(line__302(_arch 2 1 302(_assignment(_trgt(3(1))))))
			(line__303(_arch 3 1 303(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7358          1693487549985 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693487549986 2023.08.31 16:12:29)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 4a1c4f48121c1d5c1d460c111d4f1c4d4a4d484c1c)
	(_ent
		(_time 1693486588711)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
		(131586)
		(0)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693487550001 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 229))
	(_version vef)
	(_time 1693487550002 2023.08.31 16:12:30)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 590f5c5a590f0e4f5c5e1f020e5c0f5e595e5b5f0f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 232(_ent (_in))))
				(_port(_int instructions_memory -2 1 233(_ent (_in))))
				(_port(_int pc 0 1 234(_ent (_out))))
				(_port(_int instruction 0 1 235(_ent (_out))))
				(_port(_int rs1 1 1 237(_ent (_out))))
				(_port(_int rs2 1 1 238(_ent (_out))))
				(_port(_int rd 1 1 239(_ent (_out))))
				(_port(_int rd_write_data 0 1 240(_ent (_out))))
				(_port(_int rd_write_enable -1 1 241(_ent (_out))))
				(_port(_int rs1_data 0 1 242(_ent (_out))))
				(_port(_int rs2_data 0 1 243(_ent (_out))))
				(_port(_int alu_op 2 1 245(_ent (_out))))
				(_port(_int alu_a 0 1 246(_ent (_out))))
				(_port(_int alu_b 0 1 247(_ent (_out))))
				(_port(_int alu_result 0 1 248(_ent (_out))))
				(_port(_int alu_zero -1 1 249(_ent (_out))))
				(_port(_int mem_address 0 1 251(_ent (_out))))
				(_port(_int mem_write_data 0 1 252(_ent (_out))))
				(_port(_int mem_write_enable -1 1 253(_ent (_out))))
				(_port(_int mem_read_data 0 1 254(_ent (_out))))
				(_port(_int funct7 3 1 256(_ent (_out))))
				(_port(_int funct3 2 1 257(_ent (_out))))
				(_port(_int opcode 3 1 258(_ent (_out))))
				(_port(_int funct 4 1 259(_ent (_out))))
			)
		)
	)
	(_inst uut 1 305(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 234(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 237(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 245(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 256(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 259(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 263(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 266(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 266(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 267(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 271(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 271(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 272(_arch(_uni))))
		(_sig(_int tb_rd 6 1 273(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 274(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 275(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 276(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 277(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 280(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 281(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 282(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 284(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 284(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 287(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 288(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 289(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 293(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 293(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 294(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 295(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 296(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 296(_arch(_uni))))
		(_prcs
			(line__299(_arch 0 1 299(_assignment(_trgt(0))(_sens(0)))))
			(line__301(_arch 1 1 301(_assignment(_trgt(3(0))))))
			(line__302(_arch 2 1 302(_assignment(_trgt(3(1))))))
			(line__303(_arch 3 1 303(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7431          1693487877783 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693487877784 2023.08.31 16:17:57)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code bee8bbeae2e8e9a8e8bcf8e5e9bbe8b9beb9bcb8e8)
	(_ent
		(_time 1693486588711)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.STRING(4 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(1819043144 1867980911 6581362)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693487877800 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 243))
	(_version vef)
	(_time 1693487877801 2023.08.31 16:17:57)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code ce98cb9b929899d8cbc9889599cb98c9cec9ccc898)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 246(_ent (_in))))
				(_port(_int instructions_memory -2 1 247(_ent (_in))))
				(_port(_int pc 0 1 248(_ent (_out))))
				(_port(_int instruction 0 1 249(_ent (_out))))
				(_port(_int rs1 1 1 251(_ent (_out))))
				(_port(_int rs2 1 1 252(_ent (_out))))
				(_port(_int rd 1 1 253(_ent (_out))))
				(_port(_int rd_write_data 0 1 254(_ent (_out))))
				(_port(_int rd_write_enable -1 1 255(_ent (_out))))
				(_port(_int rs1_data 0 1 256(_ent (_out))))
				(_port(_int rs2_data 0 1 257(_ent (_out))))
				(_port(_int alu_op 2 1 259(_ent (_out))))
				(_port(_int alu_a 0 1 260(_ent (_out))))
				(_port(_int alu_b 0 1 261(_ent (_out))))
				(_port(_int alu_result 0 1 262(_ent (_out))))
				(_port(_int alu_zero -1 1 263(_ent (_out))))
				(_port(_int mem_address 0 1 265(_ent (_out))))
				(_port(_int mem_write_data 0 1 266(_ent (_out))))
				(_port(_int mem_write_enable -1 1 267(_ent (_out))))
				(_port(_int mem_read_data 0 1 268(_ent (_out))))
				(_port(_int funct7 3 1 270(_ent (_out))))
				(_port(_int funct3 2 1 271(_ent (_out))))
				(_port(_int opcode 3 1 272(_ent (_out))))
				(_port(_int funct 4 1 273(_ent (_out))))
			)
		)
	)
	(_inst uut 1 319(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 248(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 251(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 259(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 270(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 273(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 277(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 280(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 280(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 281(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 282(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 285(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 285(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 289(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 295(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 298(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 298(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 303(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 304(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 307(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 307(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 308(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 309(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 310(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 310(_arch(_uni))))
		(_prcs
			(line__313(_arch 0 1 313(_assignment(_trgt(0))(_sens(0)))))
			(line__315(_arch 1 1 315(_assignment(_trgt(3(0))))))
			(line__316(_arch 2 1 316(_assignment(_trgt(3(1))))))
			(line__317(_arch 3 1 317(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5157          1693487933094 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 235))
	(_version vef)
	(_time 1693487933095 2023.08.31 16:18:53)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code cfcf9b9a909998d9cac8899498ca99c8cfc8cdc999)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 238(_ent (_in))))
				(_port(_int instructions_memory -2 1 239(_ent (_in))))
				(_port(_int pc 0 1 240(_ent (_out))))
				(_port(_int instruction 0 1 241(_ent (_out))))
				(_port(_int rs1 1 1 243(_ent (_out))))
				(_port(_int rs2 1 1 244(_ent (_out))))
				(_port(_int rd 1 1 245(_ent (_out))))
				(_port(_int rd_write_data 0 1 246(_ent (_out))))
				(_port(_int rd_write_enable -1 1 247(_ent (_out))))
				(_port(_int rs1_data 0 1 248(_ent (_out))))
				(_port(_int rs2_data 0 1 249(_ent (_out))))
				(_port(_int alu_op 2 1 251(_ent (_out))))
				(_port(_int alu_a 0 1 252(_ent (_out))))
				(_port(_int alu_b 0 1 253(_ent (_out))))
				(_port(_int alu_result 0 1 254(_ent (_out))))
				(_port(_int alu_zero -1 1 255(_ent (_out))))
				(_port(_int mem_address 0 1 257(_ent (_out))))
				(_port(_int mem_write_data 0 1 258(_ent (_out))))
				(_port(_int mem_write_enable -1 1 259(_ent (_out))))
				(_port(_int mem_read_data 0 1 260(_ent (_out))))
				(_port(_int funct7 3 1 262(_ent (_out))))
				(_port(_int funct3 2 1 263(_ent (_out))))
				(_port(_int opcode 3 1 264(_ent (_out))))
				(_port(_int funct 4 1 265(_ent (_out))))
			)
		)
	)
	(_inst uut 1 311(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 240(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 243(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 251(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 262(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 265(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 269(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 272(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 272(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 273(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 274(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 277(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 277(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 278(_arch(_uni))))
		(_sig(_int tb_rd 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 281(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 286(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 287(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 288(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 289(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 290(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 290(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 293(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 295(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 296(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 299(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 300(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 302(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 302(_arch(_uni))))
		(_prcs
			(line__305(_arch 0 1 305(_assignment(_trgt(0))(_sens(0)))))
			(line__307(_arch 1 1 307(_assignment(_trgt(3(0))))))
			(line__308(_arch 2 1 308(_assignment(_trgt(3(1))))))
			(line__309(_arch 3 1 309(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6979          1693487937753 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693487937754 2023.08.31 16:18:57)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code fff1fcafa0a9a8e9a8afb9a4a8faa9f8fff8fdf9a9)
	(_ent
		(_time 1693487933068)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(28)(31)(32)(33)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693487937772 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 234))
	(_version vef)
	(_time 1693487937773 2023.08.31 16:18:57)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 0f010f09505958190a084954580a59080f080d0959)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 237(_ent (_in))))
				(_port(_int instructions_memory -2 1 238(_ent (_in))))
				(_port(_int pc 0 1 239(_ent (_out))))
				(_port(_int instruction 0 1 240(_ent (_out))))
				(_port(_int rs1 1 1 242(_ent (_out))))
				(_port(_int rs2 1 1 243(_ent (_out))))
				(_port(_int rd 1 1 244(_ent (_out))))
				(_port(_int rd_write_data 0 1 245(_ent (_out))))
				(_port(_int rd_write_enable -1 1 246(_ent (_out))))
				(_port(_int rs1_data 0 1 247(_ent (_out))))
				(_port(_int rs2_data 0 1 248(_ent (_out))))
				(_port(_int alu_op 2 1 250(_ent (_out))))
				(_port(_int alu_a 0 1 251(_ent (_out))))
				(_port(_int alu_b 0 1 252(_ent (_out))))
				(_port(_int alu_result 0 1 253(_ent (_out))))
				(_port(_int alu_zero -1 1 254(_ent (_out))))
				(_port(_int mem_address 0 1 256(_ent (_out))))
				(_port(_int mem_write_data 0 1 257(_ent (_out))))
				(_port(_int mem_write_enable -1 1 258(_ent (_out))))
				(_port(_int mem_read_data 0 1 259(_ent (_out))))
				(_port(_int funct7 3 1 261(_ent (_out))))
				(_port(_int funct3 2 1 262(_ent (_out))))
				(_port(_int opcode 3 1 263(_ent (_out))))
				(_port(_int funct 4 1 264(_ent (_out))))
			)
		)
	)
	(_inst uut 1 310(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 239(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 242(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 250(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 261(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 264(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 268(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 271(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 271(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 272(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 276(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 276(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 277(_arch(_uni))))
		(_sig(_int tb_rd 6 1 278(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 279(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 280(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 285(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 286(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 289(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 289(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 292(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 294(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 295(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 298(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 298(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 299(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 301(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 301(_arch(_uni))))
		(_prcs
			(line__304(_arch 0 1 304(_assignment(_trgt(0))(_sens(0)))))
			(line__306(_arch 1 1 306(_assignment(_trgt(3(0))))))
			(line__307(_arch 2 1 307(_assignment(_trgt(3(1))))))
			(line__308(_arch 3 1 308(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6987          1693488671478 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693488671479 2023.08.31 16:31:11)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 16421011194041004013504d411340111611141040)
	(_ent
		(_time 1693487933068)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(28)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4889          1693488671497 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693488671498 2023.08.31 16:31:11)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 26722022297071302321607d712370212621242070)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1350          1693488964499 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693488964500 2023.08.31 16:36:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdb8efe9baebecabbeeefee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693488964523 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1693488964524 2023.08.31 16:36:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cdc89f98ca9b9cd898c2d99799cacecac9cbcfcbc8)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(0)
	)
	(_model . tb_arch 1 -1)
)
V 000051 55 996           1693489042683 Behavioral
(_unit VHDL(instructionmemory 0 6(behavioral 0 15))
	(_version vef)
	(_time 1693489042684 2023.08.31 16:37:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1919451e454f4e0e1c180b424d1f1a1e1d1f101f4f)
	(_ent
		(_time 1692796750353)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int instruction 0 0 10(_ent(_out))))
		(_port(_int memory -2 0 11(_ent(_in))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 2011          1693489042707 Behavioral
(_unit VHDL(instructionmemory_tb 0 32(behavioral 0 35))
	(_version vef)
	(_time 1693489042708 2023.08.31 16:37:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 3838643d656e6f2f3d692a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1692796989183)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 0 0 39(_ent (_in))))
				(_port(_int instruction 0 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
	)
	(_inst uut 0 57(_comp InstructionMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((instruction)(tb_instruction))
			((memory)(tb_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 45(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 46(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 1 0 46(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 1 0 47(_arch(_uni))))
		(_sig(_int tb_memory -2 0 48(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(3(0))))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3(1))))))
			(line__54(_arch 2 0 54(_assignment(_trgt(0))(_sens(0)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_split (1)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686274 33686018 33686275 50528770 33686018 50528770 50528770 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1436          1693489042777 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693489042778 2023.08.31 16:37:22)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 77762076752024617c71642c227172707570747075)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5)(8))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1693489042800 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1693489042801 2023.08.31 16:37:22)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9697c19995c1c5809d9685cdc390939194919593c0)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int read_reg1 2 0 56(_ent (_in))))
				(_port(_int read_reg2 2 0 57(_ent (_in))))
				(_port(_int write_reg 2 0 58(_ent (_in))))
				(_port(_int write_data 3 0 59(_ent (_in))))
				(_port(_int reg_write_enable -1 0 60(_ent (_in))))
				(_port(_int read_data1 3 0 61(_ent (_out))))
				(_port(_int read_data2 3 0 62(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 0 0 48(_arch(_uni))))
		(_sig(_int tb_read_reg2 0 0 48(_arch(_uni))))
		(_sig(_int tb_write_reg 0 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 1 0 49(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 50(_arch(_uni))))
		(_sig(_int tb_read_data1 1 0 51(_arch(_uni))))
		(_sig(_int tb_read_data2 1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 59(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0))(_sens(0)))))
			(line__69(_arch 1 0 69(_assignment(_trgt(4)))))
			(line__70(_arch 2 0 70(_assignment(_trgt(3)))))
			(line__71(_arch 3 0 71(_assignment(_trgt(5)))))
			(line__74(_arch 4 0 74(_assignment(_trgt(1)))))
			(line__75(_arch 5 0 75(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1131          1693489042859 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 14))
	(_version vef)
	(_time 1693489042860 2023.08.31 16:37:22)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code d5d58487d18385c3d582918f81d381d383d2d7d2dc)
	(_ent
		(_time 1692797659160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int write_data 0 0 9(_ent(_in))))
		(_port(_int mem_write_enable -1 0 10(_ent(_in))))
		(_port(_int read_data 0 0 11(_ent(_out))))
		(_sig(_int memory -2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1802          1693489042882 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 36))
	(_version vef)
	(_time 1693489042883 2023.08.31 16:37:22)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e4e4b5b7e1b2b4f2e4b1a0beb0e2b0e2b2e3e6e3ed)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 1 0 45(_ent (_in))))
				(_port(_int write_data 1 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst uut 0 57(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 39(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 40(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(0))(_sens(0)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(2)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(1)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 6604          1693489042954 Behavioral
(_unit VHDL(risc_v_processor 0 7(behavioral 0 35))
	(_version vef)
	(_time 1693489042955 2023.08.31 16:37:22)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 323366373964652462657469653764353235303464)
	(_ent
		(_time 1693489042945)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 3 0 39(_ent (_in))))
				(_port(_int instruction 3 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int read_reg1 4 0 48(_ent (_in))))
				(_port(_int read_reg2 4 0 49(_ent (_in))))
				(_port(_int write_reg 4 0 50(_ent (_in))))
				(_port(_int write_data 5 0 51(_ent (_in))))
				(_port(_int reg_write_enable -1 0 52(_ent (_in))))
				(_port(_int read_data1 5 0 53(_ent (_out))))
				(_port(_int read_data2 5 0 54(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 60(_ent (_in))))
				(_port(_int a 7 0 61(_ent (_in))))
				(_port(_int b 7 0 62(_ent (_in))))
				(_port(_int result 7 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int address 8 0 71(_ent (_in))))
				(_port(_int write_data 8 0 72(_ent (_in))))
				(_port(_int mem_write_enable -1 0 73(_ent (_in))))
				(_port(_int read_data 8 0 74(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 111(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 114(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 117(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 120(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 11(_ent(_out))))
		(_port(_int instruction 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 14(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 14(_ent(_out))))
		(_port(_int read_reg2 1 0 15(_ent(_out))))
		(_port(_int write_reg 1 0 16(_ent(_out))))
		(_port(_int write_data_reg 0 0 17(_ent(_out))))
		(_port(_int write_enable_reg -1 0 18(_ent(_out))))
		(_port(_int read_data1 0 0 19(_ent(_out))))
		(_port(_int read_data2 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 22(_ent(_out))))
		(_port(_int a 0 0 23(_ent(_out))))
		(_port(_int b 0 0 24(_ent(_out))))
		(_port(_int result 0 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int address 0 0 28(_ent(_out))))
		(_port(_int write_data 0 0 29(_ent(_out))))
		(_port(_int mem_write_enable -1 0 30(_ent(_out))))
		(_port(_int read_data 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 83(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 83(_arch(_uni))))
		(_sig(_int rs2 10 0 84(_arch(_uni))))
		(_sig(_int rd 10 0 85(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 86(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 87(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 88(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 89(_arch(_uni))))
		(_sig(_int alu_result 9 0 92(_arch(_uni))))
		(_sig(_int alu_zero -1 0 93(_arch(_uni))))
		(_sig(_int alu_b 9 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 95(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 95(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 98(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 99(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 104(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 104(_arch(_uni))))
		(_sig(_int funct3 11 0 105(_arch(_uni))))
		(_sig(_int opcode 12 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 107(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(31)(32)(37)(38)(39)(40)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(20)(21(d_31_20))(21(d_24_20))(21(d_31_25))(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(23)(24)(25)(26)(27)(28)(29)(31)(32)(37)(38)(39)(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4717          1693489042980 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 215))
	(_version vef)
	(_time 1693489042981 2023.08.31 16:37:22)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 424316404914155444450419154714454245404414)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 218(_ent (_in))))
				(_port(_int instructions_memory -2 0 219(_ent (_in))))
				(_port(_int pc 0 0 220(_ent (_out))))
				(_port(_int instruction 0 0 221(_ent (_out))))
				(_port(_int read_reg1 1 0 223(_ent (_out))))
				(_port(_int read_reg2 1 0 224(_ent (_out))))
				(_port(_int write_reg 1 0 225(_ent (_out))))
				(_port(_int write_data_reg 0 0 226(_ent (_out))))
				(_port(_int write_enable_reg -1 0 227(_ent (_out))))
				(_port(_int read_data1 0 0 228(_ent (_out))))
				(_port(_int read_data2 0 0 229(_ent (_out))))
				(_port(_int op 2 0 231(_ent (_out))))
				(_port(_int a 0 0 232(_ent (_out))))
				(_port(_int b 0 0 233(_ent (_out))))
				(_port(_int result 0 0 234(_ent (_out))))
				(_port(_int zero -1 0 235(_ent (_out))))
				(_port(_int address 0 0 237(_ent (_out))))
				(_port(_int write_data 0 0 238(_ent (_out))))
				(_port(_int mem_write_enable -1 0 239(_ent (_out))))
				(_port(_int read_data 0 0 240(_ent (_out))))
			)
		)
	)
	(_inst uut 0 285(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 220(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 223(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 231(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 245(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 0 245(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 0 246(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 250(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 0 250(_arch(_uni))))
		(_sig(_int tb_rs2 4 0 251(_arch(_uni))))
		(_sig(_int tb_rd 4 0 252(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 0 253(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 0 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 0 256(_arch(_uni))))
		(_sig(_int tb_alu_result 3 0 259(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 260(_arch(_uni))))
		(_sig(_int tb_alu_b 3 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 262(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 0 262(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 0 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 0 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 267(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 0 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 271(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 0 271(_arch(_uni))))
		(_sig(_int tb_funct3 5 0 272(_arch(_uni))))
		(_sig(_int tb_opcode 6 0 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 0 274(_arch(_uni))))
		(_sig(_int tb_clk -1 0 276(_arch(_uni((i 2))))))
		(_prcs
			(line__279(_arch 0 0 279(_assignment(_trgt(22))(_sens(22)))))
			(line__281(_arch 1 0 281(_assignment(_trgt(2(0))))))
			(line__282(_arch 2 0 282(_assignment(_trgt(2(1))))))
			(line__283(_arch 3 0 283(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1350          1693489043065 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489043066 2023.08.31 16:37:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a0a0f7f7f3f6f1b6a3f3e3fbf4a6a1a6f3a7a5a6a1)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489043088 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1693489043089 2023.08.31 16:37:23)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code afaff8f8aaf9febafafabbf5fba8aca8aba9ada9aa)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 6987          1693489043163 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693489043164 2023.08.31 16:37:23)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code fdfca9ada0abaaebabf8bba6aaf8abfafdfafffbab)
	(_ent
		(_time 1693489043139)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(28)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4889          1693489043198 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693489043199 2023.08.31 16:37:23)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1d1d1f1a404b4a0b181a5b464a184b1a1d1a1f1b4b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 6604          1693489043385 Behavioral
(_unit VHDL(risc_v_processor 0 7(behavioral 0 35))
	(_version vef)
	(_time 1693489043386 2023.08.31 16:37:23)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code d8d8da8ad98e8fce888f9e838fdd8edfd8dfdade8e)
	(_ent
		(_time 1693489043365)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 38(_ent (_in))))
				(_port(_int address 3 0 39(_ent (_in))))
				(_port(_int instruction 3 0 40(_ent (_out))))
				(_port(_int memory -2 0 41(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int read_reg1 4 0 48(_ent (_in))))
				(_port(_int read_reg2 4 0 49(_ent (_in))))
				(_port(_int write_reg 4 0 50(_ent (_in))))
				(_port(_int write_data 5 0 51(_ent (_in))))
				(_port(_int reg_write_enable -1 0 52(_ent (_in))))
				(_port(_int read_data1 5 0 53(_ent (_out))))
				(_port(_int read_data2 5 0 54(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 6 0 60(_ent (_in))))
				(_port(_int a 7 0 61(_ent (_in))))
				(_port(_int b 7 0 62(_ent (_in))))
				(_port(_int result 7 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 70(_ent (_in))))
				(_port(_int address 8 0 71(_ent (_in))))
				(_port(_int write_data 8 0 72(_ent (_in))))
				(_port(_int mem_write_enable -1 0 73(_ent (_in))))
				(_port(_int read_data 8 0 74(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 111(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 114(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(rs1))
			((read_reg2)(rs2))
			((write_reg)(rd))
			((write_data)(reg_write_data))
			((reg_write_enable)(reg_write_enable))
			((read_data1)(reg_read_data1))
			((read_data2)(reg_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 117(_comp ALU)
		(_port
			((op)(alu_op))
			((a)(reg_read_data1))
			((b)(alu_b))
			((result)(alu_result))
			((zero)(alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 120(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(data_memory_address))
			((write_data)(data_memory_write_data))
			((mem_write_enable)(data_memory_write_enable))
			((read_data)(data_memory_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 11(_ent(_out))))
		(_port(_int instruction 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 14(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 1 0 14(_ent(_out))))
		(_port(_int read_reg2 1 0 15(_ent(_out))))
		(_port(_int write_reg 1 0 16(_ent(_out))))
		(_port(_int write_data_reg 0 0 17(_ent(_out))))
		(_port(_int write_enable_reg -1 0 18(_ent(_out))))
		(_port(_int read_data1 0 0 19(_ent(_out))))
		(_port(_int read_data2 0 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int op 2 0 22(_ent(_out))))
		(_port(_int a 0 0 23(_ent(_out))))
		(_port(_int b 0 0 24(_ent(_out))))
		(_port(_int result 0 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int address 0 0 28(_ent(_out))))
		(_port(_int write_data 0 0 29(_ent(_out))))
		(_port(_int mem_write_enable -1 0 30(_ent(_out))))
		(_port(_int read_data 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 9 0 79(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 9 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 83(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 10 0 83(_arch(_uni))))
		(_sig(_int rs2 10 0 84(_arch(_uni))))
		(_sig(_int rd 10 0 85(_arch(_uni))))
		(_sig(_int reg_write_data 9 0 86(_arch(_uni))))
		(_sig(_int reg_write_enable -1 0 87(_arch(_uni))))
		(_sig(_int reg_read_data1 9 0 88(_arch(_uni))))
		(_sig(_int reg_read_data2 9 0 89(_arch(_uni))))
		(_sig(_int alu_result 9 0 92(_arch(_uni))))
		(_sig(_int alu_zero -1 0 93(_arch(_uni))))
		(_sig(_int alu_b 9 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 95(_array -1((_dto i 2 i 0)))))
		(_sig(_int alu_op 11 0 95(_arch(_uni))))
		(_sig(_int data_memory_address 9 0 98(_arch(_uni))))
		(_sig(_int data_memory_write_data 9 0 99(_arch(_uni))))
		(_sig(_int data_memory_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int data_memory_read_data 9 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 104(_array -1((_dto i 6 i 0)))))
		(_sig(_int funct7 12 0 104(_arch(_uni))))
		(_sig(_int funct3 11 0 105(_arch(_uni))))
		(_sig(_int opcode 12 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 107(_array -1((_dto i 9 i 0)))))
		(_sig(_int funct 13 0 107(_arch(_uni))))
		(_prcs
			(line__123(_arch 0 0 123(_prcs(_simple)(_trgt(20)(22)(23)(24)(25)(26)(31)(32)(37)(38)(39)(40)(2)(4)(5)(6)(7)(8)(11)(12)(13))(_sens(0))(_read(20)(21(d_31_20))(21(d_24_20))(21(d_31_25))(21(d_11_7))(21(d_14_12))(21(d_19_15))(21(d_6_0))(22)(23)(24)(25)(26)(27)(28)(29)(31)(32)(37)(38)(39)(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686274 197378)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4717          1693489043404 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 215))
	(_version vef)
	(_time 1693489043405 2023.08.31 16:37:23)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code e8e8eabbe9bebffeeeefaeb3bfedbeefe8efeaeebe)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 218(_ent (_in))))
				(_port(_int instructions_memory -2 0 219(_ent (_in))))
				(_port(_int pc 0 0 220(_ent (_out))))
				(_port(_int instruction 0 0 221(_ent (_out))))
				(_port(_int read_reg1 1 0 223(_ent (_out))))
				(_port(_int read_reg2 1 0 224(_ent (_out))))
				(_port(_int write_reg 1 0 225(_ent (_out))))
				(_port(_int write_data_reg 0 0 226(_ent (_out))))
				(_port(_int write_enable_reg -1 0 227(_ent (_out))))
				(_port(_int read_data1 0 0 228(_ent (_out))))
				(_port(_int read_data2 0 0 229(_ent (_out))))
				(_port(_int op 2 0 231(_ent (_out))))
				(_port(_int a 0 0 232(_ent (_out))))
				(_port(_int b 0 0 233(_ent (_out))))
				(_port(_int result 0 0 234(_ent (_out))))
				(_port(_int zero -1 0 235(_ent (_out))))
				(_port(_int address 0 0 237(_ent (_out))))
				(_port(_int write_data 0 0 238(_ent (_out))))
				(_port(_int mem_write_enable -1 0 239(_ent (_out))))
				(_port(_int read_data 0 0 240(_ent (_out))))
			)
		)
	)
	(_inst uut 0 285(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((read_reg1)(tb_rs1))
			((read_reg2)(tb_rs2))
			((write_reg)(tb_rd))
			((write_data_reg)(tb_reg_write_data))
			((write_enable_reg)(tb_reg_write_enable))
			((read_data1)(tb_reg_read_data1))
			((read_data2)(tb_reg_read_data2))
			((op)(tb_alu_op))
			((a)(tb_reg_read_data1))
			((b)(tb_alu_b))
			((result)(tb_alu_result))
			((zero)(tb_alu_zero))
			((address)(tb_data_memory_address))
			((write_data)(tb_data_memory_write_data))
			((mem_write_enable)(tb_data_memory_write_enable))
			((read_data)(tb_data_memory_read_data))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 220(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 223(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 231(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 245(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 3 0 245(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 3 0 246(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 247(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 250(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 4 0 250(_arch(_uni))))
		(_sig(_int tb_rs2 4 0 251(_arch(_uni))))
		(_sig(_int tb_rd 4 0 252(_arch(_uni))))
		(_sig(_int tb_reg_write_data 3 0 253(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 254(_arch(_uni))))
		(_sig(_int tb_reg_read_data1 3 0 255(_arch(_uni))))
		(_sig(_int tb_reg_read_data2 3 0 256(_arch(_uni))))
		(_sig(_int tb_alu_result 3 0 259(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 260(_arch(_uni))))
		(_sig(_int tb_alu_b 3 0 261(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 262(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 5 0 262(_arch(_uni))))
		(_sig(_int tb_data_memory_address 3 0 265(_arch(_uni))))
		(_sig(_int tb_data_memory_write_data 3 0 266(_arch(_uni))))
		(_sig(_int tb_data_memory_write_enable -1 0 267(_arch(_uni))))
		(_sig(_int tb_data_memory_read_data 3 0 268(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 271(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 6 0 271(_arch(_uni))))
		(_sig(_int tb_funct3 5 0 272(_arch(_uni))))
		(_sig(_int tb_opcode 6 0 273(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 7 0 274(_arch(_uni))))
		(_sig(_int tb_clk -1 0 276(_arch(_uni((i 2))))))
		(_prcs
			(line__279(_arch 0 0 279(_assignment(_trgt(22))(_sens(22)))))
			(line__281(_arch 1 0 281(_assignment(_trgt(2(0))))))
			(line__282(_arch 2 0 282(_assignment(_trgt(2(1))))))
			(line__283(_arch 3 0 283(_assignment(_trgt(2(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1350          1693489045322 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489045323 2023.08.31 16:37:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a6b636a683c3b7c693929313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489045334 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1693489045335 2023.08.31 16:37:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 79787078232f286c2c2c6d232d7e7a7e7d7f7b7f7c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1693489108001 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489108002 2023.08.31 16:38:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 49491c4b131f185f4a1a0a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489108014 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1693489108015 2023.08.31 16:38:28)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 49491c4b131f185c1c1a5d131d4e4a4e4d4f4b4f4c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 60(_ent (_in))))
				(_port(_int a 1 0 61(_ent (_in))))
				(_port(_int b 1 0 62(_ent (_in))))
				(_port(_int result 1 0 63(_ent (_out))))
				(_port(_int zero -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst uut 0 75(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 69(_arch(_uni))))
		(_sig(_int tb_b 3 0 70(_arch(_uni))))
		(_sig(_int tb_result 3 0 71(_arch(_uni))))
		(_sig(_int tb_zero -1 0 72(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 2082          1693489221245 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 58))
	(_version vef)
	(_time 1693489221246 2023.08.31 16:40:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9c989a939ccacd89c9cf88c6c89b9f9b989a9e9a99)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 61(_ent (_in))))
				(_port(_int a 1 0 62(_ent (_in))))
				(_port(_int b 1 0 63(_ent (_in))))
				(_port(_int result 1 0 64(_ent (_out))))
				(_port(_int zero -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst uut 0 76(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 70(_arch(_uni))))
		(_sig(_int tb_b 3 0 71(_arch(_uni))))
		(_sig(_int tb_result 3 0 72(_arch(_uni))))
		(_sig(_int tb_zero -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 2082          1693489258498 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693489258499 2023.08.31 16:40:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2d7925292a7b7c38787e3977792a2e2a292b2f2b28)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1351          1693489269047 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489269048 2023.08.31 16:41:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 60336360333631766266233b346661663367656661)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489269071 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693489269072 2023.08.31 16:41:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 70237371232621652523642a247773777476727675)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1350          1693489303327 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489303328 2023.08.31 16:41:43)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4949404b131f185f4a190a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489303352 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 58))
	(_version vef)
	(_time 1693489303353 2023.08.31 16:41:43)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5959505a030f084c0c0a4d030d5e5a5e5d5f5b5f5c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 61(_ent (_in))))
				(_port(_int a 1 0 62(_ent (_in))))
				(_port(_int b 1 0 63(_ent (_in))))
				(_port(_int result 1 0 64(_ent (_out))))
				(_port(_int zero -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst uut 0 76(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 70(_arch(_uni))))
		(_sig(_int tb_b 3 0 71(_arch(_uni))))
		(_sig(_int tb_result 3 0 72(_arch(_uni))))
		(_sig(_int tb_zero -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1351          1693489336765 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489336766 2023.08.31 16:42:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7b4b7b4b3b1b6f1e5e1a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489336786 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693489336787 2023.08.31 16:42:16)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6a5a6a6a3a0a7e3a3a5e2aca2f1f5f1f2f0f4f0f3)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1351          1693489437992 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489437993 2023.08.31 16:43:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4a4b4d48481c1b5c484c09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489438004 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693489438005 2023.08.31 16:43:58)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 59585e5a030f084c0c0c4d030d5e5a5e5d5f5b5f5c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 2082          1693489563214 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 61))
	(_version vef)
	(_time 1693489563215 2023.08.31 16:46:03)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6c6f3b6c6c3a3d7939397836386b6f6b686a6e6a69)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 73(_arch(_uni))))
		(_sig(_int tb_b 3 0 74(_arch(_uni))))
		(_sig(_int tb_result 3 0 75(_arch(_uni))))
		(_sig(_int tb_zero -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693489582809 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489582810 2023.08.31 16:46:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6a1a5a6a3a0a7e0f4f1b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489582836 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693489582837 2023.08.31 16:46:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 15424712434344004040014f411216121113171310)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693489616287 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489616288 2023.08.31 16:46:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c2c69697939493d4c0c6819996c4c3c491c5c7c4c3)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489616311 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 61))
	(_version vef)
	(_time 1693489616312 2023.08.31 16:46:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e2e6b6b1b3b4b3f7b7b7f6b8b6e5e1e5e6e4e0e4e7)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 73(_arch(_uni))))
		(_sig(_int tb_b 3 0 74(_arch(_uni))))
		(_sig(_int tb_result 3 0 75(_arch(_uni))))
		(_sig(_int tb_zero -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000048 55 2082          1693489720132 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 61))
	(_version vef)
	(_time 1693489720133 2023.08.31 16:48:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 66336366333037733333723c326165616260646063)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 73(_arch(_uni))))
		(_sig(_int tb_b 3 0 74(_arch(_uni))))
		(_sig(_int tb_result 3 0 75(_arch(_uni))))
		(_sig(_int tb_zero -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1304          1693489749389 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489749390 2023.08.31 16:49:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a8adaffff3fef9beaaacebf3fcaea9aefbafadaea9)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(0 0)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489749421 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 61))
	(_version vef)
	(_time 1693489749422 2023.08.31 16:49:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d7d2d085838186c28282c38d83d0d4d0d3d1d5d1d2)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 73(_arch(_uni))))
		(_sig(_int tb_b 3 0 74(_arch(_uni))))
		(_sig(_int tb_result 3 0 75(_arch(_uni))))
		(_sig(_int tb_zero -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693489765038 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693489765039 2023.08.31 16:49:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d0d1d282838681c6d2d6938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693489765050 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693489765051 2023.08.31 16:49:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e0e1e2b3b3b6b1f5b5b5f4bab4e7e3e7e4e6e2e6e5)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 6987          1693490503622 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693490503623 2023.08.31 17:01:43)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e3b6e9b0e9b5b4f5b5e6a5b8b4e6b5e4e3e4e1e5b5)
	(_ent
		(_time 1693490503620)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(28)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 4889          1693490503640 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693490503641 2023.08.31 17:01:43)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f2a7f8a2f9a4a5e4f7f5b4a9a5f7a4f5f2f5f0f4a4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 6987          1693490802823 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693490802824 2023.08.31 17:06:42)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code a6a5adf1a9f0f1b0f0a3e0fdf1a3f0a1a6a1a4a0f0)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(28)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693490802846 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693490802847 2023.08.31 17:06:42)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code c5c6ce90c99392d3c0c2839e92c093c2c5c2c7c393)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1295          1693490927925 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693490927926 2023.08.31 17:08:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5b5e58585a0d0a4d595d18000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(0)(2))(_read(5)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693490927953 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693490927954 2023.08.31 17:08:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7f797b782c2b6f2f2f6e202e7d797d7e7c787c7f)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 6983          1693491156503 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491156504 2023.08.31 17:12:36)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3d6b6938606b6a2b6b387b666a386b3a3d3a3f3b6b)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491156522 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491156523 2023.08.31 17:12:36)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4d1b194f101b1a5b484a0b161a481b4a4d4a4f4b1b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6979          1693491387422 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491387423 2023.08.31 17:16:27)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 47434045491110511142011c104211404740454111)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491387443 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491387444 2023.08.31 17:16:27)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 57535054590100415250110c005201505750555101)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6983          1693491415228 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491415229 2023.08.31 17:16:55)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code dc8adf8e868a8bca8ad99a878bd98adbdcdbdeda8a)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491415250 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491415251 2023.08.31 17:16:55)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code fbadf8aba0adacedfefcbda0acfeadfcfbfcf9fdad)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6983          1693491451440 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491451441 2023.08.31 17:17:31)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 57520354590100410152110c005201505750555101)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491451458 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491451459 2023.08.31 17:17:31)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 66633266693031706361203d316330616661646030)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6983          1693491491544 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491491545 2023.08.31 17:18:11)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 04505502095253125201425f530152030403060252)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491491563 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491491564 2023.08.31 17:18:11)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 14404513194243021113524f431142131413161242)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6979          1693491519857 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491519858 2023.08.31 17:18:39)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 9d99ce92c0cbca8bcb98dbc6ca98cb9a9d9a9f9bcb)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491519878 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491519879 2023.08.31 17:18:39)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code aca8fffbf6fafbbaa9abeaf7fba9faabacabaeaafa)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6979          1693491541134 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491541135 2023.08.31 17:19:01)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code aea1f8f9f2f8f9b8f8abe8f5f9abf8a9aea9aca8f8)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491541155 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491541156 2023.08.31 17:19:01)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code beb1e8eae2e8e9a8bbb9f8e5e9bbe8b9beb9bcb8e8)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6979          1693491587546 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491587547 2023.08.31 17:19:47)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 04070502095253125201425f530152030403060252)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491587567 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491587568 2023.08.31 17:19:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 14171513194243021113524f431142131413161242)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6979          1693491621608 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491621609 2023.08.31 17:20:21)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 134719141945440545165548441645141314111545)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491621626 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 236))
	(_version vef)
	(_time 1693491621627 2023.08.31 17:20:21)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 227628262974753427256479752774252225202474)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 239(_ent (_in))))
				(_port(_int instructions_memory -2 1 240(_ent (_in))))
				(_port(_int pc 0 1 241(_ent (_out))))
				(_port(_int instruction 0 1 242(_ent (_out))))
				(_port(_int rs1 1 1 244(_ent (_out))))
				(_port(_int rs2 1 1 245(_ent (_out))))
				(_port(_int rd 1 1 246(_ent (_out))))
				(_port(_int rd_write_data 0 1 247(_ent (_out))))
				(_port(_int rd_write_enable -1 1 248(_ent (_out))))
				(_port(_int rs1_data 0 1 249(_ent (_out))))
				(_port(_int rs2_data 0 1 250(_ent (_out))))
				(_port(_int alu_op 2 1 252(_ent (_out))))
				(_port(_int alu_a 0 1 253(_ent (_out))))
				(_port(_int alu_b 0 1 254(_ent (_out))))
				(_port(_int alu_result 0 1 255(_ent (_out))))
				(_port(_int alu_zero -1 1 256(_ent (_out))))
				(_port(_int mem_address 0 1 258(_ent (_out))))
				(_port(_int mem_write_data 0 1 259(_ent (_out))))
				(_port(_int mem_write_enable -1 1 260(_ent (_out))))
				(_port(_int mem_read_data 0 1 261(_ent (_out))))
				(_port(_int funct7 3 1 263(_ent (_out))))
				(_port(_int funct3 2 1 264(_ent (_out))))
				(_port(_int opcode 3 1 265(_ent (_out))))
				(_port(_int funct 4 1 266(_ent (_out))))
			)
		)
	)
	(_inst uut 1 312(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 241(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 244(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 252(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 263(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 266(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 270(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 273(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 273(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 274(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 275(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 278(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 278(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 279(_arch(_uni))))
		(_sig(_int tb_rd 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 282(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 283(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 287(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 288(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 290(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 291(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 291(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 294(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 300(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 301(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 303(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 303(_arch(_uni))))
		(_prcs
			(line__306(_arch 0 1 306(_assignment(_trgt(0))(_sens(0)))))
			(line__308(_arch 1 1 308(_assignment(_trgt(3(0))))))
			(line__309(_arch 2 1 309(_assignment(_trgt(3(1))))))
			(line__310(_arch 3 1 310(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5157          1693491698970 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 237))
	(_version vef)
	(_time 1693491698971 2023.08.31 17:21:38)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 421346404914155447450419154714454245404414)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 240(_ent (_in))))
				(_port(_int instructions_memory -2 1 241(_ent (_in))))
				(_port(_int pc 0 1 242(_ent (_out))))
				(_port(_int instruction 0 1 243(_ent (_out))))
				(_port(_int rs1 1 1 245(_ent (_out))))
				(_port(_int rs2 1 1 246(_ent (_out))))
				(_port(_int rd 1 1 247(_ent (_out))))
				(_port(_int rd_write_data 0 1 248(_ent (_out))))
				(_port(_int rd_write_enable -1 1 249(_ent (_out))))
				(_port(_int rs1_data 0 1 250(_ent (_out))))
				(_port(_int rs2_data 0 1 251(_ent (_out))))
				(_port(_int alu_op 2 1 253(_ent (_out))))
				(_port(_int alu_a 0 1 254(_ent (_out))))
				(_port(_int alu_b 0 1 255(_ent (_out))))
				(_port(_int alu_result 0 1 256(_ent (_out))))
				(_port(_int alu_zero -1 1 257(_ent (_out))))
				(_port(_int mem_address 0 1 259(_ent (_out))))
				(_port(_int mem_write_data 0 1 260(_ent (_out))))
				(_port(_int mem_write_enable -1 1 261(_ent (_out))))
				(_port(_int mem_read_data 0 1 262(_ent (_out))))
				(_port(_int funct7 3 1 264(_ent (_out))))
				(_port(_int funct3 2 1 265(_ent (_out))))
				(_port(_int opcode 3 1 266(_ent (_out))))
				(_port(_int funct 4 1 267(_ent (_out))))
			)
		)
	)
	(_inst uut 1 313(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 242(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 245(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 253(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 264(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 274(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 274(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 275(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 279(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 279(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd 6 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 283(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 285(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 288(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 289(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 292(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 292(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 296(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 297(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 301(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 301(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 302(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 304(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 304(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 1 307(_assignment(_trgt(0))(_sens(0)))))
			(line__309(_arch 1 1 309(_assignment(_trgt(3(0))))))
			(line__310(_arch 2 1 310(_assignment(_trgt(3(1))))))
			(line__311(_arch 3 1 311(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5157          1693491709625 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 237))
	(_version vef)
	(_time 1693491709626 2023.08.31 17:21:49)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e2e4b6b1e9b4b5f4e7e5a4b9b5e7b4e5e2e5e0e4b4)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 240(_ent (_in))))
				(_port(_int instructions_memory -2 1 241(_ent (_in))))
				(_port(_int pc 0 1 242(_ent (_out))))
				(_port(_int instruction 0 1 243(_ent (_out))))
				(_port(_int rs1 1 1 245(_ent (_out))))
				(_port(_int rs2 1 1 246(_ent (_out))))
				(_port(_int rd 1 1 247(_ent (_out))))
				(_port(_int rd_write_data 0 1 248(_ent (_out))))
				(_port(_int rd_write_enable -1 1 249(_ent (_out))))
				(_port(_int rs1_data 0 1 250(_ent (_out))))
				(_port(_int rs2_data 0 1 251(_ent (_out))))
				(_port(_int alu_op 2 1 253(_ent (_out))))
				(_port(_int alu_a 0 1 254(_ent (_out))))
				(_port(_int alu_b 0 1 255(_ent (_out))))
				(_port(_int alu_result 0 1 256(_ent (_out))))
				(_port(_int alu_zero -1 1 257(_ent (_out))))
				(_port(_int mem_address 0 1 259(_ent (_out))))
				(_port(_int mem_write_data 0 1 260(_ent (_out))))
				(_port(_int mem_write_enable -1 1 261(_ent (_out))))
				(_port(_int mem_read_data 0 1 262(_ent (_out))))
				(_port(_int funct7 3 1 264(_ent (_out))))
				(_port(_int funct3 2 1 265(_ent (_out))))
				(_port(_int opcode 3 1 266(_ent (_out))))
				(_port(_int funct 4 1 267(_ent (_out))))
			)
		)
	)
	(_inst uut 1 313(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 242(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 245(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 253(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 264(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 274(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 274(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 275(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 279(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 279(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd 6 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 283(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 285(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 288(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 289(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 292(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 292(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 296(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 297(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 301(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 301(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 302(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 304(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 304(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 1 307(_assignment(_trgt(0))(_sens(0)))))
			(line__309(_arch 1 1 309(_assignment(_trgt(3(0))))))
			(line__310(_arch 2 1 310(_assignment(_trgt(3(1))))))
			(line__311(_arch 3 1 311(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6987          1693491715368 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491715369 2023.08.31 17:21:55)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 494d4d4b491f1e5f1f4d0f121e4c1f4e494e4b4f1f)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(27)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491715388 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 237))
	(_version vef)
	(_time 1693491715389 2023.08.31 17:21:55)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 585c5c5b590e0f4e5d5f1e030f5d0e5f585f5a5e0e)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 240(_ent (_in))))
				(_port(_int instructions_memory -2 1 241(_ent (_in))))
				(_port(_int pc 0 1 242(_ent (_out))))
				(_port(_int instruction 0 1 243(_ent (_out))))
				(_port(_int rs1 1 1 245(_ent (_out))))
				(_port(_int rs2 1 1 246(_ent (_out))))
				(_port(_int rd 1 1 247(_ent (_out))))
				(_port(_int rd_write_data 0 1 248(_ent (_out))))
				(_port(_int rd_write_enable -1 1 249(_ent (_out))))
				(_port(_int rs1_data 0 1 250(_ent (_out))))
				(_port(_int rs2_data 0 1 251(_ent (_out))))
				(_port(_int alu_op 2 1 253(_ent (_out))))
				(_port(_int alu_a 0 1 254(_ent (_out))))
				(_port(_int alu_b 0 1 255(_ent (_out))))
				(_port(_int alu_result 0 1 256(_ent (_out))))
				(_port(_int alu_zero -1 1 257(_ent (_out))))
				(_port(_int mem_address 0 1 259(_ent (_out))))
				(_port(_int mem_write_data 0 1 260(_ent (_out))))
				(_port(_int mem_write_enable -1 1 261(_ent (_out))))
				(_port(_int mem_read_data 0 1 262(_ent (_out))))
				(_port(_int funct7 3 1 264(_ent (_out))))
				(_port(_int funct3 2 1 265(_ent (_out))))
				(_port(_int opcode 3 1 266(_ent (_out))))
				(_port(_int funct 4 1 267(_ent (_out))))
			)
		)
	)
	(_inst uut 1 313(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 242(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 245(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 253(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 264(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 274(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 274(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 275(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 279(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 279(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd 6 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 283(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 285(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 288(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 289(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 292(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 292(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 296(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 297(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 301(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 301(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 302(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 304(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 304(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 1 307(_assignment(_trgt(0))(_sens(0)))))
			(line__309(_arch 1 1 309(_assignment(_trgt(3(0))))))
			(line__310(_arch 2 1 310(_assignment(_trgt(3(1))))))
			(line__311(_arch 3 1 311(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5157          1693491946546 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 237))
	(_version vef)
	(_time 1693491946547 2023.08.31 17:25:46)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5c090a5f060a0b4a595b1a070b590a5b5c5b5e5a0a)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 240(_ent (_in))))
				(_port(_int instructions_memory -2 1 241(_ent (_in))))
				(_port(_int pc 0 1 242(_ent (_out))))
				(_port(_int instruction 0 1 243(_ent (_out))))
				(_port(_int rs1 1 1 245(_ent (_out))))
				(_port(_int rs2 1 1 246(_ent (_out))))
				(_port(_int rd 1 1 247(_ent (_out))))
				(_port(_int rd_write_data 0 1 248(_ent (_out))))
				(_port(_int rd_write_enable -1 1 249(_ent (_out))))
				(_port(_int rs1_data 0 1 250(_ent (_out))))
				(_port(_int rs2_data 0 1 251(_ent (_out))))
				(_port(_int alu_op 2 1 253(_ent (_out))))
				(_port(_int alu_a 0 1 254(_ent (_out))))
				(_port(_int alu_b 0 1 255(_ent (_out))))
				(_port(_int alu_result 0 1 256(_ent (_out))))
				(_port(_int alu_zero -1 1 257(_ent (_out))))
				(_port(_int mem_address 0 1 259(_ent (_out))))
				(_port(_int mem_write_data 0 1 260(_ent (_out))))
				(_port(_int mem_write_enable -1 1 261(_ent (_out))))
				(_port(_int mem_read_data 0 1 262(_ent (_out))))
				(_port(_int funct7 3 1 264(_ent (_out))))
				(_port(_int funct3 2 1 265(_ent (_out))))
				(_port(_int opcode 3 1 266(_ent (_out))))
				(_port(_int funct 4 1 267(_ent (_out))))
			)
		)
	)
	(_inst uut 1 313(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 242(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 245(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 253(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 264(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 274(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 274(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 275(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 279(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 279(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd 6 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 283(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 285(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 288(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 289(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 292(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 292(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 296(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 297(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 301(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 301(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 302(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 304(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 304(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 1 307(_assignment(_trgt(0))(_sens(0)))))
			(line__309(_arch 1 1 309(_assignment(_trgt(3(0))))))
			(line__310(_arch 2 1 310(_assignment(_trgt(3(1))))))
			(line__311(_arch 3 1 311(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 6983          1693491974463 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 39))
	(_version vef)
	(_time 1693491974464 2023.08.31 17:26:14)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 5e5b0d5d02080948085a1805095b08595e595c5808)
	(_ent
		(_time 1693490503619)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 42(_ent (_in))))
				(_port(_int address 5 0 43(_ent (_in))))
				(_port(_int instruction 5 0 44(_ent (_out))))
				(_port(_int memory -2 0 45(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int read_reg1 6 0 52(_ent (_in))))
				(_port(_int read_reg2 6 0 53(_ent (_in))))
				(_port(_int write_reg 6 0 54(_ent (_in))))
				(_port(_int write_data 7 0 55(_ent (_in))))
				(_port(_int reg_write_enable -1 0 56(_ent (_in))))
				(_port(_int read_data1 7 0 57(_ent (_out))))
				(_port(_int read_data2 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 64(_ent (_in))))
				(_port(_int a 9 0 65(_ent (_in))))
				(_port(_int b 9 0 66(_ent (_in))))
				(_port(_int result 9 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 74(_ent (_in))))
				(_port(_int address 10 0 75(_ent (_in))))
				(_port(_int write_data 10 0 76(_ent (_in))))
				(_port(_int mem_write_enable -1 0 77(_ent (_in))))
				(_port(_int read_data 10 0 78(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 116(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 119(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 122(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 125(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instruction 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 13(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 13(_ent(_out))))
		(_port(_int rs2 1 0 14(_ent(_out))))
		(_port(_int rd 1 0 15(_ent(_out))))
		(_port(_int rd_write_data 0 0 16(_ent(_out))))
		(_port(_int rd_write_enable -1 0 17(_ent(_out))))
		(_port(_int rs1_data 0 0 18(_ent(_out))))
		(_port(_int rs2_data 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 21(_ent(_out))))
		(_port(_int alu_a 0 0 22(_ent(_out))))
		(_port(_int alu_b 0 0 23(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_port(_int alu_zero -1 0 25(_ent(_out))))
		(_port(_int mem_address 0 0 27(_ent(_out))))
		(_port(_int mem_write_data 0 0 28(_ent(_out))))
		(_port(_int mem_write_enable -1 0 29(_ent(_out))))
		(_port(_int mem_read_data 0 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 32(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 32(_ent(_out))))
		(_port(_int funct3 2 0 33(_ent(_out))))
		(_port(_int opcode 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 35(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 52(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 55(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 75(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 83(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 84(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 87(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 88(_arch(_uni))))
		(_sig(_int temp_rd 12 0 89(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 90(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 91(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 97(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 99(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 100(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 103(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 104(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 105(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 109(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 109(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 110(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 112(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 112(_arch(_uni))))
		(_prcs
			(line__128(_arch 0 0 128(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693491974485 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 237))
	(_version vef)
	(_time 1693491974486 2023.08.31 17:26:14)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 7e7b2d7f222829687b793825297b28797e797c7828)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 240(_ent (_in))))
				(_port(_int instructions_memory -2 1 241(_ent (_in))))
				(_port(_int pc 0 1 242(_ent (_out))))
				(_port(_int instruction 0 1 243(_ent (_out))))
				(_port(_int rs1 1 1 245(_ent (_out))))
				(_port(_int rs2 1 1 246(_ent (_out))))
				(_port(_int rd 1 1 247(_ent (_out))))
				(_port(_int rd_write_data 0 1 248(_ent (_out))))
				(_port(_int rd_write_enable -1 1 249(_ent (_out))))
				(_port(_int rs1_data 0 1 250(_ent (_out))))
				(_port(_int rs2_data 0 1 251(_ent (_out))))
				(_port(_int alu_op 2 1 253(_ent (_out))))
				(_port(_int alu_a 0 1 254(_ent (_out))))
				(_port(_int alu_b 0 1 255(_ent (_out))))
				(_port(_int alu_result 0 1 256(_ent (_out))))
				(_port(_int alu_zero -1 1 257(_ent (_out))))
				(_port(_int mem_address 0 1 259(_ent (_out))))
				(_port(_int mem_write_data 0 1 260(_ent (_out))))
				(_port(_int mem_write_enable -1 1 261(_ent (_out))))
				(_port(_int mem_read_data 0 1 262(_ent (_out))))
				(_port(_int funct7 3 1 264(_ent (_out))))
				(_port(_int funct3 2 1 265(_ent (_out))))
				(_port(_int opcode 3 1 266(_ent (_out))))
				(_port(_int funct 4 1 267(_ent (_out))))
			)
		)
	)
	(_inst uut 1 313(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 242(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 245(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 253(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 264(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 267(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 271(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 274(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 274(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 275(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 276(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 279(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 279(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 280(_arch(_uni))))
		(_sig(_int tb_rd 6 1 281(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 282(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 283(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 284(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 285(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 288(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 289(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 291(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 292(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 292(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 295(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 296(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 297(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 301(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 301(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 302(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 304(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 304(_arch(_uni))))
		(_prcs
			(line__307(_arch 0 1 307(_assignment(_trgt(0))(_sens(0)))))
			(line__309(_arch 1 1 309(_assignment(_trgt(3(0))))))
			(line__310(_arch 2 1 310(_assignment(_trgt(3(1))))))
			(line__311(_arch 3 1 311(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7435          1693492036886 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693492036887 2023.08.31 17:27:16)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 34326331396263226234726f633162333433363262)
	(_ent
		(_time 1693492036884)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1819043144 1867980911 6581362)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693492036908 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 241))
	(_version vef)
	(_time 1693492036909 2023.08.31 17:27:16)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 535504505905044556541508045605545354515505)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 244(_ent (_in))))
				(_port(_int instructions_memory -2 1 245(_ent (_in))))
				(_port(_int pc 0 1 246(_ent (_out))))
				(_port(_int instruction 0 1 247(_ent (_out))))
				(_port(_int rs1 1 1 249(_ent (_out))))
				(_port(_int rs2 1 1 250(_ent (_out))))
				(_port(_int rd 1 1 251(_ent (_out))))
				(_port(_int rd_write_data 0 1 252(_ent (_out))))
				(_port(_int rd_write_enable -1 1 253(_ent (_out))))
				(_port(_int rs1_data 0 1 254(_ent (_out))))
				(_port(_int rs2_data 0 1 255(_ent (_out))))
				(_port(_int alu_op 2 1 257(_ent (_out))))
				(_port(_int alu_a 0 1 258(_ent (_out))))
				(_port(_int alu_b 0 1 259(_ent (_out))))
				(_port(_int alu_result 0 1 260(_ent (_out))))
				(_port(_int alu_zero -1 1 261(_ent (_out))))
				(_port(_int mem_address 0 1 263(_ent (_out))))
				(_port(_int mem_write_data 0 1 264(_ent (_out))))
				(_port(_int mem_write_enable -1 1 265(_ent (_out))))
				(_port(_int mem_read_data 0 1 266(_ent (_out))))
				(_port(_int funct7 3 1 268(_ent (_out))))
				(_port(_int funct3 2 1 269(_ent (_out))))
				(_port(_int opcode 3 1 270(_ent (_out))))
				(_port(_int funct 4 1 271(_ent (_out))))
			)
		)
	)
	(_inst uut 1 317(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 246(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 249(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 257(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 268(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 271(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 275(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 278(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 278(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 279(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 280(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 283(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 283(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 284(_arch(_uni))))
		(_sig(_int tb_rd 6 1 285(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 286(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 287(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 288(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 292(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 293(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 295(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 296(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 296(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 299(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 300(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 301(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 305(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 305(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 306(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 308(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 308(_arch(_uni))))
		(_prcs
			(line__311(_arch 0 1 311(_assignment(_trgt(0))(_sens(0)))))
			(line__313(_arch 1 1 313(_assignment(_trgt(3(0))))))
			(line__314(_arch 2 1 314(_assignment(_trgt(3(1))))))
			(line__315(_arch 3 1 315(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7416          1693492069101 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693492069102 2023.08.31 17:27:49)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 0f015e0950595819590c4954580a59080f080d0959)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693492069121 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 242))
	(_version vef)
	(_time 1693492069122 2023.08.31 17:27:49)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 1f114e18404948091a185944481a49181f181d1949)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 245(_ent (_in))))
				(_port(_int instructions_memory -2 1 246(_ent (_in))))
				(_port(_int pc 0 1 247(_ent (_out))))
				(_port(_int instruction 0 1 248(_ent (_out))))
				(_port(_int rs1 1 1 250(_ent (_out))))
				(_port(_int rs2 1 1 251(_ent (_out))))
				(_port(_int rd 1 1 252(_ent (_out))))
				(_port(_int rd_write_data 0 1 253(_ent (_out))))
				(_port(_int rd_write_enable -1 1 254(_ent (_out))))
				(_port(_int rs1_data 0 1 255(_ent (_out))))
				(_port(_int rs2_data 0 1 256(_ent (_out))))
				(_port(_int alu_op 2 1 258(_ent (_out))))
				(_port(_int alu_a 0 1 259(_ent (_out))))
				(_port(_int alu_b 0 1 260(_ent (_out))))
				(_port(_int alu_result 0 1 261(_ent (_out))))
				(_port(_int alu_zero -1 1 262(_ent (_out))))
				(_port(_int mem_address 0 1 264(_ent (_out))))
				(_port(_int mem_write_data 0 1 265(_ent (_out))))
				(_port(_int mem_write_enable -1 1 266(_ent (_out))))
				(_port(_int mem_read_data 0 1 267(_ent (_out))))
				(_port(_int funct7 3 1 269(_ent (_out))))
				(_port(_int funct3 2 1 270(_ent (_out))))
				(_port(_int opcode 3 1 271(_ent (_out))))
				(_port(_int funct 4 1 272(_ent (_out))))
			)
		)
	)
	(_inst uut 1 318(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 247(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 250(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 258(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 269(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 272(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 276(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 279(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 279(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 280(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 284(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 284(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 285(_arch(_uni))))
		(_sig(_int tb_rd 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 288(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 294(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 296(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 297(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 297(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 300(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 302(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 306(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 306(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 307(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 309(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 309(_arch(_uni))))
		(_prcs
			(line__312(_arch 0 1 312(_assignment(_trgt(0))(_sens(0)))))
			(line__314(_arch 1 1 314(_assignment(_trgt(3(0))))))
			(line__315(_arch 2 1 315(_assignment(_trgt(3(1))))))
			(line__316(_arch 3 1 316(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7416          1693492168123 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693492168124 2023.08.31 17:29:28)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e6e0b1b5e9b0b1f0b0e5a0bdb1e3b0e1e6e1e4e0b0)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693492168144 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 242))
	(_version vef)
	(_time 1693492168145 2023.08.31 17:29:28)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f6f0a1a6f9a0a1e0f3f1b0ada1f3a0f1f6f1f4f0a0)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 245(_ent (_in))))
				(_port(_int instructions_memory -2 1 246(_ent (_in))))
				(_port(_int pc 0 1 247(_ent (_out))))
				(_port(_int instruction 0 1 248(_ent (_out))))
				(_port(_int rs1 1 1 250(_ent (_out))))
				(_port(_int rs2 1 1 251(_ent (_out))))
				(_port(_int rd 1 1 252(_ent (_out))))
				(_port(_int rd_write_data 0 1 253(_ent (_out))))
				(_port(_int rd_write_enable -1 1 254(_ent (_out))))
				(_port(_int rs1_data 0 1 255(_ent (_out))))
				(_port(_int rs2_data 0 1 256(_ent (_out))))
				(_port(_int alu_op 2 1 258(_ent (_out))))
				(_port(_int alu_a 0 1 259(_ent (_out))))
				(_port(_int alu_b 0 1 260(_ent (_out))))
				(_port(_int alu_result 0 1 261(_ent (_out))))
				(_port(_int alu_zero -1 1 262(_ent (_out))))
				(_port(_int mem_address 0 1 264(_ent (_out))))
				(_port(_int mem_write_data 0 1 265(_ent (_out))))
				(_port(_int mem_write_enable -1 1 266(_ent (_out))))
				(_port(_int mem_read_data 0 1 267(_ent (_out))))
				(_port(_int funct7 3 1 269(_ent (_out))))
				(_port(_int funct3 2 1 270(_ent (_out))))
				(_port(_int opcode 3 1 271(_ent (_out))))
				(_port(_int funct 4 1 272(_ent (_out))))
			)
		)
	)
	(_inst uut 1 318(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 247(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 250(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 258(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 269(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 272(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 276(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 279(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 279(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 280(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 284(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 284(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 285(_arch(_uni))))
		(_sig(_int tb_rd 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 288(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 294(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 296(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 297(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 297(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 300(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 302(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 306(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 306(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 307(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 309(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 309(_arch(_uni))))
		(_prcs
			(line__312(_arch 0 1 312(_assignment(_trgt(0))(_sens(0)))))
			(line__314(_arch 1 1 314(_assignment(_trgt(3(0))))))
			(line__315(_arch 2 1 315(_assignment(_trgt(3(1))))))
			(line__316(_arch 3 1 316(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7416          1693492236023 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693492236024 2023.08.31 17:30:36)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 191c131e194f4e0f4f1a5f424e1c4f1e191e1b1f4f)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693492236043 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 242))
	(_version vef)
	(_time 1693492236044 2023.08.31 17:30:36)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 282d222c297e7f3e2d2f6e737f2d7e2f282f2a2e7e)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 245(_ent (_in))))
				(_port(_int instructions_memory -2 1 246(_ent (_in))))
				(_port(_int pc 0 1 247(_ent (_out))))
				(_port(_int instruction 0 1 248(_ent (_out))))
				(_port(_int rs1 1 1 250(_ent (_out))))
				(_port(_int rs2 1 1 251(_ent (_out))))
				(_port(_int rd 1 1 252(_ent (_out))))
				(_port(_int rd_write_data 0 1 253(_ent (_out))))
				(_port(_int rd_write_enable -1 1 254(_ent (_out))))
				(_port(_int rs1_data 0 1 255(_ent (_out))))
				(_port(_int rs2_data 0 1 256(_ent (_out))))
				(_port(_int alu_op 2 1 258(_ent (_out))))
				(_port(_int alu_a 0 1 259(_ent (_out))))
				(_port(_int alu_b 0 1 260(_ent (_out))))
				(_port(_int alu_result 0 1 261(_ent (_out))))
				(_port(_int alu_zero -1 1 262(_ent (_out))))
				(_port(_int mem_address 0 1 264(_ent (_out))))
				(_port(_int mem_write_data 0 1 265(_ent (_out))))
				(_port(_int mem_write_enable -1 1 266(_ent (_out))))
				(_port(_int mem_read_data 0 1 267(_ent (_out))))
				(_port(_int funct7 3 1 269(_ent (_out))))
				(_port(_int funct3 2 1 270(_ent (_out))))
				(_port(_int opcode 3 1 271(_ent (_out))))
				(_port(_int funct 4 1 272(_ent (_out))))
			)
		)
	)
	(_inst uut 1 318(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 247(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 250(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 258(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 269(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 272(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 276(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 279(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 279(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 280(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 284(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 284(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 285(_arch(_uni))))
		(_sig(_int tb_rd 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 288(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 294(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 296(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 297(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 297(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 300(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 302(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 306(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 306(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 307(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 309(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 309(_arch(_uni))))
		(_prcs
			(line__312(_arch 0 1 312(_assignment(_trgt(0))(_sens(0)))))
			(line__314(_arch 1 1 314(_assignment(_trgt(3(0))))))
			(line__315(_arch 2 1 315(_assignment(_trgt(3(1))))))
			(line__316(_arch 3 1 316(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1295          1693492360006 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693492360007 2023.08.31 17:32:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 696f3b69333f387f6b6f2a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1692947358206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693492360021 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693492360022 2023.08.31 17:32:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 797f2b78232f286c2c2c6d232d7e7a7e7d7f7b7f7c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1408          1693492546460 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693492546461 2023.08.31 17:35:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code beedbbeab8e8efa8bcb9fde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1693492546458)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_wait_on)(_trgt(6)(4)(5))(_sens(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693492546488 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693492546489 2023.08.31 17:35:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code de8ddb8cd8888fcb8b8cca848ad9ddd9dad8dcd8db)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 80(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 74(_arch(_uni))))
		(_sig(_int tb_b 3 0 75(_arch(_uni))))
		(_sig(_int tb_result 3 0 76(_arch(_uni))))
		(_sig(_int tb_zero -1 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(0))(_sens(0)))))
			(line__83(_arch 1 0 83(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1408          1693492653187 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693492653188 2023.08.31 17:37:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ada3a9faaafbfcbbafaaeef6f9abacabfeaaa8abac)
	(_ent
		(_time 1693492546457)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_wait_on)(_trgt(6)(4)(5))(_sens(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693492653201 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693492653202 2023.08.31 17:37:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bcb2b8e8bceaeda9e9eea8e6e8bbbfbbb8babebab9)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 80(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 74(_arch(_uni))))
		(_sig(_int tb_b 3 0 75(_arch(_uni))))
		(_sig(_int tb_result 3 0 76(_arch(_uni))))
		(_sig(_int tb_zero -1 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(0))(_sens(0)))))
			(line__83(_arch 1 0 83(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1408          1693492693831 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693492693832 2023.08.31 17:38:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d69686d6a3b3c7b6f692e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1693492546457)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_wait_on)(_trgt(6)(4)(5))(_sens(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693492693858 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 61))
	(_version vef)
	(_time 1693492693859 2023.08.31 17:38:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d79787c7a2b2c68282f6927297a7e7a797b7f7b78)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int op 0 0 65(_ent (_in))))
				(_port(_int a 1 0 66(_ent (_in))))
				(_port(_int b 1 0 67(_ent (_in))))
				(_port(_int result 1 0 68(_ent (_out))))
				(_port(_int zero -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst uut 0 81(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 73(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 74(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 75(_arch(_uni))))
		(_sig(_int tb_b 3 0 76(_arch(_uni))))
		(_sig(_int tb_result 3 0 77(_arch(_uni))))
		(_sig(_int tb_zero -1 0 78(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(0))(_sens(0)))))
			(line__84(_arch 1 0 84(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1408          1693492732886 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693492732887 2023.08.31 17:38:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f4a0a6a4a3a2a5e2f6f0b7afa0f2f5f2a7f3f1f2f5)
	(_ent
		(_time 1693492546457)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_wait_on)(_trgt(6)(4)(5))(_sens(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693492732901 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 61))
	(_version vef)
	(_time 1693492732902 2023.08.31 17:38:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 04505102535255115155105e500307030002060201)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int op 0 0 65(_ent (_in))))
				(_port(_int a 1 0 66(_ent (_in))))
				(_port(_int b 1 0 67(_ent (_in))))
				(_port(_int result 1 0 68(_ent (_out))))
				(_port(_int zero -1 0 69(_ent (_out))))
			)
		)
	)
	(_inst uut 0 81(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 73(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 74(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 75(_arch(_uni))))
		(_sig(_int tb_b 3 0 76(_arch(_uni))))
		(_sig(_int tb_result 3 0 77(_arch(_uni))))
		(_sig(_int tb_zero -1 0 78(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(0))(_sens(0)))))
			(line__84(_arch 1 0 84(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1408          1693492759754 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693492759755 2023.08.31 17:39:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code efebebbceab9bef9ede8acb4bbe9eee9bce8eae9ee)
	(_ent
		(_time 1693492546457)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_wait_on)(_trgt(6)(4)(5))(_sens(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693492759768 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693492759769 2023.08.31 17:39:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fffbfbaffaa9aeeaaaaeeba5abf8fcf8fbf9fdf9fa)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 80(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 74(_arch(_uni))))
		(_sig(_int tb_b 3 0 75(_arch(_uni))))
		(_sig(_int tb_result 3 0 76(_arch(_uni))))
		(_sig(_int tb_zero -1 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(0))(_sens(0)))))
			(line__83(_arch 1 0 83(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1408          1693492799897 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693492799898 2023.08.31 17:39:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bce9bfe8bceaedaabebbffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1693492546457)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_wait_on)(_trgt(6)(4)(5))(_sens(6))(_read(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693492799915 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693492799916 2023.08.31 17:39:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cb9ec89eca9d9ade9e99df919fccc8cccfcdc9cdce)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 63(_ent (_in))))
				(_port(_int op 0 0 64(_ent (_in))))
				(_port(_int a 1 0 65(_ent (_in))))
				(_port(_int b 1 0 66(_ent (_in))))
				(_port(_int result 1 0 67(_ent (_out))))
				(_port(_int zero -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst uut 0 80(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 74(_arch(_uni))))
		(_sig(_int tb_b 3 0 75(_arch(_uni))))
		(_sig(_int tb_result 3 0 76(_arch(_uni))))
		(_sig(_int tb_zero -1 0 77(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_assignment(_trgt(0))(_sens(0)))))
			(line__83(_arch 1 0 83(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000048 55 5157          1693492842824 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 242))
	(_version vef)
	(_time 1693492842825 2023.08.31 17:40:42)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 66673566693031706361203d316330616661646030)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 245(_ent (_in))))
				(_port(_int instructions_memory -2 1 246(_ent (_in))))
				(_port(_int pc 0 1 247(_ent (_out))))
				(_port(_int instruction 0 1 248(_ent (_out))))
				(_port(_int rs1 1 1 250(_ent (_out))))
				(_port(_int rs2 1 1 251(_ent (_out))))
				(_port(_int rd 1 1 252(_ent (_out))))
				(_port(_int rd_write_data 0 1 253(_ent (_out))))
				(_port(_int rd_write_enable -1 1 254(_ent (_out))))
				(_port(_int rs1_data 0 1 255(_ent (_out))))
				(_port(_int rs2_data 0 1 256(_ent (_out))))
				(_port(_int alu_op 2 1 258(_ent (_out))))
				(_port(_int alu_a 0 1 259(_ent (_out))))
				(_port(_int alu_b 0 1 260(_ent (_out))))
				(_port(_int alu_result 0 1 261(_ent (_out))))
				(_port(_int alu_zero -1 1 262(_ent (_out))))
				(_port(_int mem_address 0 1 264(_ent (_out))))
				(_port(_int mem_write_data 0 1 265(_ent (_out))))
				(_port(_int mem_write_enable -1 1 266(_ent (_out))))
				(_port(_int mem_read_data 0 1 267(_ent (_out))))
				(_port(_int funct7 3 1 269(_ent (_out))))
				(_port(_int funct3 2 1 270(_ent (_out))))
				(_port(_int opcode 3 1 271(_ent (_out))))
				(_port(_int funct 4 1 272(_ent (_out))))
			)
		)
	)
	(_inst uut 1 318(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 247(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 250(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 258(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 269(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 272(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 276(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 279(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 279(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 280(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 281(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 284(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 284(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 285(_arch(_uni))))
		(_sig(_int tb_rd 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 288(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 294(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 296(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 297(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 297(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 300(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 302(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 306(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 306(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 307(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 309(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 309(_arch(_uni))))
		(_prcs
			(line__312(_arch 0 1 312(_assignment(_trgt(0))(_sens(0)))))
			(line__314(_arch 1 1 314(_assignment(_trgt(3(0))))))
			(line__315(_arch 2 1 315(_assignment(_trgt(3(1))))))
			(line__316(_arch 3 1 316(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693492872385 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693492872386 2023.08.31 17:41:12)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e0b3b6b3e9b6b7f6b6e2a6bbb7e5b6e7e0e7e2e6b6)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693492872405 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 243))
	(_version vef)
	(_time 1693492872406 2023.08.31 17:41:12)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f0a3a6a0f9a6a7e6f5f7b6aba7f5a6f7f0f7f2f6a6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 246(_ent (_in))))
				(_port(_int instructions_memory -2 1 247(_ent (_in))))
				(_port(_int pc 0 1 248(_ent (_out))))
				(_port(_int instruction 0 1 249(_ent (_out))))
				(_port(_int rs1 1 1 251(_ent (_out))))
				(_port(_int rs2 1 1 252(_ent (_out))))
				(_port(_int rd 1 1 253(_ent (_out))))
				(_port(_int rd_write_data 0 1 254(_ent (_out))))
				(_port(_int rd_write_enable -1 1 255(_ent (_out))))
				(_port(_int rs1_data 0 1 256(_ent (_out))))
				(_port(_int rs2_data 0 1 257(_ent (_out))))
				(_port(_int alu_op 2 1 259(_ent (_out))))
				(_port(_int alu_a 0 1 260(_ent (_out))))
				(_port(_int alu_b 0 1 261(_ent (_out))))
				(_port(_int alu_result 0 1 262(_ent (_out))))
				(_port(_int alu_zero -1 1 263(_ent (_out))))
				(_port(_int mem_address 0 1 265(_ent (_out))))
				(_port(_int mem_write_data 0 1 266(_ent (_out))))
				(_port(_int mem_write_enable -1 1 267(_ent (_out))))
				(_port(_int mem_read_data 0 1 268(_ent (_out))))
				(_port(_int funct7 3 1 270(_ent (_out))))
				(_port(_int funct3 2 1 271(_ent (_out))))
				(_port(_int opcode 3 1 272(_ent (_out))))
				(_port(_int funct 4 1 273(_ent (_out))))
			)
		)
	)
	(_inst uut 1 319(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 248(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 251(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 259(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 270(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 273(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 277(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 280(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 280(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 281(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 282(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 285(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 285(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 289(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 295(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 298(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 298(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 303(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 304(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 307(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 307(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 308(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 309(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 310(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 310(_arch(_uni))))
		(_prcs
			(line__313(_arch 0 1 313(_assignment(_trgt(0))(_sens(0)))))
			(line__315(_arch 1 1 315(_assignment(_trgt(3(0))))))
			(line__316(_arch 2 1 316(_assignment(_trgt(3(1))))))
			(line__317(_arch 3 1 317(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693492908643 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693492908644 2023.08.31 17:41:48)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 8a8bda84d2dcdd9cdc88ccd1dd8fdc8d8a8d888cdc)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693492908662 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 243))
	(_version vef)
	(_time 1693492908663 2023.08.31 17:41:48)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9998c99699cfce8f9c9edfc2ce9ccf9e999e9b9fcf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 246(_ent (_in))))
				(_port(_int instructions_memory -2 1 247(_ent (_in))))
				(_port(_int pc 0 1 248(_ent (_out))))
				(_port(_int instruction 0 1 249(_ent (_out))))
				(_port(_int rs1 1 1 251(_ent (_out))))
				(_port(_int rs2 1 1 252(_ent (_out))))
				(_port(_int rd 1 1 253(_ent (_out))))
				(_port(_int rd_write_data 0 1 254(_ent (_out))))
				(_port(_int rd_write_enable -1 1 255(_ent (_out))))
				(_port(_int rs1_data 0 1 256(_ent (_out))))
				(_port(_int rs2_data 0 1 257(_ent (_out))))
				(_port(_int alu_op 2 1 259(_ent (_out))))
				(_port(_int alu_a 0 1 260(_ent (_out))))
				(_port(_int alu_b 0 1 261(_ent (_out))))
				(_port(_int alu_result 0 1 262(_ent (_out))))
				(_port(_int alu_zero -1 1 263(_ent (_out))))
				(_port(_int mem_address 0 1 265(_ent (_out))))
				(_port(_int mem_write_data 0 1 266(_ent (_out))))
				(_port(_int mem_write_enable -1 1 267(_ent (_out))))
				(_port(_int mem_read_data 0 1 268(_ent (_out))))
				(_port(_int funct7 3 1 270(_ent (_out))))
				(_port(_int funct3 2 1 271(_ent (_out))))
				(_port(_int opcode 3 1 272(_ent (_out))))
				(_port(_int funct 4 1 273(_ent (_out))))
			)
		)
	)
	(_inst uut 1 319(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 248(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 251(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 259(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 270(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 273(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 277(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 280(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 280(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 281(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 282(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 285(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 285(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 286(_arch(_uni))))
		(_sig(_int tb_rd 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 289(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 295(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 297(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 298(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 298(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 301(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 303(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 304(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 307(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 307(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 308(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 309(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 310(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 310(_arch(_uni))))
		(_prcs
			(line__313(_arch 0 1 313(_assignment(_trgt(0))(_sens(0)))))
			(line__315(_arch 1 1 315(_assignment(_trgt(3(0))))))
			(line__316(_arch 2 1 316(_assignment(_trgt(3(1))))))
			(line__317(_arch 3 1 317(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5157          1693493000022 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493000023 2023.08.31 17:43:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 792a7b78792f2e6f7c7e3f222e7c2f7e797e7b7f2f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693493011075 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493011076 2023.08.31 17:43:31)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code affefff8f0f9f8b9f9a3e9f4f8aaf9a8afa8ada9f9)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493011093 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493011094 2023.08.31 17:43:31)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code affefff8f0f9f8b9aaa8e9f4f8aaf9a8afa8ada9f9)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693493033244 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493033245 2023.08.31 17:43:53)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3c3e3c39666a6b2a6a307a676b396a3b3c3b3e3a6a)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493033264 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493033265 2023.08.31 17:43:53)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 4b494b49101d1c5d4e4c0d101c4e1d4c4b4c494d1d)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693493074863 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493074864 2023.08.31 17:44:34)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code d584d387d98382c383d9938e82d083d2d5d2d7d383)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493074884 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493074885 2023.08.31 17:44:34)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e4b5e2b7e9b2b3f2e1e3a2bfb3e1b2e3e4e3e6e2b2)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1398          1693493111784 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 16))
	(_version vef)
	(_time 1693493111785 2023.08.31 17:45:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0e000a0808585f180c084d555a080f085d090b080f)
	(_ent
		(_time 1693492546457)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 10(_ent(_in))))
		(_port(_int result 1 0 11(_ent(_out))))
		(_port(_int zero -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(4)(5))(_sens(0))(_read(6)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2258          1693493111815 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693493111816 2023.08.31 17:45:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2e202a2a28787f3b7b7c3a747a292d292a282c282b)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 62(_ent (_in))))
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 71(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 72(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 73(_arch(_uni))))
		(_sig(_int tb_b 3 0 74(_arch(_uni))))
		(_sig(_int tb_result 3 0 75(_arch(_uni))))
		(_sig(_int tb_zero -1 0 76(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_trgt(0))(_sens(0)))))
			(line__82(_arch 1 0 82(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 7477          1693493147318 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493147319 2023.08.31 17:45:47)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code dadd8e88828c8dcc8cd69c818ddf8cdddaddd8dc8c)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493147338 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493147339 2023.08.31 17:45:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e9eebdbae9bfbeffeceeafb2beecbfeee9eeebefbf)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693493171293 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493171294 2023.08.31 17:46:11)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 7a7b2c7b222c2d6c2c763c212d7f2c7d7a7d787c2c)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493171314 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493171315 2023.08.31 17:46:11)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9a9bcc95c2cccd8c9f9ddcc1cd9fcc9d9a9d989ccc)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7481          1693493229016 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493229017 2023.08.31 17:47:09)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 0102550709575617570d475a560457060106030757)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493229046 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493229047 2023.08.31 17:47:09)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 20237424297677362527667b772576272027222676)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7477          1693493372324 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693493372325 2023.08.31 17:49:32)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code c2c29597c99495d494ce849995c794c5c2c5c0c494)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(29)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693493372345 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693493372346 2023.08.31 17:49:32)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code e1e1b6b2e9b7b6f7e4e6a7bab6e4b7e6e1e6e3e7b7)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1294          1693493469155 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493469156 2023.08.31 17:51:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0d5d050b0a5b5c1b0e5d4e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1693493469153)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2380          1693493469182 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 58))
	(_version vef)
	(_time 1693493469183 2023.08.31 17:51:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1d4d151a1a4b4c08484f0947491a1e1a191b1f1b18)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 61(_ent (_in))))
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 70(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(0))(_sens(0)))))
			(line__81(_arch 1 0 81(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1287          1693493502140 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493502141 2023.08.31 17:51:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d6d7de84838087c0d585958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_read(5)(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2380          1693493502177 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 57))
	(_version vef)
	(_time 1693493502178 2023.08.31 17:51:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 05045503535354105057115f510206020103070300)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int clk -1 0 60(_ent (_in))))
				(_port(_int op 0 0 61(_ent (_in))))
				(_port(_int a 1 0 62(_ent (_in))))
				(_port(_int b 1 0 63(_ent (_in))))
				(_port(_int result 1 0 64(_ent (_out))))
				(_port(_int zero -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((clk)(tb_clk))
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(0))(_sens(0)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1294          1693493671251 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493671252 2023.08.31 17:54:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7b7d2f7a7a2d2a6d782b38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2195          1693493671263 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 58))
	(_version vef)
	(_time 1693493671264 2023.08.31 17:54:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7b7d2f7a7a2d2a6e2e286f212f7c787c7f7d797d7e)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 61(_ent (_in))))
				(_port(_int a 1 0 62(_ent (_in))))
				(_port(_int b 1 0 63(_ent (_in))))
				(_port(_int result 1 0 64(_ent (_out))))
				(_port(_int zero -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(0))(_sens(0)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 2 -1)
)
I 000051 55 1294          1693493709241 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493709242 2023.08.31 17:55:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dc8bdf8edc8a8dcadf8c9f8788daddda8fdbd9dadd)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693493709266 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 58))
	(_version vef)
	(_time 1693493709267 2023.08.31 17:55:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fbacf8abfaadaaeeaeaeefa1affcf8fcfffdf9fdfe)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 61(_ent (_in))))
				(_port(_int a 1 0 62(_ent (_in))))
				(_port(_int b 1 0 63(_ent (_in))))
				(_port(_int result 1 0 64(_ent (_out))))
				(_port(_int zero -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst uut 0 76(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 69(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 70(_arch(_uni))))
		(_sig(_int tb_b 3 0 71(_arch(_uni))))
		(_sig(_int tb_result 3 0 72(_arch(_uni))))
		(_sig(_int tb_zero -1 0 73(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493756078 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493756079 2023.08.31 17:55:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d7d4df85838186c1d5d1948c83d1d6d184d0d2d1d6)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693493756106 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 59))
	(_version vef)
	(_time 1693493756107 2023.08.31 17:55:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7e4efb4b3b1b6f2b2b2f3bdb3e0e4e0e3e1e5e1e2)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 62(_ent (_in))))
				(_port(_int a 1 0 63(_ent (_in))))
				(_port(_int b 1 0 64(_ent (_in))))
				(_port(_int result 1 0 65(_ent (_out))))
				(_port(_int zero -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst uut 0 77(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 71(_arch(_uni))))
		(_sig(_int tb_b 3 0 72(_arch(_uni))))
		(_sig(_int tb_result 3 0 73(_arch(_uni))))
		(_sig(_int tb_zero -1 0 74(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493774446 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493774447 2023.08.31 17:56:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8fd88f818ad9de998d88ccd4db898e89dc888a898e)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693493774476 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693493774477 2023.08.31 17:56:14)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aef9aef9a8f8ffbbfbfbbaf4faa9ada9aaa8aca8ab)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493819858 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493819859 2023.08.31 17:56:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code edeeeebeeabbbcfbefeaaeb6b9ebecebbeeae8ebec)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2082          1693493819872 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693493819873 2023.08.31 17:56:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdfefeadfaabace8a8a9e9a7a9fafefaf9fbfffbf8)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493867280 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493867281 2023.08.31 17:57:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2b2d792f2a7d7a3d292c68707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2070          1693493867292 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693493867293 2023.08.31 17:57:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3a3c683f386c6b2f6f692e606e3d393d3e3c383c3f)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493900190 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493900191 2023.08.31 17:58:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c5cb9790939394d3c7c2869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2070          1693493900204 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693493900205 2023.08.31 17:58:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d4da8686838285c18187c08e80d3d7d3d0d2d6d2d1)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493933344 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493933345 2023.08.31 17:58:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 494f1d4b131f185f4b4e0a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1295          1693493939227 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493939228 2023.08.31 17:58:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3c3838393c6a6d2a3e3b7f67683a3d3a6f3b393a3d)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2080          1693493939233 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693493939234 2023.08.31 17:58:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3c3838393c6a6d29696f2866683b3f3b383a3e3a39)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693493985474 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693493985475 2023.08.31 17:59:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e6b4eeb5b3b0b7f0e4e1a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2090          1693493985491 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693493985492 2023.08.31 17:59:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6a4fea6a3a0a7e3a3a5e2aca2f1f5f1f2f0f4f0f3)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_on)(_wait_for)(_trgt(0)(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693494026954 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693494026955 2023.08.31 18:00:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f2f3a1a2a3a4a3e4f0f5b1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2079          1693494026971 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693494026972 2023.08.31 18:00:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 020350045354531757511658560501050604000407)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_on)(_trgt(0)(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693494070006 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693494070007 2023.08.31 18:01:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 191d1c1e434f480f1b1e5a424d1f181f4a1e1c1f18)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(5))(_read(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2070          1693494070021 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693494070022 2023.08.31 18:01:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 292d2c2d737f783c7c7c3d737d2e2a2e2d2f2b2f2c)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 1295          1693494219945 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693494219946 2023.08.31 18:03:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cbcb9e9eca9d9addc9cc88909fcdcacd98cccecdca)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 2070          1693494219974 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693494219975 2023.08.31 18:03:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code eaeabfb9e8bcbbffbfbffeb0beede9edeeece8ecef)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
V 000051 55 1295          1693494356485 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vef)
	(_time 1693494356486 2023.08.31 18:05:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2e202c2a28787f382c296d757a282f287d292b282f)
	(_ent
		(_time 1693493469152)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 1 0 8(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int result 1 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_result 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_wait_on)(_trgt(5)(3)(4))(_sens(0)(1)(2))(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(0 0 0 0 0 0 0 0)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000048 55 2082          1693494356511 tb_arch
(_unit VHDL(alu_testbench 0 50(tb_arch 0 60))
	(_version vef)
	(_time 1693494356512 2023.08.31 18:05:56)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3d333f383a6b6c2868682967693a3e3a393b3f3b38)
	(_ent
		(_time 1692947358233)
	)
	(_comp
		(ALU
			(_object
				(_port(_int op 0 0 63(_ent (_in))))
				(_port(_int a 1 0 64(_ent (_in))))
				(_port(_int b 1 0 65(_ent (_in))))
				(_port(_int result 1 0 66(_ent (_out))))
				(_port(_int zero -1 0 67(_ent (_out))))
			)
		)
	)
	(_inst uut 0 78(_comp ALU)
		(_port
			((op)(tb_op))
			((a)(tb_a))
			((b)(tb_b))
			((result)(tb_result))
			((zero)(tb_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 63(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 64(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 71(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_op 2 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_a 3 0 72(_arch(_uni))))
		(_sig(_int tb_b 3 0 73(_arch(_uni))))
		(_sig(_int tb_result 3 0 74(_arch(_uni))))
		(_sig(_int tb_zero -1 0 75(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751810)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529026)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(197378)
		(0)
	)
	(_model . tb_arch 1 -1)
)
I 000051 55 7599          1693494372622 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693494372623 2023.08.31 18:06:12)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 2b7f2b2f707d7c3d7d276d707c2e7d2c2b2c292d7d)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int clk -1 0 66(_ent (_in))))
				(_port(_int op 8 0 67(_ent (_in))))
				(_port(_int a 9 0 68(_ent (_in))))
				(_port(_int b 9 0 69(_ent (_in))))
				(_port(_int result 9 0 70(_ent (_out))))
				(_port(_int zero -1 0 71(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 77(_ent (_in))))
				(_port(_int address 10 0 78(_ent (_in))))
				(_port(_int write_data 10 0 79(_ent (_in))))
				(_port(_int mem_write_enable -1 0 80(_ent (_in))))
				(_port(_int read_data 10 0 81(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 119(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 122(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 125(_comp ALU)
		(_port
			((clk)(clk))
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((op)(op))
				((a)(a))
				((b)(b))
				((result)(result))
				((zero)(zero))
			)
		)
	)
	(_inst data_memory 0 128(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 67(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 86(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 86(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 90(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 90(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd 12 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 93(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 94(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 96(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 99(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 100(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 101(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 103(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 103(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 107(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 108(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 112(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 112(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 113(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 115(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 115(_arch(_uni))))
		(_var(_int my_line -3 0 132(_prcs 0)))
		(_prcs
			(line__131(_arch 0 0 131(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(29)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693494372664 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693494372665 2023.08.31 18:06:12)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 590d595a590f0e4f5c5e1f020e5c0f5e595e5b5f0f)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7416          1693494389127 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693494389128 2023.08.31 18:06:29)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code aea9aef9f2f8f9b8f8a3e8f5f9abf8a9aea9aca8f8)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(24))(_mon)(_read(25)(29)(31)(32)(33)(34)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693494389148 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 244))
	(_version vef)
	(_time 1693494389149 2023.08.31 18:06:29)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code beb9beeae2e8e9a8bbb9f8e5e9bbe8b9beb9bcb8e8)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 247(_ent (_in))))
				(_port(_int instructions_memory -2 1 248(_ent (_in))))
				(_port(_int pc 0 1 249(_ent (_out))))
				(_port(_int instruction 0 1 250(_ent (_out))))
				(_port(_int rs1 1 1 252(_ent (_out))))
				(_port(_int rs2 1 1 253(_ent (_out))))
				(_port(_int rd 1 1 254(_ent (_out))))
				(_port(_int rd_write_data 0 1 255(_ent (_out))))
				(_port(_int rd_write_enable -1 1 256(_ent (_out))))
				(_port(_int rs1_data 0 1 257(_ent (_out))))
				(_port(_int rs2_data 0 1 258(_ent (_out))))
				(_port(_int alu_op 2 1 260(_ent (_out))))
				(_port(_int alu_a 0 1 261(_ent (_out))))
				(_port(_int alu_b 0 1 262(_ent (_out))))
				(_port(_int alu_result 0 1 263(_ent (_out))))
				(_port(_int alu_zero -1 1 264(_ent (_out))))
				(_port(_int mem_address 0 1 266(_ent (_out))))
				(_port(_int mem_write_data 0 1 267(_ent (_out))))
				(_port(_int mem_write_enable -1 1 268(_ent (_out))))
				(_port(_int mem_read_data 0 1 269(_ent (_out))))
				(_port(_int funct7 3 1 271(_ent (_out))))
				(_port(_int funct3 2 1 272(_ent (_out))))
				(_port(_int opcode 3 1 273(_ent (_out))))
				(_port(_int funct 4 1 274(_ent (_out))))
			)
		)
	)
	(_inst uut 1 320(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 249(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 252(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 260(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 271(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 278(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 281(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 281(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 282(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 286(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 286(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 290(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 296(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 299(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 299(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 304(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 305(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 308(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 308(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 309(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 310(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 311(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 311(_arch(_uni))))
		(_prcs
			(line__314(_arch 0 1 314(_assignment(_trgt(0))(_sens(0)))))
			(line__316(_arch 1 1 316(_assignment(_trgt(3(0))))))
			(line__317(_arch 2 1 317(_assignment(_trgt(3(1))))))
			(line__318(_arch 3 1 318(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000048 55 5157          1693495280261 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 244))
	(_version vef)
	(_time 1693495280262 2023.08.31 18:21:20)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code a3adf3f4a9f5f4b5a6a4e5f8f4a6f5a4a3a4a1a5f5)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 247(_ent (_in))))
				(_port(_int instructions_memory -2 1 248(_ent (_in))))
				(_port(_int pc 0 1 249(_ent (_out))))
				(_port(_int instruction 0 1 250(_ent (_out))))
				(_port(_int rs1 1 1 252(_ent (_out))))
				(_port(_int rs2 1 1 253(_ent (_out))))
				(_port(_int rd 1 1 254(_ent (_out))))
				(_port(_int rd_write_data 0 1 255(_ent (_out))))
				(_port(_int rd_write_enable -1 1 256(_ent (_out))))
				(_port(_int rs1_data 0 1 257(_ent (_out))))
				(_port(_int rs2_data 0 1 258(_ent (_out))))
				(_port(_int alu_op 2 1 260(_ent (_out))))
				(_port(_int alu_a 0 1 261(_ent (_out))))
				(_port(_int alu_b 0 1 262(_ent (_out))))
				(_port(_int alu_result 0 1 263(_ent (_out))))
				(_port(_int alu_zero -1 1 264(_ent (_out))))
				(_port(_int mem_address 0 1 266(_ent (_out))))
				(_port(_int mem_write_data 0 1 267(_ent (_out))))
				(_port(_int mem_write_enable -1 1 268(_ent (_out))))
				(_port(_int mem_read_data 0 1 269(_ent (_out))))
				(_port(_int funct7 3 1 271(_ent (_out))))
				(_port(_int funct3 2 1 272(_ent (_out))))
				(_port(_int opcode 3 1 273(_ent (_out))))
				(_port(_int funct 4 1 274(_ent (_out))))
			)
		)
	)
	(_inst uut 1 320(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 249(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 252(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 260(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 271(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 278(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 281(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 281(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 282(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 286(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 286(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 290(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 296(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 299(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 299(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 304(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 305(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 308(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 308(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 309(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 310(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 311(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 311(_arch(_uni))))
		(_prcs
			(line__314(_arch 0 1 314(_assignment(_trgt(0))(_sens(0)))))
			(line__316(_arch 1 1 316(_assignment(_trgt(3(0))))))
			(line__317(_arch 2 1 317(_assignment(_trgt(3(1))))))
			(line__318(_arch 3 1 318(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495299546 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495299547 2023.08.31 18:21:39)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 04560102095253125209425f530152030403060252)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495299566 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 244))
	(_version vef)
	(_time 1693495299567 2023.08.31 18:21:39)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 14461113194243021113524f431142131413161242)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 247(_ent (_in))))
				(_port(_int instructions_memory -2 1 248(_ent (_in))))
				(_port(_int pc 0 1 249(_ent (_out))))
				(_port(_int instruction 0 1 250(_ent (_out))))
				(_port(_int rs1 1 1 252(_ent (_out))))
				(_port(_int rs2 1 1 253(_ent (_out))))
				(_port(_int rd 1 1 254(_ent (_out))))
				(_port(_int rd_write_data 0 1 255(_ent (_out))))
				(_port(_int rd_write_enable -1 1 256(_ent (_out))))
				(_port(_int rs1_data 0 1 257(_ent (_out))))
				(_port(_int rs2_data 0 1 258(_ent (_out))))
				(_port(_int alu_op 2 1 260(_ent (_out))))
				(_port(_int alu_a 0 1 261(_ent (_out))))
				(_port(_int alu_b 0 1 262(_ent (_out))))
				(_port(_int alu_result 0 1 263(_ent (_out))))
				(_port(_int alu_zero -1 1 264(_ent (_out))))
				(_port(_int mem_address 0 1 266(_ent (_out))))
				(_port(_int mem_write_data 0 1 267(_ent (_out))))
				(_port(_int mem_write_enable -1 1 268(_ent (_out))))
				(_port(_int mem_read_data 0 1 269(_ent (_out))))
				(_port(_int funct7 3 1 271(_ent (_out))))
				(_port(_int funct3 2 1 272(_ent (_out))))
				(_port(_int opcode 3 1 273(_ent (_out))))
				(_port(_int funct 4 1 274(_ent (_out))))
			)
		)
	)
	(_inst uut 1 320(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 249(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 252(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 260(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 271(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 278(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 281(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 281(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 282(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 286(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 286(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 290(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 296(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 299(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 299(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 304(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 305(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 308(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 308(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 309(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 310(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 311(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 311(_arch(_uni))))
		(_prcs
			(line__314(_arch 0 1 314(_assignment(_trgt(0))(_sens(0)))))
			(line__316(_arch 1 1 316(_assignment(_trgt(3(0))))))
			(line__317(_arch 2 1 317(_assignment(_trgt(3(1))))))
			(line__318(_arch 3 1 318(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495474727 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495474728 2023.08.31 18:24:34)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 4846494a491e1f5e1e450e131f4d1e4f484f4a4e1e)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(31))(_mon)(_read(24)(25)(29)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495474745 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 244))
	(_version vef)
	(_time 1693495474746 2023.08.31 18:24:34)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5856595b590e0f4e5d5f1e030f5d0e5f585f5a5e0e)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 247(_ent (_in))))
				(_port(_int instructions_memory -2 1 248(_ent (_in))))
				(_port(_int pc 0 1 249(_ent (_out))))
				(_port(_int instruction 0 1 250(_ent (_out))))
				(_port(_int rs1 1 1 252(_ent (_out))))
				(_port(_int rs2 1 1 253(_ent (_out))))
				(_port(_int rd 1 1 254(_ent (_out))))
				(_port(_int rd_write_data 0 1 255(_ent (_out))))
				(_port(_int rd_write_enable -1 1 256(_ent (_out))))
				(_port(_int rs1_data 0 1 257(_ent (_out))))
				(_port(_int rs2_data 0 1 258(_ent (_out))))
				(_port(_int alu_op 2 1 260(_ent (_out))))
				(_port(_int alu_a 0 1 261(_ent (_out))))
				(_port(_int alu_b 0 1 262(_ent (_out))))
				(_port(_int alu_result 0 1 263(_ent (_out))))
				(_port(_int alu_zero -1 1 264(_ent (_out))))
				(_port(_int mem_address 0 1 266(_ent (_out))))
				(_port(_int mem_write_data 0 1 267(_ent (_out))))
				(_port(_int mem_write_enable -1 1 268(_ent (_out))))
				(_port(_int mem_read_data 0 1 269(_ent (_out))))
				(_port(_int funct7 3 1 271(_ent (_out))))
				(_port(_int funct3 2 1 272(_ent (_out))))
				(_port(_int opcode 3 1 273(_ent (_out))))
				(_port(_int funct 4 1 274(_ent (_out))))
			)
		)
	)
	(_inst uut 1 320(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 249(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 252(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 260(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 271(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 274(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 278(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 281(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 281(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 282(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 283(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 286(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 286(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 287(_arch(_uni))))
		(_sig(_int tb_rd 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 290(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 296(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 298(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 299(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 299(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 302(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 304(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 305(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 308(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 308(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 309(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 310(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 311(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 311(_arch(_uni))))
		(_prcs
			(line__314(_arch 0 1 314(_assignment(_trgt(0))(_sens(0)))))
			(line__316(_arch 1 1 316(_assignment(_trgt(3(0))))))
			(line__317(_arch 2 1 317(_assignment(_trgt(3(1))))))
			(line__318(_arch 3 1 318(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495497438 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495497439 2023.08.31 18:24:57)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 0755560109515011510b415c500251000700050151)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(31))(_mon)(_read(24)(25)(29)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495497457 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 245))
	(_version vef)
	(_time 1693495497458 2023.08.31 18:24:57)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 16444711194041001311504d411340111611141040)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 248(_ent (_in))))
				(_port(_int instructions_memory -2 1 249(_ent (_in))))
				(_port(_int pc 0 1 250(_ent (_out))))
				(_port(_int instruction 0 1 251(_ent (_out))))
				(_port(_int rs1 1 1 253(_ent (_out))))
				(_port(_int rs2 1 1 254(_ent (_out))))
				(_port(_int rd 1 1 255(_ent (_out))))
				(_port(_int rd_write_data 0 1 256(_ent (_out))))
				(_port(_int rd_write_enable -1 1 257(_ent (_out))))
				(_port(_int rs1_data 0 1 258(_ent (_out))))
				(_port(_int rs2_data 0 1 259(_ent (_out))))
				(_port(_int alu_op 2 1 261(_ent (_out))))
				(_port(_int alu_a 0 1 262(_ent (_out))))
				(_port(_int alu_b 0 1 263(_ent (_out))))
				(_port(_int alu_result 0 1 264(_ent (_out))))
				(_port(_int alu_zero -1 1 265(_ent (_out))))
				(_port(_int mem_address 0 1 267(_ent (_out))))
				(_port(_int mem_write_data 0 1 268(_ent (_out))))
				(_port(_int mem_write_enable -1 1 269(_ent (_out))))
				(_port(_int mem_read_data 0 1 270(_ent (_out))))
				(_port(_int funct7 3 1 272(_ent (_out))))
				(_port(_int funct3 2 1 273(_ent (_out))))
				(_port(_int opcode 3 1 274(_ent (_out))))
				(_port(_int funct 4 1 275(_ent (_out))))
			)
		)
	)
	(_inst uut 1 321(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 250(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 253(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 261(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 272(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 275(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 279(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 282(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 282(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 283(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 284(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 287(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 287(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 288(_arch(_uni))))
		(_sig(_int tb_rd 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 291(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 296(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 297(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 299(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 300(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 300(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 303(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 305(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 306(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 309(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 309(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 310(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 312(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 312(_arch(_uni))))
		(_prcs
			(line__315(_arch 0 1 315(_assignment(_trgt(0))(_sens(0)))))
			(line__317(_arch 1 1 317(_assignment(_trgt(3(0))))))
			(line__318(_arch 2 1 318(_assignment(_trgt(3(1))))))
			(line__319(_arch 3 1 319(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7424          1693495538153 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495538154 2023.08.31 18:25:38)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 06095600095051105052405d510350010601040050)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(35))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495538174 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495538175 2023.08.31 18:25:38)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 252a7521297372332022637e722073222522272373)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7424          1693495566272 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495566273 2023.08.31 18:26:06)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e3b2e9b0e9b5b4f5b5b7a5b8b4e6b5e4e3e4e1e5b5)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(35))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495566301 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495566302 2023.08.31 18:26:06)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 025309040954551407054459550754050205000454)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495610871 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495610872 2023.08.31 18:26:50)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 15431012194342034341534e421043121512171343)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495610890 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495610891 2023.08.31 18:26:50)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 34623131396263223133726f633162333433363262)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495629565 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495629566 2023.08.31 18:27:09)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 24752620297273327270627f732172232423262272)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495629586 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495629587 2023.08.31 18:27:09)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 336231363965642536347568643665343334313565)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495651569 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495651570 2023.08.31 18:27:31)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 14171013194243024240524f431142131413161242)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495651588 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495651589 2023.08.31 18:27:31)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 232027272975743526246578742675242324212575)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495673637 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495673638 2023.08.31 18:27:53)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 424c13404914155414160419154714454245404414)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495673658 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495673659 2023.08.31 18:27:53)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 616f3061693736776466273a366437666166636737)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7416          1693495847772 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495847773 2023.08.31 18:30:47)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 7f7c797e2029286929283924287a29787f787d7929)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495847798 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693495847799 2023.08.31 18:30:47)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 9e9d9891c2c8c9889b99d8c5c99bc8999e999c98c8)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495926390 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495926391 2023.08.31 18:32:06)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code a0a0a5f7a9f6f7b6f6f4e6fbf7a5f6a7a0a7a2a6f6)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495926410 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693495926411 2023.08.31 18:32:06)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code afafaaf8f0f9f8b9aaa8e9f4f8aaf9a8afa8ada9f9)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693495962851 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693495962852 2023.08.31 18:32:42)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 05020103095352135352435e520053020502070353)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693495962871 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693495962872 2023.08.31 18:32:42)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 15121112194342031012534e421043121512171343)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693496005050 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496005051 2023.08.31 18:33:25)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e0b6b3b3e9b6b7f6b6b7a6bbb7e5b6e7e0e7e2e6b6)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496005070 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693496005071 2023.08.31 18:33:25)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f0a6a3a0f9a6a7e6f5f7b6aba7f5a6f7f0f7f2f6a6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7420          1693496184823 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496184824 2023.08.31 18:36:24)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 16171d11194041004046504d411340111611141040)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(50)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496184842 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 250))
	(_version vef)
	(_time 1693496184843 2023.08.31 18:36:24)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 25242e21297372332022637e722073222522272373)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 253(_ent (_in))))
				(_port(_int instructions_memory -2 1 254(_ent (_in))))
				(_port(_int pc 0 1 255(_ent (_out))))
				(_port(_int instruction 0 1 256(_ent (_out))))
				(_port(_int rs1 1 1 258(_ent (_out))))
				(_port(_int rs2 1 1 259(_ent (_out))))
				(_port(_int rd 1 1 260(_ent (_out))))
				(_port(_int rd_write_data 0 1 261(_ent (_out))))
				(_port(_int rd_write_enable -1 1 262(_ent (_out))))
				(_port(_int rs1_data 0 1 263(_ent (_out))))
				(_port(_int rs2_data 0 1 264(_ent (_out))))
				(_port(_int alu_op 2 1 266(_ent (_out))))
				(_port(_int alu_a 0 1 267(_ent (_out))))
				(_port(_int alu_b 0 1 268(_ent (_out))))
				(_port(_int alu_result 0 1 269(_ent (_out))))
				(_port(_int alu_zero -1 1 270(_ent (_out))))
				(_port(_int mem_address 0 1 272(_ent (_out))))
				(_port(_int mem_write_data 0 1 273(_ent (_out))))
				(_port(_int mem_write_enable -1 1 274(_ent (_out))))
				(_port(_int mem_read_data 0 1 275(_ent (_out))))
				(_port(_int funct7 3 1 277(_ent (_out))))
				(_port(_int funct3 2 1 278(_ent (_out))))
				(_port(_int opcode 3 1 279(_ent (_out))))
				(_port(_int funct 4 1 280(_ent (_out))))
			)
		)
	)
	(_inst uut 1 326(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 255(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 258(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 266(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 277(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 280(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 284(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 287(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 287(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 288(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 289(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 292(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 292(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 293(_arch(_uni))))
		(_sig(_int tb_rd 6 1 294(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 296(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 297(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 301(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 302(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 303(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 304(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 305(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 305(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 308(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 309(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 310(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 314(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 314(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 315(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 316(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 317(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 317(_arch(_uni))))
		(_prcs
			(line__320(_arch 0 1 320(_assignment(_trgt(0))(_sens(0)))))
			(line__322(_arch 1 1 322(_assignment(_trgt(3(0))))))
			(line__323(_arch 2 1 323(_assignment(_trgt(3(1))))))
			(line__324(_arch 3 1 324(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7412          1693496239139 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496239140 2023.08.31 18:37:19)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3e3a683b6268692868697865693b68393e393c3868)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496239159 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693496239160 2023.08.31 18:37:19)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5d590b5e000b0a4b585a1b060a580b5a5d5a5f5b0b)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7412          1693496289666 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496289667 2023.08.31 18:38:09)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code a1a6a1f6a9f7f6b7f7f6e7faf6a4f7a6a1a6a3a7f7)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(31))(_mon)(_read(24)(25)(29)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496289684 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693496289685 2023.08.31 18:38:09)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code b1b6b1e5b9e7e6a7b4b6f7eae6b4e7b6b1b6b3b7e7)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7412          1693496306359 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496306360 2023.08.31 18:38:26)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code e1e2e0b2e9b7b6f7b7b6a7bab6e4b7e6e1e6e3e7b7)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496306382 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693496306383 2023.08.31 18:38:26)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code f0f3f1a0f9a6a7e6f5f7b6aba7f5a6f7f0f7f2f6a6)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7412          1693496365090 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496365091 2023.08.31 18:39:25)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 3f3a343a6069682969687964683a69383f383d3969)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496365109 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 247))
	(_version vef)
	(_time 1693496365110 2023.08.31 18:39:25)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 5f5a545c000908495a581904085a09585f585d5909)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 250(_ent (_in))))
				(_port(_int instructions_memory -2 1 251(_ent (_in))))
				(_port(_int pc 0 1 252(_ent (_out))))
				(_port(_int instruction 0 1 253(_ent (_out))))
				(_port(_int rs1 1 1 255(_ent (_out))))
				(_port(_int rs2 1 1 256(_ent (_out))))
				(_port(_int rd 1 1 257(_ent (_out))))
				(_port(_int rd_write_data 0 1 258(_ent (_out))))
				(_port(_int rd_write_enable -1 1 259(_ent (_out))))
				(_port(_int rs1_data 0 1 260(_ent (_out))))
				(_port(_int rs2_data 0 1 261(_ent (_out))))
				(_port(_int alu_op 2 1 263(_ent (_out))))
				(_port(_int alu_a 0 1 264(_ent (_out))))
				(_port(_int alu_b 0 1 265(_ent (_out))))
				(_port(_int alu_result 0 1 266(_ent (_out))))
				(_port(_int alu_zero -1 1 267(_ent (_out))))
				(_port(_int mem_address 0 1 269(_ent (_out))))
				(_port(_int mem_write_data 0 1 270(_ent (_out))))
				(_port(_int mem_write_enable -1 1 271(_ent (_out))))
				(_port(_int mem_read_data 0 1 272(_ent (_out))))
				(_port(_int funct7 3 1 274(_ent (_out))))
				(_port(_int funct3 2 1 275(_ent (_out))))
				(_port(_int opcode 3 1 276(_ent (_out))))
				(_port(_int funct 4 1 277(_ent (_out))))
			)
		)
	)
	(_inst uut 1 323(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 252(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 255(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 263(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 274(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 277(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 281(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 284(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 284(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 285(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 286(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 289(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 289(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd 6 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 292(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 293(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 295(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 298(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 299(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 300(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 301(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 302(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 302(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 306(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 307(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 308(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 311(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 312(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 313(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 314(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 314(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 1 317(_assignment(_trgt(0))(_sens(0)))))
			(line__319(_arch 1 1 319(_assignment(_trgt(3(0))))))
			(line__320(_arch 2 1 320(_assignment(_trgt(3(1))))))
			(line__321(_arch 3 1 321(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7412          1693496368620 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496368621 2023.08.31 18:39:28)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 0b0f0e0d505d5c1d5d5f4d505c0e5d0c0b0c090d5d)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(36)(45))(_mon)(_read(24)(25)(29)(31)(32)(33)(34)(42)(43)(44)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496368641 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693496368642 2023.08.31 18:39:28)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 2a2e2f2e727c7d3c2f2d6c717d2f7c2d2a2d282c7c)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7412          1693496384303 Behavioral
(_unit VHDL(risc_v_processor 0 8(behavioral 0 41))
	(_version vef)
	(_time 1693496384304 2023.08.31 18:39:44)
	(_source(\../src/tetsfdsfsd.vhd\))
	(_parameters tan)
	(_code 525254515904054404061409055704555255505404)
	(_ent
		(_time 1693492036883)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 5 0 45(_ent (_in))))
				(_port(_int instruction 5 0 46(_ent (_out))))
				(_port(_int memory -2 0 47(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int read_reg1 6 0 54(_ent (_in))))
				(_port(_int read_reg2 6 0 55(_ent (_in))))
				(_port(_int write_reg 6 0 56(_ent (_in))))
				(_port(_int write_data 7 0 57(_ent (_in))))
				(_port(_int reg_write_enable -1 0 58(_ent (_in))))
				(_port(_int read_data1 7 0 59(_ent (_out))))
				(_port(_int read_data2 7 0 60(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 66(_ent (_in))))
				(_port(_int a 9 0 67(_ent (_in))))
				(_port(_int b 9 0 68(_ent (_in))))
				(_port(_int result 9 0 69(_ent (_out))))
				(_port(_int zero -1 0 70(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 76(_ent (_in))))
				(_port(_int address 10 0 77(_ent (_in))))
				(_port(_int write_data 10 0 78(_ent (_in))))
				(_port(_int mem_write_enable -1 0 79(_ent (_in))))
				(_port(_int read_data 10 0 80(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 118(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 121(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 124(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 127(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 12(_ent(_out))))
		(_port(_int instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 15(_ent(_out))))
		(_port(_int rs2 1 0 16(_ent(_out))))
		(_port(_int rd 1 0 17(_ent(_out))))
		(_port(_int rd_write_data 0 0 18(_ent(_out))))
		(_port(_int rd_write_enable -1 0 19(_ent(_out))))
		(_port(_int rs1_data 0 0 20(_ent(_out))))
		(_port(_int rs2_data 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 23(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 23(_ent(_out))))
		(_port(_int alu_a 0 0 24(_ent(_out))))
		(_port(_int alu_b 0 0 25(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_port(_int alu_zero -1 0 27(_ent(_out))))
		(_port(_int mem_address 0 0 29(_ent(_out))))
		(_port(_int mem_write_data 0 0 30(_ent(_out))))
		(_port(_int mem_write_enable -1 0 31(_ent(_out))))
		(_port(_int mem_read_data 0 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 34(_ent(_out))))
		(_port(_int funct3 2 0 35(_ent(_out))))
		(_port(_int opcode 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 37(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 54(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 85(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 89(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 90(_arch(_uni))))
		(_sig(_int temp_rd 12 0 91(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 92(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 93(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 94(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 95(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 98(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 99(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 100(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 102(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 102(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 105(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 106(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 107(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 111(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 111(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 112(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 114(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 114(_arch(_uni))))
		(_var(_int my_line -3 0 131(_prcs 0)))
		(_prcs
			(line__130(_arch 0 0 130(_prcs(_wait_on)(_trgt(24)(26)(27)(28)(29)(30)(35)(36)(37)(42)(43)(44)(45)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(20)(21)(22)(23))(_sens(25))(_mon)(_read(24)(29)(31)(32)(33)(34)(36)(42)(43)(44)(45)(0)))))
		)
		(_subprogram
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.STRING(3 STRING)))
		(_type(_ext std.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(2 OUTPUT)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(4 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(49)
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5157          1693496384327 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 1 246))
	(_version vef)
	(_time 1693496384328 2023.08.31 18:39:44)
	(_source(\../src/Processor.vhd\(\../src/tetsfdsfsd.vhd\)))
	(_parameters tan)
	(_code 626264626934357467652439356734656265606434)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 1 249(_ent (_in))))
				(_port(_int instructions_memory -2 1 250(_ent (_in))))
				(_port(_int pc 0 1 251(_ent (_out))))
				(_port(_int instruction 0 1 252(_ent (_out))))
				(_port(_int rs1 1 1 254(_ent (_out))))
				(_port(_int rs2 1 1 255(_ent (_out))))
				(_port(_int rd 1 1 256(_ent (_out))))
				(_port(_int rd_write_data 0 1 257(_ent (_out))))
				(_port(_int rd_write_enable -1 1 258(_ent (_out))))
				(_port(_int rs1_data 0 1 259(_ent (_out))))
				(_port(_int rs2_data 0 1 260(_ent (_out))))
				(_port(_int alu_op 2 1 262(_ent (_out))))
				(_port(_int alu_a 0 1 263(_ent (_out))))
				(_port(_int alu_b 0 1 264(_ent (_out))))
				(_port(_int alu_result 0 1 265(_ent (_out))))
				(_port(_int alu_zero -1 1 266(_ent (_out))))
				(_port(_int mem_address 0 1 268(_ent (_out))))
				(_port(_int mem_write_data 0 1 269(_ent (_out))))
				(_port(_int mem_write_enable -1 1 270(_ent (_out))))
				(_port(_int mem_read_data 0 1 271(_ent (_out))))
				(_port(_int funct7 3 1 273(_ent (_out))))
				(_port(_int funct3 2 1 274(_ent (_out))))
				(_port(_int opcode 3 1 275(_ent (_out))))
				(_port(_int funct 4 1 276(_ent (_out))))
			)
		)
	)
	(_inst uut 1 322(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 251(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 254(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 262(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 273(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 1 276(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 1 280(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 283(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 1 283(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 1 284(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 1 285(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 1 288(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 1 288(_arch(_uni))))
		(_sig(_int tb_rs2 6 1 289(_arch(_uni))))
		(_sig(_int tb_rd 6 1 290(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 1 291(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 1 292(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 1 293(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 1 294(_arch(_uni))))
		(_sig(_int tb_alu_result 5 1 297(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 1 298(_arch(_uni))))
		(_sig(_int tb_alu_a 5 1 299(_arch(_uni))))
		(_sig(_int tb_alu_b 5 1 300(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 301(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 1 301(_arch(_uni))))
		(_sig(_int tb_mem_address 5 1 304(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 1 305(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 1 306(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 1 307(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 1 310(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 1 310(_arch(_uni))))
		(_sig(_int tb_funct3 7 1 311(_arch(_uni))))
		(_sig(_int tb_opcode 8 1 312(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 313(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 1 313(_arch(_uni))))
		(_prcs
			(line__316(_arch 0 1 316(_assignment(_trgt(0))(_sens(0)))))
			(line__318(_arch 1 1 318(_assignment(_trgt(3(0))))))
			(line__319(_arch 2 1 319(_assignment(_trgt(3(1))))))
			(line__320(_arch 3 1 320(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 1436          1693923251809 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693923251810 2023.09.05 17:14:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code ce9c989b9e999dd8c5c8dd959bc8cbc9ccc9cdc9cc)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2421          1693923251835 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1693923251836 2023.09.05 17:14:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code de8c888c8e898dc8d5d0cd858bd8dbd9dcd9dddb88)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 0 0 50(_ent (_in))))
				(_port(_int read_reg2 0 0 51(_ent (_in))))
				(_port(_int write_reg 0 0 52(_ent (_in))))
				(_port(_int write_data 1 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 1 0 55(_ent (_out))))
				(_port(_int read_data2 1 0 56(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 60(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 2 0 61(_arch(_uni))))
		(_sig(_int tb_read_reg2 2 0 61(_arch(_uni))))
		(_sig(_int tb_write_reg 2 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 3 0 62(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 63(_arch(_uni))))
		(_sig(_int tb_read_data1 3 0 64(_arch(_uni))))
		(_sig(_int tb_read_data2 3 0 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(0))(_sens(0)))))
			(line__71(_arch 1 0 71(_assignment(_trgt(4)))))
			(line__72(_arch 2 0 72(_assignment(_trgt(3)))))
			(line__73(_arch 3 0 73(_assignment(_trgt(5)))))
			(line__76(_arch 4 0 76(_assignment(_trgt(1)))))
			(line__77(_arch 5 0 77(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(33686018 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1436          1693923326624 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693923326625 2023.09.05 17:15:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 0b0d0b0d5c5c581d000d18505e0d0e0c090c080c09)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1436          1693923347741 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 18))
	(_version vef)
	(_time 1693923347742 2023.09.05 17:15:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8081868e85d7d3968b8693dbd58685878287838782)
	(_ent
		(_time 1692707601734)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int read_reg1 0 0 7(_ent(_in))))
		(_port(_int read_reg2 0 0 8(_ent(_in))))
		(_port(_int write_reg 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 10(_ent(_in))))
		(_port(_int reg_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data1 1 0 12(_ent(_out))))
		(_port(_int read_data2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_data_array 0 19(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(6)(7))(_sens(0)(8)(1)(2)(3)(4)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 2421          1693923347747 Behavioral
(_unit VHDL(registers_tb 0 38(behavioral 0 46))
	(_version vef)
	(_time 1693923347748 2023.09.05 17:15:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8081868e85d7d3968b8e93dbd586858782878385d6)
	(_ent
		(_time 1692708466566)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int read_reg1 0 0 50(_ent (_in))))
				(_port(_int read_reg2 0 0 51(_ent (_in))))
				(_port(_int write_reg 0 0 52(_ent (_in))))
				(_port(_int write_data 1 0 53(_ent (_in))))
				(_port(_int reg_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data1 1 0 55(_ent (_out))))
				(_port(_int read_data2 1 0 56(_ent (_out))))
			)
		)
	)
	(_inst uut 0 79(_comp Registers)
		(_port
			((clk)(tb_clk))
			((read_reg1)(tb_read_reg1))
			((read_reg2)(tb_read_reg2))
			((write_reg)(tb_write_reg))
			((write_data)(tb_write_data))
			((reg_write_enable)(tb_reg_write_enable))
			((read_data1)(tb_read_data1))
			((read_data2)(tb_read_data2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 50(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_clk -1 0 60(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_read_reg1 2 0 61(_arch(_uni))))
		(_sig(_int tb_read_reg2 2 0 61(_arch(_uni))))
		(_sig(_int tb_write_reg 2 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_write_data 3 0 62(_arch(_uni))))
		(_sig(_int tb_reg_write_enable -1 0 63(_arch(_uni))))
		(_sig(_int tb_read_data1 3 0 64(_arch(_uni))))
		(_sig(_int tb_read_data2 3 0 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(0))(_sens(0)))))
			(line__71(_arch 1 0 71(_assignment(_trgt(4)))))
			(line__72(_arch 2 0 72(_assignment(_trgt(3)))))
			(line__73(_arch 3 0 73(_assignment(_trgt(5)))))
			(line__76(_arch 4 0 76(_assignment(_trgt(1)))))
			(line__77(_arch 5 0 77(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(50463234 2)
		(33686018 3)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1131          1693934368645 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 14))
	(_version vef)
	(_time 1693934368646 2023.09.05 20:19:28)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code eae4bbb9babcbafceabdaeb0beecbeecbcede8ede3)
	(_ent
		(_time 1692797659160)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 8(_ent(_in))))
		(_port(_int write_data 0 0 9(_ent(_in))))
		(_port(_int mem_write_enable -1 0 10(_ent(_in))))
		(_port(_int read_data 0 0 11(_ent(_out))))
		(_sig(_int memory -2 0 15(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1802          1693934368671 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 36))
	(_version vef)
	(_time 1693934368672 2023.09.05 20:19:28)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 09075b0f015f591f095c4d535d0f5d0f5f0e0b0e00)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int address 1 0 45(_ent (_in))))
				(_port(_int write_data 1 0 46(_ent (_in))))
				(_port(_int mem_write_enable -1 0 47(_ent (_in))))
				(_port(_int read_data 1 0 48(_ent (_out))))
			)
		)
	)
	(_inst uut 0 57(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 37(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 38(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 38(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 39(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 40(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(0))(_sens(0)))))
			(line__53(_arch 1 0 53(_assignment(_trgt(2)))))
			(line__54(_arch 2 0 54(_assignment(_trgt(1)))))
			(line__55(_arch 3 0 55(_assignment(_trgt(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1917          1693934522365 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 41))
	(_version vef)
	(_time 1693934522366 2023.09.05 20:22:02)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 61326261613731776132253b356735673766636668)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int address 1 0 51(_ent (_in))))
				(_port(_int write_data 1 0 52(_ent (_in))))
				(_port(_int mem_write_enable -1 0 53(_ent (_in))))
				(_port(_int read_data 1 0 54(_ent (_out))))
			)
		)
	)
	(_inst uut 0 64(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 44(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 46(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(0))(_sens(0)))))
			(line__59(_arch 1 0 59(_assignment(_trgt(2)))))
			(line__60(_arch 2 0 60(_assignment(_trgt(1)))))
			(line__61(_arch 3 0 61(_assignment(_trgt(3)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1187          1693934529219 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 17))
	(_version vef)
	(_time 1693934529220 2023.09.05 20:22:09)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 2c2a2a287e7a7c3a2c7c6876782a782a7a2b2e2b25)
	(_ent
		(_time 1693934529217)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int write_data 0 0 10(_ent(_in))))
		(_port(_int mem_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_port(_int mem_read_enable -1 0 13(_ent(_in))))
		(_sig(_int memory -2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(4))(_sens(0)(6)(1)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1187          1693934543435 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 17))
	(_version vef)
	(_time 1693934543436 2023.09.05 20:22:23)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b7b2bae3b1e1e7a1b7e7f3ede3b1e3b1e1b0b5b0be)
	(_ent
		(_time 1693934529216)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int write_data 0 0 10(_ent(_in))))
		(_port(_int mem_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_port(_int mem_read_enable -1 0 13(_ent(_in))))
		(_sig(_int memory -2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(4))(_sens(0)(6)(1)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1187          1693934574824 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 17))
	(_version vef)
	(_time 1693934574825 2023.09.05 20:22:54)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 46124644411016504616021c12401240104144414f)
	(_ent
		(_time 1693934529216)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int write_data 0 0 10(_ent(_in))))
		(_port(_int mem_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_port(_int mem_read_enable -1 0 13(_ent(_in))))
		(_sig(_int memory -2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(4))(_sens(0)(6)(1)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2016          1693934574830 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 41))
	(_version vef)
	(_time 1693934574831 2023.09.05 20:22:54)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 56025655510006405551120c02500250005154515f)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int address 1 0 52(_ent (_in))))
				(_port(_int write_data 1 0 53(_ent (_in))))
				(_port(_int mem_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data 1 0 55(_ent (_out))))
				(_port(_int mem_read_enable -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst uut 0 67(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
			((mem_read_enable)(tb_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 44(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 46(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(0))(_sens(0)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(2)))))
			(line__63(_arch 2 0 63(_assignment(_trgt(1)))))
			(line__64(_arch 3 0 64(_assignment(_trgt(3)))))
			(line__65(_arch 4 0 65(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1187          1693934664259 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 17))
	(_version vef)
	(_time 1693934664260 2023.09.05 20:24:24)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a4a3a1f3a1f2f4b2a4f4e0fef0a2f0a2f2a3a6a3ad)
	(_ent
		(_time 1693934529216)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int write_data 0 0 10(_ent(_in))))
		(_port(_int mem_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_port(_int mem_read_enable -1 0 13(_ent(_in))))
		(_sig(_int memory -2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(4))(_sens(0)(6)(1)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2016          1693934664265 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 41))
	(_version vef)
	(_time 1693934664266 2023.09.05 20:24:24)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b3b4b6e7b1e5e3a5b0b5f7e9e7b5e7b5e5b4b1b4ba)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int address 1 0 52(_ent (_in))))
				(_port(_int write_data 1 0 53(_ent (_in))))
				(_port(_int mem_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data 1 0 55(_ent (_out))))
				(_port(_int mem_read_enable -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst uut 0 66(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
			((mem_read_enable)(tb_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 44(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 46(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(0))(_sens(0)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(2)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(1)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 4 0 64(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 5 -1)
)
V 000051 55 1187          1693987427926 Behavioral
(_unit VHDL(datamemory 0 6(behavioral 0 17))
	(_version vef)
	(_time 1693987427927 2023.09.06 11:03:47)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 21712225217771372171657b752775277726232628)
	(_ent
		(_time 1693934529216)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int address 0 0 9(_ent(_in))))
		(_port(_int write_data 0 0 10(_ent(_in))))
		(_port(_int mem_write_enable -1 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_port(_int mem_read_enable -1 0 13(_ent(_in))))
		(_sig(_int memory -2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6)(4))(_sens(0)(6)(1)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 2016          1693987427952 Behavioral
(_unit VHDL(datamemory_tb 0 33(behavioral 0 41))
	(_version vef)
	(_time 1693987427953 2023.09.06 11:03:47)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 41114243411711574247051b154715471746434648)
	(_ent
		(_time 1692797685073)
	)
	(_comp
		(DataMemory
			(_object
				(_port(_int clk -1 0 51(_ent (_in))))
				(_port(_int address 1 0 52(_ent (_in))))
				(_port(_int write_data 1 0 53(_ent (_in))))
				(_port(_int mem_write_enable -1 0 54(_ent (_in))))
				(_port(_int read_data 1 0 55(_ent (_out))))
				(_port(_int mem_read_enable -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst uut 0 66(_comp DataMemory)
		(_port
			((clk)(tb_clk))
			((address)(tb_address))
			((write_data)(tb_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((read_data)(tb_read_data))
			((mem_read_enable)(tb_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 42(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_address 0 0 43(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_write_data 0 0 44(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 45(_arch(_uni((i 2))))))
		(_sig(_int tb_read_data 0 0 46(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 52(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(0))(_sens(0)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(2)))))
			(line__62(_arch 2 0 62(_assignment(_trgt(1)))))
			(line__63(_arch 3 0 63(_assignment(_trgt(3)))))
			(line__64(_arch 4 0 64(_assignment(_trgt(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 50528771 33686275 50463491 33751811 50529027 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 7207          1693987573652 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 47))
	(_version vef)
	(_time 1693987573653 2023.09.06 11:06:13)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 686c6a68693e3f7e3e3e2e333f6d3e6f686f6a6e3e)
	(_ent
		(_time 1693987573642)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int address 5 0 51(_ent (_in))))
				(_port(_int instruction 5 0 52(_ent (_out))))
				(_port(_int memory -2 0 53(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 59(_ent (_in))))
				(_port(_int read_reg1 6 0 60(_ent (_in))))
				(_port(_int read_reg2 6 0 61(_ent (_in))))
				(_port(_int write_reg 6 0 62(_ent (_in))))
				(_port(_int write_data 7 0 63(_ent (_in))))
				(_port(_int reg_write_enable -1 0 64(_ent (_in))))
				(_port(_int read_data1 7 0 65(_ent (_out))))
				(_port(_int read_data2 7 0 66(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 72(_ent (_in))))
				(_port(_int a 9 0 73(_ent (_in))))
				(_port(_int b 9 0 74(_ent (_in))))
				(_port(_int result 9 0 75(_ent (_out))))
				(_port(_int zero -1 0 76(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int address 10 0 83(_ent (_in))))
				(_port(_int write_data 10 0 84(_ent (_in))))
				(_port(_int mem_write_enable -1 0 85(_ent (_in))))
				(_port(_int read_data 10 0 86(_ent (_out))))
				(_port(_int mem_read_enable -1 0 87(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 126(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 129(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 132(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 135(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
			((mem_read_enable)(temp_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 13(_ent(_out))))
		(_port(_int instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 17(_ent(_out))))
		(_port(_int rs2 1 0 18(_ent(_out))))
		(_port(_int rd 1 0 19(_ent(_out))))
		(_port(_int rd_write_data 0 0 20(_ent(_out))))
		(_port(_int rd_write_enable -1 0 21(_ent(_out))))
		(_port(_int rs1_data 0 0 22(_ent(_out))))
		(_port(_int rs2_data 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 26(_ent(_out))))
		(_port(_int alu_a 0 0 27(_ent(_out))))
		(_port(_int alu_b 0 0 28(_ent(_out))))
		(_port(_int alu_result 0 0 29(_ent(_out))))
		(_port(_int alu_zero -1 0 30(_ent(_out))))
		(_port(_int mem_address 0 0 33(_ent(_out))))
		(_port(_int mem_write_data 0 0 34(_ent(_out))))
		(_port(_int mem_write_enable -1 0 35(_ent(_out))))
		(_port(_int mem_read_data 0 0 36(_ent(_out))))
		(_port(_int mem_read_enable -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 40(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 40(_ent(_out))))
		(_port(_int funct3 2 0 41(_ent(_out))))
		(_port(_int opcode 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 43(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 83(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 96(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 96(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 97(_arch(_uni))))
		(_sig(_int temp_rd 12 0 98(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 99(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 101(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 102(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 105(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 106(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 107(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 109(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 109(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 112(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 113(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 114(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 115(_arch(_uni))))
		(_sig(_int temp_mem_read_enable -1 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 119(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 119(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 120(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 122(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 122(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_wait_on)(_trgt(25)(27)(28)(29)(30)(31)(36)(37)(38)(44)(45)(46)(47)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(21)(22)(23)(24))(_sens(26))(_read(25)(30)(32)(33)(34)(35)(37)(44)(45)(46)(47)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5865          1693987573679 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 248))
	(_version vef)
	(_time 1693987573680 2023.09.06 11:06:13)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8783858989d1d0918280c1dcd082d18087808581d1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 251(_ent (_in))))
				(_port(_int instructions_memory -2 0 252(_ent (_in))))
				(_port(_int pc 0 0 253(_ent (_out))))
				(_port(_int instruction 0 0 254(_ent (_out))))
				(_port(_int rs1 1 0 256(_ent (_out))))
				(_port(_int rs2 1 0 257(_ent (_out))))
				(_port(_int rd 1 0 258(_ent (_out))))
				(_port(_int rd_write_data 0 0 259(_ent (_out))))
				(_port(_int rd_write_enable -1 0 260(_ent (_out))))
				(_port(_int rs1_data 0 0 261(_ent (_out))))
				(_port(_int rs2_data 0 0 262(_ent (_out))))
				(_port(_int alu_op 2 0 264(_ent (_out))))
				(_port(_int alu_a 0 0 265(_ent (_out))))
				(_port(_int alu_b 0 0 266(_ent (_out))))
				(_port(_int alu_result 0 0 267(_ent (_out))))
				(_port(_int alu_zero -1 0 268(_ent (_out))))
				(_port(_int mem_address 0 0 270(_ent (_out))))
				(_port(_int mem_write_data 0 0 271(_ent (_out))))
				(_port(_int mem_write_enable -1 0 272(_ent (_out))))
				(_port(_int mem_read_data 0 0 273(_ent (_out))))
				(_port(_int funct7 3 0 275(_ent (_out))))
				(_port(_int funct3 2 0 276(_ent (_out))))
				(_port(_int opcode 3 0 277(_ent (_out))))
				(_port(_int funct 4 0 278(_ent (_out))))
			)
		)
	)
	(_inst uut 0 324(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
			(_port
				((clk)(clk))
				((instructions_memory)(instructions_memory))
				((pc)(pc))
				((instruction)(instruction))
				((rs1)(rs1))
				((rs2)(rs2))
				((rd)(rd))
				((rd_write_data)(rd_write_data))
				((rd_write_enable)(rd_write_enable))
				((rs1_data)(rs1_data))
				((rs2_data)(rs2_data))
				((alu_op)(alu_op))
				((alu_a)(alu_a))
				((alu_b)(alu_b))
				((alu_result)(alu_result))
				((alu_zero)(alu_zero))
				((mem_address)(mem_address))
				((mem_write_data)(mem_write_data))
				((mem_write_enable)(mem_write_enable))
				((mem_read_data)(mem_read_data))
				((mem_read_enable)(_open))
				((funct7)(funct7))
				((funct3)(funct3))
				((opcode)(opcode))
				((funct)(funct))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 253(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 264(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 275(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 278(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 0 282(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 285(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 0 285(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 0 286(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 287(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 290(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 0 290(_arch(_uni))))
		(_sig(_int tb_rs2 6 0 291(_arch(_uni))))
		(_sig(_int tb_rd 6 0 292(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 0 293(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 0 294(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 0 295(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 0 296(_arch(_uni))))
		(_sig(_int tb_alu_result 5 0 299(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 300(_arch(_uni))))
		(_sig(_int tb_alu_a 5 0 301(_arch(_uni))))
		(_sig(_int tb_alu_b 5 0 302(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 303(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 0 303(_arch(_uni))))
		(_sig(_int tb_mem_address 5 0 306(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 0 307(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 308(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 0 309(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 312(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 0 312(_arch(_uni))))
		(_sig(_int tb_funct3 7 0 313(_arch(_uni))))
		(_sig(_int tb_opcode 8 0 314(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 315(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 0 315(_arch(_uni))))
		(_prcs
			(line__318(_arch 0 0 318(_assignment(_trgt(0))(_sens(0)))))
			(line__320(_arch 1 0 320(_assignment(_trgt(3(0))))))
			(line__321(_arch 2 0 321(_assignment(_trgt(3(1))))))
			(line__322(_arch 3 0 322(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7207          1693987662337 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 47))
	(_version vef)
	(_time 1693987662338 2023.09.06 11:07:42)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code d7d88485d98180c18181918c80d281d0d7d0d5d181)
	(_ent
		(_time 1693987573641)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int address 5 0 51(_ent (_in))))
				(_port(_int instruction 5 0 52(_ent (_out))))
				(_port(_int memory -2 0 53(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 59(_ent (_in))))
				(_port(_int read_reg1 6 0 60(_ent (_in))))
				(_port(_int read_reg2 6 0 61(_ent (_in))))
				(_port(_int write_reg 6 0 62(_ent (_in))))
				(_port(_int write_data 7 0 63(_ent (_in))))
				(_port(_int reg_write_enable -1 0 64(_ent (_in))))
				(_port(_int read_data1 7 0 65(_ent (_out))))
				(_port(_int read_data2 7 0 66(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 72(_ent (_in))))
				(_port(_int a 9 0 73(_ent (_in))))
				(_port(_int b 9 0 74(_ent (_in))))
				(_port(_int result 9 0 75(_ent (_out))))
				(_port(_int zero -1 0 76(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int address 10 0 83(_ent (_in))))
				(_port(_int write_data 10 0 84(_ent (_in))))
				(_port(_int mem_write_enable -1 0 85(_ent (_in))))
				(_port(_int read_data 10 0 86(_ent (_out))))
				(_port(_int mem_read_enable -1 0 87(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 126(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 129(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 132(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 135(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
			((mem_read_enable)(temp_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 13(_ent(_out))))
		(_port(_int instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 17(_ent(_out))))
		(_port(_int rs2 1 0 18(_ent(_out))))
		(_port(_int rd 1 0 19(_ent(_out))))
		(_port(_int rd_write_data 0 0 20(_ent(_out))))
		(_port(_int rd_write_enable -1 0 21(_ent(_out))))
		(_port(_int rs1_data 0 0 22(_ent(_out))))
		(_port(_int rs2_data 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 26(_ent(_out))))
		(_port(_int alu_a 0 0 27(_ent(_out))))
		(_port(_int alu_b 0 0 28(_ent(_out))))
		(_port(_int alu_result 0 0 29(_ent(_out))))
		(_port(_int alu_zero -1 0 30(_ent(_out))))
		(_port(_int mem_address 0 0 33(_ent(_out))))
		(_port(_int mem_write_data 0 0 34(_ent(_out))))
		(_port(_int mem_write_enable -1 0 35(_ent(_out))))
		(_port(_int mem_read_data 0 0 36(_ent(_out))))
		(_port(_int mem_read_enable -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 40(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 40(_ent(_out))))
		(_port(_int funct3 2 0 41(_ent(_out))))
		(_port(_int opcode 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 43(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 83(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 96(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 96(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 97(_arch(_uni))))
		(_sig(_int temp_rd 12 0 98(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 99(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 101(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 102(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 105(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 106(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 107(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 109(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 109(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 112(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 113(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 114(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 115(_arch(_uni))))
		(_sig(_int temp_mem_read_enable -1 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 119(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 119(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 120(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 122(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 122(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_wait_on)(_trgt(25)(27)(28)(29)(30)(31)(36)(37)(38)(44)(45)(46)(47)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(21)(22)(23)(24))(_sens(26))(_read(25)(30)(32)(33)(34)(35)(37)(44)(45)(46)(47)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5290          1693987662356 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 248))
	(_version vef)
	(_time 1693987662357 2023.09.06 11:07:42)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code e7e8b4b4e9b1b0f1e2e6a1bcb0e2b1e0e7e0e5e1b1)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 251(_ent (_in))))
				(_port(_int instructions_memory -2 0 252(_ent (_in))))
				(_port(_int pc 0 0 253(_ent (_out))))
				(_port(_int instruction 0 0 254(_ent (_out))))
				(_port(_int rs1 1 0 256(_ent (_out))))
				(_port(_int rs2 1 0 257(_ent (_out))))
				(_port(_int rd 1 0 258(_ent (_out))))
				(_port(_int rd_write_data 0 0 259(_ent (_out))))
				(_port(_int rd_write_enable -1 0 260(_ent (_out))))
				(_port(_int rs1_data 0 0 261(_ent (_out))))
				(_port(_int rs2_data 0 0 262(_ent (_out))))
				(_port(_int alu_op 2 0 264(_ent (_out))))
				(_port(_int alu_a 0 0 265(_ent (_out))))
				(_port(_int alu_b 0 0 266(_ent (_out))))
				(_port(_int alu_result 0 0 267(_ent (_out))))
				(_port(_int alu_zero -1 0 268(_ent (_out))))
				(_port(_int mem_address 0 0 270(_ent (_out))))
				(_port(_int mem_write_data 0 0 271(_ent (_out))))
				(_port(_int mem_write_enable -1 0 272(_ent (_out))))
				(_port(_int mem_read_data 0 0 273(_ent (_out))))
				(_port(_int mem_read_enable -1 0 274(_ent (_out))))
				(_port(_int funct7 3 0 276(_ent (_out))))
				(_port(_int funct3 2 0 277(_ent (_out))))
				(_port(_int opcode 3 0 278(_ent (_out))))
				(_port(_int funct 4 0 279(_ent (_out))))
			)
		)
	)
	(_inst uut 0 326(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((mem_read_enable)(tb_mem_read_enable))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 253(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 264(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 276(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 279(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 0 283(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 286(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 0 286(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 0 287(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 291(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 0 291(_arch(_uni))))
		(_sig(_int tb_rs2 6 0 292(_arch(_uni))))
		(_sig(_int tb_rd 6 0 293(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 0 294(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 0 295(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 0 296(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 0 297(_arch(_uni))))
		(_sig(_int tb_alu_result 5 0 300(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 301(_arch(_uni))))
		(_sig(_int tb_alu_a 5 0 302(_arch(_uni))))
		(_sig(_int tb_alu_b 5 0 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 304(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 0 304(_arch(_uni))))
		(_sig(_int tb_mem_address 5 0 307(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 0 308(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 309(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 0 310(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 314(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 0 314(_arch(_uni))))
		(_sig(_int tb_funct3 7 0 315(_arch(_uni))))
		(_sig(_int tb_opcode 8 0 316(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 317(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 0 317(_arch(_uni))))
		(_prcs
			(line__320(_arch 0 0 320(_assignment(_trgt(0))(_sens(0)))))
			(line__322(_arch 1 0 322(_assignment(_trgt(3(0))))))
			(line__323(_arch 2 0 323(_assignment(_trgt(3(1))))))
			(line__324(_arch 3 0 324(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
I 000051 55 7207          1694014365762 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 47))
	(_version vef)
	(_time 1694014365763 2023.09.06 18:32:45)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 57065354590100410101110c005201505750555101)
	(_ent
		(_time 1693987573641)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int address 5 0 51(_ent (_in))))
				(_port(_int instruction 5 0 52(_ent (_out))))
				(_port(_int memory -2 0 53(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 59(_ent (_in))))
				(_port(_int read_reg1 6 0 60(_ent (_in))))
				(_port(_int read_reg2 6 0 61(_ent (_in))))
				(_port(_int write_reg 6 0 62(_ent (_in))))
				(_port(_int write_data 7 0 63(_ent (_in))))
				(_port(_int reg_write_enable -1 0 64(_ent (_in))))
				(_port(_int read_data1 7 0 65(_ent (_out))))
				(_port(_int read_data2 7 0 66(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 72(_ent (_in))))
				(_port(_int a 9 0 73(_ent (_in))))
				(_port(_int b 9 0 74(_ent (_in))))
				(_port(_int result 9 0 75(_ent (_out))))
				(_port(_int zero -1 0 76(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int address 10 0 83(_ent (_in))))
				(_port(_int write_data 10 0 84(_ent (_in))))
				(_port(_int mem_write_enable -1 0 85(_ent (_in))))
				(_port(_int read_data 10 0 86(_ent (_out))))
				(_port(_int mem_read_enable -1 0 87(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 126(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 129(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 132(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 135(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
			((mem_read_enable)(temp_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 13(_ent(_out))))
		(_port(_int instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 17(_ent(_out))))
		(_port(_int rs2 1 0 18(_ent(_out))))
		(_port(_int rd 1 0 19(_ent(_out))))
		(_port(_int rd_write_data 0 0 20(_ent(_out))))
		(_port(_int rd_write_enable -1 0 21(_ent(_out))))
		(_port(_int rs1_data 0 0 22(_ent(_out))))
		(_port(_int rs2_data 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 26(_ent(_out))))
		(_port(_int alu_a 0 0 27(_ent(_out))))
		(_port(_int alu_b 0 0 28(_ent(_out))))
		(_port(_int alu_result 0 0 29(_ent(_out))))
		(_port(_int alu_zero -1 0 30(_ent(_out))))
		(_port(_int mem_address 0 0 33(_ent(_out))))
		(_port(_int mem_write_data 0 0 34(_ent(_out))))
		(_port(_int mem_write_enable -1 0 35(_ent(_out))))
		(_port(_int mem_read_data 0 0 36(_ent(_out))))
		(_port(_int mem_read_enable -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 40(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 40(_ent(_out))))
		(_port(_int funct3 2 0 41(_ent(_out))))
		(_port(_int opcode 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 43(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 83(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 96(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 96(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 97(_arch(_uni))))
		(_sig(_int temp_rd 12 0 98(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 99(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 101(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 102(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 105(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 106(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 107(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 109(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 109(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 112(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 113(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 114(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 115(_arch(_uni))))
		(_sig(_int temp_mem_read_enable -1 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 119(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 119(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 120(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 122(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 122(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_wait_on)(_trgt(25)(27)(28)(29)(30)(31)(36)(37)(38)(44)(45)(46)(47)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(21)(22)(23)(24))(_sens(26))(_read(25)(30)(32)(33)(34)(35)(37)(44)(45)(46)(47)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000048 55 5290          1694014365791 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 248))
	(_version vef)
	(_time 1694014365792 2023.09.06 18:32:45)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 76277277792021607377302d217320717671747020)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 251(_ent (_in))))
				(_port(_int instructions_memory -2 0 252(_ent (_in))))
				(_port(_int pc 0 0 253(_ent (_out))))
				(_port(_int instruction 0 0 254(_ent (_out))))
				(_port(_int rs1 1 0 256(_ent (_out))))
				(_port(_int rs2 1 0 257(_ent (_out))))
				(_port(_int rd 1 0 258(_ent (_out))))
				(_port(_int rd_write_data 0 0 259(_ent (_out))))
				(_port(_int rd_write_enable -1 0 260(_ent (_out))))
				(_port(_int rs1_data 0 0 261(_ent (_out))))
				(_port(_int rs2_data 0 0 262(_ent (_out))))
				(_port(_int alu_op 2 0 264(_ent (_out))))
				(_port(_int alu_a 0 0 265(_ent (_out))))
				(_port(_int alu_b 0 0 266(_ent (_out))))
				(_port(_int alu_result 0 0 267(_ent (_out))))
				(_port(_int alu_zero -1 0 268(_ent (_out))))
				(_port(_int mem_address 0 0 270(_ent (_out))))
				(_port(_int mem_write_data 0 0 271(_ent (_out))))
				(_port(_int mem_write_enable -1 0 272(_ent (_out))))
				(_port(_int mem_read_data 0 0 273(_ent (_out))))
				(_port(_int mem_read_enable -1 0 274(_ent (_out))))
				(_port(_int funct7 3 0 276(_ent (_out))))
				(_port(_int funct3 2 0 277(_ent (_out))))
				(_port(_int opcode 3 0 278(_ent (_out))))
				(_port(_int funct 4 0 279(_ent (_out))))
			)
		)
	)
	(_inst uut 0 326(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((mem_read_enable)(tb_mem_read_enable))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 253(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 264(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 276(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 279(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 0 283(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 286(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 0 286(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 0 287(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 291(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 0 291(_arch(_uni))))
		(_sig(_int tb_rs2 6 0 292(_arch(_uni))))
		(_sig(_int tb_rd 6 0 293(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 0 294(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 0 295(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 0 296(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 0 297(_arch(_uni))))
		(_sig(_int tb_alu_result 5 0 300(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 301(_arch(_uni))))
		(_sig(_int tb_alu_a 5 0 302(_arch(_uni))))
		(_sig(_int tb_alu_b 5 0 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 304(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 0 304(_arch(_uni))))
		(_sig(_int tb_mem_address 5 0 307(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 0 308(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 309(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 0 310(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 314(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 0 314(_arch(_uni))))
		(_sig(_int tb_funct3 7 0 315(_arch(_uni))))
		(_sig(_int tb_opcode 8 0 316(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 317(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 0 317(_arch(_uni))))
		(_prcs
			(line__320(_arch 0 0 320(_assignment(_trgt(0))(_sens(0)))))
			(line__322(_arch 1 0 322(_assignment(_trgt(3(0))))))
			(line__323(_arch 2 0 323(_assignment(_trgt(3(1))))))
			(line__324(_arch 3 0 324(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
V 000051 55 7207          1694014620087 Behavioral
(_unit VHDL(risc_v_processor 0 6(behavioral 0 47))
	(_version vef)
	(_time 1694014620088 2023.09.06 18:37:00)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code cf9cca9a909998d99999899498ca99c8cfc8cdc999)
	(_ent
		(_time 1693987573641)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int clk -1 0 50(_ent (_in))))
				(_port(_int address 5 0 51(_ent (_in))))
				(_port(_int instruction 5 0 52(_ent (_out))))
				(_port(_int memory -2 0 53(_ent (_in))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 59(_ent (_in))))
				(_port(_int read_reg1 6 0 60(_ent (_in))))
				(_port(_int read_reg2 6 0 61(_ent (_in))))
				(_port(_int write_reg 6 0 62(_ent (_in))))
				(_port(_int write_data 7 0 63(_ent (_in))))
				(_port(_int reg_write_enable -1 0 64(_ent (_in))))
				(_port(_int read_data1 7 0 65(_ent (_out))))
				(_port(_int read_data2 7 0 66(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int op 8 0 72(_ent (_in))))
				(_port(_int a 9 0 73(_ent (_in))))
				(_port(_int b 9 0 74(_ent (_in))))
				(_port(_int result 9 0 75(_ent (_out))))
				(_port(_int zero -1 0 76(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int address 10 0 83(_ent (_in))))
				(_port(_int write_data 10 0 84(_ent (_in))))
				(_port(_int mem_write_enable -1 0 85(_ent (_in))))
				(_port(_int read_data 10 0 86(_ent (_out))))
				(_port(_int mem_read_enable -1 0 87(_ent (_in))))
			)
		)
	)
	(_inst instruction_memory 0 126(_comp InstructionMemory)
		(_port
			((clk)(clk))
			((address)(temp_pc))
			((instruction)(temp_instruction))
			((memory)(instructions_memory))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst registers_unit 0 129(_comp Registers)
		(_port
			((clk)(clk))
			((read_reg1)(temp_rs1))
			((read_reg2)(temp_rs2))
			((write_reg)(temp_rd))
			((write_data)(temp_rd_write_data))
			((reg_write_enable)(temp_rd_write_enable))
			((read_data1)(temp_rs1_data))
			((read_data2)(temp_rs2_data))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst alu_unit 0 132(_comp ALU)
		(_port
			((op)(temp_alu_op))
			((a)(temp_alu_a))
			((b)(temp_alu_b))
			((result)(temp_alu_result))
			((zero)(temp_alu_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst data_memory 0 135(_comp DataMemory)
		(_port
			((clk)(clk))
			((address)(temp_mem_address))
			((write_data)(temp_mem_write_data))
			((mem_write_enable)(temp_mem_write_enable))
			((read_data)(temp_mem_read_data))
			((mem_read_enable)(temp_mem_read_enable))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int instructions_memory -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 13(_ent(_out))))
		(_port(_int instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1 1 0 17(_ent(_out))))
		(_port(_int rs2 1 0 18(_ent(_out))))
		(_port(_int rd 1 0 19(_ent(_out))))
		(_port(_int rd_write_data 0 0 20(_ent(_out))))
		(_port(_int rd_write_enable -1 0 21(_ent(_out))))
		(_port(_int rs1_data 0 0 22(_ent(_out))))
		(_port(_int rs2_data 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_op 2 0 26(_ent(_out))))
		(_port(_int alu_a 0 0 27(_ent(_out))))
		(_port(_int alu_b 0 0 28(_ent(_out))))
		(_port(_int alu_result 0 0 29(_ent(_out))))
		(_port(_int alu_zero -1 0 30(_ent(_out))))
		(_port(_int mem_address 0 0 33(_ent(_out))))
		(_port(_int mem_write_data 0 0 34(_ent(_out))))
		(_port(_int mem_write_enable -1 0 35(_ent(_out))))
		(_port(_int mem_read_data 0 0 36(_ent(_out))))
		(_port(_int mem_read_enable -1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 40(_array -1((_dto i 6 i 0)))))
		(_port(_int funct7 3 0 40(_ent(_out))))
		(_port(_int funct3 2 0 41(_ent(_out))))
		(_port(_int opcode 3 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 43(_array -1((_dto i 9 i 0)))))
		(_port(_int funct 4 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 63(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 73(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 83(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp_pc 11 0 92(_arch(_uni((_others(i 2)))))))
		(_sig(_int temp_instruction 11 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 96(_array -1((_dto i 4 i 0)))))
		(_sig(_int temp_rs1 12 0 96(_arch(_uni))))
		(_sig(_int temp_rs2 12 0 97(_arch(_uni))))
		(_sig(_int temp_rd 12 0 98(_arch(_uni))))
		(_sig(_int temp_rd_write_data 11 0 99(_arch(_uni))))
		(_sig(_int temp_rd_write_enable -1 0 100(_arch(_uni))))
		(_sig(_int temp_rs1_data 11 0 101(_arch(_uni))))
		(_sig(_int temp_rs2_data 11 0 102(_arch(_uni))))
		(_sig(_int temp_alu_result 11 0 105(_arch(_uni))))
		(_sig(_int temp_alu_zero -1 0 106(_arch(_uni))))
		(_sig(_int temp_alu_a 11 0 107(_arch(_uni))))
		(_sig(_int temp_alu_b 11 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 109(_array -1((_dto i 2 i 0)))))
		(_sig(_int temp_alu_op 13 0 109(_arch(_uni))))
		(_sig(_int temp_mem_address 11 0 112(_arch(_uni))))
		(_sig(_int temp_mem_write_data 11 0 113(_arch(_uni))))
		(_sig(_int temp_mem_write_enable -1 0 114(_arch(_uni))))
		(_sig(_int temp_mem_read_data 11 0 115(_arch(_uni))))
		(_sig(_int temp_mem_read_enable -1 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 119(_array -1((_dto i 6 i 0)))))
		(_sig(_int temp_funct7 14 0 119(_arch(_uni))))
		(_sig(_int temp_funct3 13 0 120(_arch(_uni))))
		(_sig(_int temp_opcode 14 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 122(_array -1((_dto i 9 i 0)))))
		(_sig(_int temp_funct 15 0 122(_arch(_uni))))
		(_prcs
			(line__138(_arch 0 0 138(_prcs(_wait_on)(_trgt(25)(27)(28)(29)(30)(31)(36)(37)(38)(44)(45)(46)(47)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(21)(22)(23)(24))(_sens(26))(_read(25)(30)(32)(33)(34)(35)(37)(44)(45)(46)(47)(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33751810 197378)
		(33686018 33686018 514)
		(33686018 33686019 514)
		(131586)
		(197122)
		(0)
		(33751554 197378)
		(33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000048 55 5290          1694014620106 tb_arch
(_unit VHDL(risc_v_processor_testbench 0 173(tb_arch 0 248))
	(_version vef)
	(_time 1694014620107 2023.09.06 18:37:00)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code df8cda8d808988c9dade998488da89d8dfd8ddd989)
	(_ent
		(_time 1693295966531)
	)
	(_comp
		(RISC_V_Processor
			(_object
				(_port(_int clk -1 0 251(_ent (_in))))
				(_port(_int instructions_memory -2 0 252(_ent (_in))))
				(_port(_int pc 0 0 253(_ent (_out))))
				(_port(_int instruction 0 0 254(_ent (_out))))
				(_port(_int rs1 1 0 256(_ent (_out))))
				(_port(_int rs2 1 0 257(_ent (_out))))
				(_port(_int rd 1 0 258(_ent (_out))))
				(_port(_int rd_write_data 0 0 259(_ent (_out))))
				(_port(_int rd_write_enable -1 0 260(_ent (_out))))
				(_port(_int rs1_data 0 0 261(_ent (_out))))
				(_port(_int rs2_data 0 0 262(_ent (_out))))
				(_port(_int alu_op 2 0 264(_ent (_out))))
				(_port(_int alu_a 0 0 265(_ent (_out))))
				(_port(_int alu_b 0 0 266(_ent (_out))))
				(_port(_int alu_result 0 0 267(_ent (_out))))
				(_port(_int alu_zero -1 0 268(_ent (_out))))
				(_port(_int mem_address 0 0 270(_ent (_out))))
				(_port(_int mem_write_data 0 0 271(_ent (_out))))
				(_port(_int mem_write_enable -1 0 272(_ent (_out))))
				(_port(_int mem_read_data 0 0 273(_ent (_out))))
				(_port(_int mem_read_enable -1 0 274(_ent (_out))))
				(_port(_int funct7 3 0 276(_ent (_out))))
				(_port(_int funct3 2 0 277(_ent (_out))))
				(_port(_int opcode 3 0 278(_ent (_out))))
				(_port(_int funct 4 0 279(_ent (_out))))
			)
		)
	)
	(_inst uut 0 326(_comp RISC_V_Processor)
		(_port
			((clk)(tb_clk))
			((instructions_memory)(tb_instructions_memory))
			((pc)(tb_pc))
			((instruction)(tb_instruction))
			((rs1)(tb_rs1))
			((rs2)(tb_rs2))
			((rd)(tb_rd))
			((rd_write_data)(tb_rd_write_data))
			((rd_write_enable)(tb_rd_write_enable))
			((rs1_data)(tb_rs1_data))
			((rs2_data)(tb_rs2_data))
			((alu_op)(tb_alu_op))
			((alu_a)(tb_alu_a))
			((alu_b)(tb_alu_b))
			((alu_result)(tb_alu_result))
			((alu_zero)(tb_alu_zero))
			((mem_address)(tb_mem_address))
			((mem_write_data)(tb_mem_write_data))
			((mem_write_enable)(tb_mem_write_enable))
			((mem_read_data)(tb_mem_read_data))
			((mem_read_enable)(tb_mem_read_enable))
			((funct7)(tb_funct7))
			((funct3)(tb_funct3))
			((opcode)(tb_opcode))
			((funct)(tb_funct))
		)
		(_use(_ent . RISC_V_Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 253(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 256(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 264(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 276(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 279(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_clk -1 0 283(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 286(_array -1((_dto i 31 i 0)))))
		(_sig(_int tb_pc 5 0 286(_arch(_uni((_others(i 2)))))))
		(_sig(_int tb_instruction 5 0 287(_arch(_uni))))
		(_sig(_int tb_instructions_memory -2 0 288(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 291(_array -1((_dto i 4 i 0)))))
		(_sig(_int tb_rs1 6 0 291(_arch(_uni))))
		(_sig(_int tb_rs2 6 0 292(_arch(_uni))))
		(_sig(_int tb_rd 6 0 293(_arch(_uni))))
		(_sig(_int tb_rd_write_data 5 0 294(_arch(_uni))))
		(_sig(_int tb_rd_write_enable -1 0 295(_arch(_uni))))
		(_sig(_int tb_rs1_data 5 0 296(_arch(_uni))))
		(_sig(_int tb_rs2_data 5 0 297(_arch(_uni))))
		(_sig(_int tb_alu_result 5 0 300(_arch(_uni))))
		(_sig(_int tb_alu_zero -1 0 301(_arch(_uni))))
		(_sig(_int tb_alu_a 5 0 302(_arch(_uni))))
		(_sig(_int tb_alu_b 5 0 303(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 304(_array -1((_dto i 2 i 0)))))
		(_sig(_int tb_alu_op 7 0 304(_arch(_uni))))
		(_sig(_int tb_mem_address 5 0 307(_arch(_uni))))
		(_sig(_int tb_mem_write_data 5 0 308(_arch(_uni))))
		(_sig(_int tb_mem_write_enable -1 0 309(_arch(_uni))))
		(_sig(_int tb_mem_read_data 5 0 310(_arch(_uni))))
		(_sig(_int tb_mem_read_enable -1 0 311(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 314(_array -1((_dto i 6 i 0)))))
		(_sig(_int tb_funct7 8 0 314(_arch(_uni))))
		(_sig(_int tb_funct3 7 0 315(_arch(_uni))))
		(_sig(_int tb_opcode 8 0 316(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 317(_array -1((_dto i 9 i 0)))))
		(_sig(_int tb_funct 9 0 317(_arch(_uni))))
		(_prcs
			(line__320(_arch 0 0 320(_assignment(_trgt(0))(_sens(0)))))
			(line__322(_arch 1 0 322(_assignment(_trgt(3(0))))))
			(line__323(_arch 2 0 323(_assignment(_trgt(3(1))))))
			(line__324(_arch 3 0 324(_assignment(_trgt(3(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext licenta.types_pkg.mem_array(1 mem_array)))
	)
	(_use(ieee(std_logic_1164))(.(types_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751810 33686018 33686018 50463234 50463234 50528770)
		(33686018 33686018 33686274 33686018 33686018 50463234 50463235 50528770)
		(33686018 33686018 33751554 50463234 33686019 33751554 50528770 50528770)
	)
	(_model . tb_arch 4 -1)
)
