

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:35:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_435                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_461  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_478  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_498  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_539      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2858|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   160|    2489|    6440|    0|
|Memory           |        0|     -|     438|      17|    0|
|Multiplexer      |        -|     -|       -|    1261|    -|
|Register         |        -|     -|    3657|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   160|    6584|   10576|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     6|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_435                |fiat_25519_carry_square_Pipeline_1                |        0|   0|   18|   130|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  409|   154|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_539      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_461  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|  12|  245|   784|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_478  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5  |        0|   4|  384|   547|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_498  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        0|   0|  390|  2995|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U116                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U117                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U118                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U119                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U120                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U124                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U125                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U126                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U127                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U128                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U129                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U130                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U131                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U132                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U133                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U134                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U135                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U136                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U137                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U138                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U139                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U140                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U141                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U142                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U143                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U144                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U145                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U146                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U147                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U148                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U149                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U151                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U150                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U152                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U153                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 160| 2489|  6440|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|   4|    0|     4|   64|     1|          256|
    |arr_1_U   |arr_RAM_AUTO_1R1W     |        0|  128|   4|    0|     4|   64|     1|          256|
    |arr_2_U   |arr_RAM_AUTO_1R1W     |        0|  128|   4|    0|     4|   64|     1|          256|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  438|  17|    0|    22|  219|     4|         1038|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1428_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1462_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1496_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1526_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1555_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1639_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1672_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1706_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1752_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1394_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1789_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1580_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1765_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1822_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1586_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1802_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_fu_1592_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln117_fu_1598_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln118_1_fu_1604_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln118_fu_1609_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln119_1_fu_1614_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln119_fu_1619_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln120_1_fu_1722_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln120_fu_1726_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln121_fu_1732_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln122_fu_1738_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln30_1_fu_823_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_2_fu_914_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_3_fu_921_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_4_fu_928_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_5_fu_935_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_6_fu_942_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_7_fu_949_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_fu_798_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln60_1_fu_1218_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_2_fu_1224_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_3_fu_1230_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln60_fu_1212_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln61_1_fu_1243_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln61_2_fu_1298_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_3_fu_1306_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_4_fu_1629_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln61_fu_1237_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln62_1_fu_1263_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_2_fu_1313_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_3_fu_1321_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_4_fu_1269_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_5_fu_1338_p2             |         +|   0|  0|  26|          26|          26|
    |add_ln62_fu_1257_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln64_1_fu_1288_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln64_2_fu_1332_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_1282_p2               |         +|   0|  0|  64|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state20_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2858|        2618|        2618|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  159|         35|    1|         35|
    |arr_1_address0   |   31|          6|    2|         12|
    |arr_1_address1   |   31|          6|    2|         12|
    |arr_1_ce0        |   20|          4|    1|          4|
    |arr_1_ce1        |   14|          3|    1|          3|
    |arr_1_d0         |   31|          6|   64|        384|
    |arr_1_d1         |   20|          4|   64|        256|
    |arr_1_we0        |   20|          4|    1|          4|
    |arr_2_address0   |   37|          7|    2|         14|
    |arr_2_address1   |   37|          7|    2|         14|
    |arr_2_ce0        |   20|          4|    1|          4|
    |arr_2_ce1        |   14|          3|    1|          3|
    |arr_2_d0         |   31|          6|   64|        384|
    |arr_2_d1         |   20|          4|   64|        256|
    |arr_2_we0        |   20|          4|    1|          4|
    |arr_address0     |   49|          9|    2|         18|
    |arr_address1     |   31|          6|    2|         12|
    |arr_ce0          |   20|          4|    1|          4|
    |arr_ce1          |   14|          3|    1|          3|
    |arr_d0           |   31|          6|   64|        384|
    |arr_d1           |   20|          4|   64|        256|
    |arr_we0          |   20|          4|    1|          4|
    |grp_fu_547_p0    |   20|          4|   32|        128|
    |grp_fu_547_p1    |   20|          4|   32|        128|
    |grp_fu_551_p0    |   14|          3|   32|         96|
    |grp_fu_551_p1    |   14|          3|   32|         96|
    |grp_fu_555_p0    |   14|          3|   32|         96|
    |grp_fu_555_p1    |   14|          3|   32|         96|
    |grp_fu_567_p0    |   26|          5|   32|        160|
    |grp_fu_567_p1    |   26|          5|   32|        160|
    |grp_fu_571_p0    |   14|          3|   32|         96|
    |grp_fu_571_p1    |   14|          3|   32|         96|
    |grp_fu_575_p0    |   14|          3|   32|         96|
    |grp_fu_575_p1    |   14|          3|   32|         96|
    |grp_fu_579_p0    |   14|          3|   32|         96|
    |grp_fu_579_p1    |   14|          3|   32|         96|
    |grp_fu_698_p0    |   20|          4|   32|        128|
    |grp_fu_698_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    |reg_724          |    9|          2|   64|        128|
    |reg_730          |    9|          2|   64|        128|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 1261|        257| 1284|       4985|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_2_reg_2419                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2425                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2430                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2435                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2440                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2445                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2458                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2463                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2468                                                        |  25|   0|   25|          0|
    |add_ln60_3_reg_2303                                                       |  64|   0|   64|          0|
    |add_ln61_1_reg_2313                                                       |  64|   0|   64|          0|
    |add_ln61_3_reg_2378                                                       |  64|   0|   64|          0|
    |add_ln61_reg_2308                                                         |  64|   0|   64|          0|
    |add_ln62_3_reg_2388                                                       |  64|   0|   64|          0|
    |add_ln62_4_reg_2333                                                       |  64|   0|   64|          0|
    |add_ln62_reg_2328                                                         |  64|   0|   64|          0|
    |add_ln64_1_reg_2348                                                       |  64|   0|   64|          0|
    |add_ln64_2_reg_2398                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  34|   0|   34|          0|
    |arg1_r_1_3_0262_loc_fu_176                                                |  31|   0|   31|          0|
    |arg1_r_2_3_0266_loc_fu_192                                                |  31|   0|   31|          0|
    |arr_1_load_5_reg_2358                                                     |  64|   0|   64|          0|
    |arr_2_load_5_reg_2368                                                     |  64|   0|   64|          0|
    |arr_load_2_reg_2186                                                       |  64|   0|   64|          0|
    |arr_load_5_reg_2363                                                       |  64|   0|   64|          0|
    |conv17_reg_2046                                                           |  32|   0|   64|         32|
    |empty_33_reg_2013                                                         |  31|   0|   31|          0|
    |empty_34_reg_2105                                                         |  31|   0|   31|          0|
    |empty_35_reg_2036                                                         |  31|   0|   31|          0|
    |empty_36_reg_2113                                                         |  31|   0|   31|          0|
    |empty_37_reg_2041                                                         |  31|   0|   31|          0|
    |empty_38_reg_2118                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_435_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_442_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_539_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_461_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_478_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_498_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_6_reg_2409                                                     |  38|   0|   38|          0|
    |mul157_reg_2170                                                           |  64|   0|   64|          0|
    |mul202_reg_2208                                                           |  64|   0|   64|          0|
    |mul211_reg_2162                                                           |  64|   0|   64|          0|
    |mul221_reg_2213                                                           |  64|   0|   64|          0|
    |mul229_reg_2218                                                           |  64|   0|   64|          0|
    |mul237_reg_2223                                                           |  64|   0|   64|          0|
    |mul244_reg_2191                                                           |  32|   0|   32|          0|
    |mul246_reg_2228                                                           |  64|   0|   64|          0|
    |mul254_reg_2233                                                           |  64|   0|   64|          0|
    |mul262_reg_2238                                                           |  64|   0|   64|          0|
    |mul290_reg_2253                                                           |  64|   0|   64|          0|
    |mul299_reg_2258                                                           |  64|   0|   64|          0|
    |mul316_reg_2197                                                           |  32|   0|   32|          0|
    |mul318_reg_2268                                                           |  64|   0|   64|          0|
    |mul325_reg_2273                                                           |  64|   0|   64|          0|
    |mul344_reg_2283                                                           |  64|   0|   64|          0|
    |mul353_reg_2288                                                           |  64|   0|   64|          0|
    |mul360_reg_2293                                                           |  64|   0|   64|          0|
    |mul369_reg_2298                                                           |  64|   0|   64|          0|
    |mul3_reg_2243                                                             |  63|   0|   64|          1|
    |mul4_reg_2248                                                             |  63|   0|   64|          1|
    |mul5_reg_2263                                                             |  63|   0|   64|          1|
    |mul6_reg_2278                                                             |  63|   0|   64|          1|
    |reg_719                                                                   |  32|   0|   32|          0|
    |reg_724                                                                   |  64|   0|   64|          0|
    |reg_730                                                                   |  64|   0|   64|          0|
    |tmp_reg_2473                                                              |   1|   0|    1|          0|
    |trunc_ln113_10_reg_2414                                                   |  25|   0|   25|          0|
    |trunc_ln113_15_reg_2453                                                   |  39|   0|   39|          0|
    |trunc_ln113_reg_2403                                                      |  26|   0|   26|          0|
    |trunc_ln61_1_reg_2323                                                     |  25|   0|   25|          0|
    |trunc_ln61_2_reg_2373                                                     |  25|   0|   25|          0|
    |trunc_ln61_reg_2318                                                       |  25|   0|   25|          0|
    |trunc_ln62_1_reg_2343                                                     |  26|   0|   26|          0|
    |trunc_ln62_2_reg_2383                                                     |  26|   0|   26|          0|
    |trunc_ln62_reg_2338                                                       |  26|   0|   26|          0|
    |trunc_ln64_1_reg_2353                                                     |  25|   0|   25|          0|
    |trunc_ln64_reg_2393                                                       |  25|   0|   25|          0|
    |trunc_ln9_reg_1987                                                        |  62|   0|   62|          0|
    |trunc_ln_reg_1981                                                         |  62|   0|   62|          0|
    |zext_ln30_10_reg_2129                                                     |  32|   0|   63|         31|
    |zext_ln30_11_reg_2142                                                     |  32|   0|   63|         31|
    |zext_ln30_12_reg_2157                                                     |  32|   0|   63|         31|
    |zext_ln30_2_reg_2123                                                      |  32|   0|   64|         32|
    |zext_ln30_4_reg_2135                                                      |  32|   0|   64|         32|
    |zext_ln30_6_reg_2147                                                      |  32|   0|   64|         32|
    |zext_ln30_8_reg_2077                                                      |  32|   0|   63|         31|
    |zext_ln30_reg_2054                                                        |  32|   0|   64|         32|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |3657|   0| 3945|        288|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

