Loading plugins phase: Elapsed time ==> 0s.187ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -d CY8C4247AZI-L485 -s C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: CAN. The SYSCLK clock accuracy should be 0.5% or better. Please, enable WCO PLL in the Design-Wide Resource (*.cydwr) editor or use an external clock to meet the CAN accurate clocking requirements.
 * C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)

ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (177777 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.671ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.109ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  science wow.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 science wow.v -verilog
======================================================================

======================================================================
Compiling:  science wow.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 science wow.v -verilog
======================================================================

======================================================================
Compiling:  science wow.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 -verilog science wow.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Jan 15 13:05:28 2022


======================================================================
Compiling:  science wow.v
Program  :   vpp
Options  :    -yv2 -q10 science wow.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Jan 15 13:05:28 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'science wow.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  science wow.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 -verilog science wow.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Jan 15 13:05:28 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  science wow.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -dcpsoc3 -verilog science wow.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Jan 15 13:05:28 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\codegentemp\science wow.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN:Net_15\
	\CAN:Net_13\
	\I2C_Servo:Net_1257\
	\I2C_Servo:uncfg_rx_irq\
	\I2C_Servo:Net_1099\
	\I2C_Servo:Net_1258\
	Net_21
	Net_22
	Net_23
	Net_24
	Net_25
	Net_26
	Net_27
	Net_30
	Net_31
	Net_38
	\Debug:BUART:reset_sr\
	Net_51
	Net_46
	\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_42
	\Debug:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Debug:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Debug:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Debug:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Debug:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Debug:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Debug:BUART:sRX:MODULE_5:lt\
	\Debug:BUART:sRX:MODULE_5:eq\
	\Debug:BUART:sRX:MODULE_5:gt\
	\Debug:BUART:sRX:MODULE_5:gte\
	\Debug:BUART:sRX:MODULE_5:lte\
	\I2C_Spectrometer:Net_1257\
	\I2C_Spectrometer:uncfg_rx_irq\
	\I2C_Spectrometer:Net_1099\
	\I2C_Spectrometer:Net_1258\
	Net_56
	Net_57
	Net_58
	Net_59
	Net_60
	Net_61
	Net_62
	Net_65
	Net_66
	Net_73
	\ADC:Net_3125\
	\ADC:Net_3126\


Deleted 59 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RX_1_net_0
Aliasing tmpOE__TX_1_net_0 to tmpOE__RX_1_net_0
Aliasing \I2C_Servo:select_s_wire\ to zero
Aliasing \I2C_Servo:rx_wire\ to zero
Aliasing \I2C_Servo:sclk_s_wire\ to zero
Aliasing \I2C_Servo:mosi_s_wire\ to zero
Aliasing \I2C_Servo:miso_m_wire\ to zero
Aliasing \I2C_Servo:tmpOE__sda_net_0\ to tmpOE__RX_1_net_0
Aliasing \I2C_Servo:tmpOE__scl_net_0\ to tmpOE__RX_1_net_0
Aliasing \I2C_Servo:cts_wire\ to zero
Aliasing \Debug:BUART:tx_hd_send_break\ to zero
Aliasing \Debug:BUART:HalfDuplexSend\ to zero
Aliasing \Debug:BUART:FinalParityType_1\ to zero
Aliasing \Debug:BUART:FinalParityType_0\ to zero
Aliasing \Debug:BUART:FinalAddrMode_2\ to zero
Aliasing \Debug:BUART:FinalAddrMode_1\ to zero
Aliasing \Debug:BUART:FinalAddrMode_0\ to zero
Aliasing \Debug:BUART:tx_ctrl_mark\ to zero
Aliasing \Debug:BUART:tx_status_6\ to zero
Aliasing \Debug:BUART:tx_status_5\ to zero
Aliasing \Debug:BUART:tx_status_4\ to zero
Aliasing \Debug:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RX_1_net_0
Aliasing \Debug:BUART:sRX:s23Poll:MODIN2_1\ to \Debug:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Debug:BUART:sRX:s23Poll:MODIN2_0\ to \Debug:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__RX_1_net_0
Aliasing \Debug:BUART:sRX:s23Poll:MODIN3_1\ to \Debug:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Debug:BUART:sRX:s23Poll:MODIN3_0\ to \Debug:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__RX_1_net_0
Aliasing \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Debug:BUART:rx_status_1\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__RX_1_net_0
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__RX_1_net_0
Aliasing \Debug:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__RX_1_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Tx_2_net_0 to tmpOE__RX_1_net_0
Aliasing \I2C_Spectrometer:select_s_wire\ to zero
Aliasing \I2C_Spectrometer:rx_wire\ to zero
Aliasing \I2C_Spectrometer:sclk_s_wire\ to zero
Aliasing \I2C_Spectrometer:mosi_s_wire\ to zero
Aliasing \I2C_Spectrometer:miso_m_wire\ to zero
Aliasing \I2C_Spectrometer:tmpOE__sda_net_0\ to tmpOE__RX_1_net_0
Aliasing \I2C_Spectrometer:tmpOE__scl_net_0\ to tmpOE__RX_1_net_0
Aliasing \I2C_Spectrometer:cts_wire\ to zero
Aliasing tmpOE__DBG_LED_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__ERR_LED_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__CAN_LED_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__LIM1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__LIM2_net_0 to tmpOE__RX_1_net_0
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__RX_1_net_0
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing tmpOE__Humidity_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Temp_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__Gas_net_0 to tmpOE__RX_1_net_0
Aliasing \Debug:BUART:reset_reg\\D\ to zero
Aliasing \Debug:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__TX_1_net_0[9] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \I2C_Servo:select_s_wire\[25] = zero[2]
Removing Lhs of wire \I2C_Servo:rx_wire\[26] = zero[2]
Removing Lhs of wire \I2C_Servo:Net_1170\[29] = \I2C_Servo:Net_847\[24]
Removing Lhs of wire \I2C_Servo:sclk_s_wire\[30] = zero[2]
Removing Lhs of wire \I2C_Servo:mosi_s_wire\[31] = zero[2]
Removing Lhs of wire \I2C_Servo:miso_m_wire\[32] = zero[2]
Removing Lhs of wire \I2C_Servo:tmpOE__sda_net_0\[34] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \I2C_Servo:tmpOE__scl_net_0\[40] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \I2C_Servo:cts_wire\[49] = zero[2]
Removing Lhs of wire \Debug:Net_61\[75] = \Debug:Net_9\[74]
Removing Lhs of wire \Debug:BUART:tx_hd_send_break\[79] = zero[2]
Removing Lhs of wire \Debug:BUART:HalfDuplexSend\[80] = zero[2]
Removing Lhs of wire \Debug:BUART:FinalParityType_1\[81] = zero[2]
Removing Lhs of wire \Debug:BUART:FinalParityType_0\[82] = zero[2]
Removing Lhs of wire \Debug:BUART:FinalAddrMode_2\[83] = zero[2]
Removing Lhs of wire \Debug:BUART:FinalAddrMode_1\[84] = zero[2]
Removing Lhs of wire \Debug:BUART:FinalAddrMode_0\[85] = zero[2]
Removing Lhs of wire \Debug:BUART:tx_ctrl_mark\[86] = zero[2]
Removing Rhs of wire \Debug:BUART:tx_bitclk_enable_pre\[98] = \Debug:BUART:tx_bitclk_dp\[134]
Removing Lhs of wire \Debug:BUART:tx_counter_tc\[144] = \Debug:BUART:tx_counter_dp\[135]
Removing Lhs of wire \Debug:BUART:tx_status_6\[145] = zero[2]
Removing Lhs of wire \Debug:BUART:tx_status_5\[146] = zero[2]
Removing Lhs of wire \Debug:BUART:tx_status_4\[147] = zero[2]
Removing Lhs of wire \Debug:BUART:tx_status_1\[149] = \Debug:BUART:tx_fifo_empty\[112]
Removing Lhs of wire \Debug:BUART:tx_status_3\[151] = \Debug:BUART:tx_fifo_notfull\[111]
Removing Lhs of wire \Debug:BUART:rx_count7_bit8_wire\[211] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[219] = \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[230]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[221] = \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[231]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[222] = \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[247]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[223] = \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[261]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[224] = \Debug:BUART:sRX:s23Poll:MODIN1_1\[225]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODIN1_1\[225] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[226] = \Debug:BUART:sRX:s23Poll:MODIN1_0\[227]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODIN1_0\[227] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[233] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[234] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[235] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODIN2_1\[236] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[237] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODIN2_0\[238] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[239] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[240] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[241] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[242] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[243] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[244] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[249] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODIN3_1\[250] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[251] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODIN3_0\[252] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[253] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[254] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[255] = \Debug:BUART:pollcount_1\[217]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[256] = \Debug:BUART:pollcount_0\[220]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[257] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[258] = zero[2]
Removing Lhs of wire \Debug:BUART:rx_status_1\[265] = zero[2]
Removing Rhs of wire \Debug:BUART:rx_status_2\[266] = \Debug:BUART:rx_parity_error_status\[267]
Removing Rhs of wire \Debug:BUART:rx_status_3\[268] = \Debug:BUART:rx_stop_bit_error\[269]
Removing Lhs of wire \Debug:BUART:sRX:cmp_vv_vv_MODGEN_4\[279] = \Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\[328]
Removing Lhs of wire \Debug:BUART:sRX:cmp_vv_vv_MODGEN_5\[283] = \Debug:BUART:sRX:MODULE_5:g1:a0:xneq\[350]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_6\[284] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_5\[285] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_4\[286] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_3\[287] = \Debug:BUART:sRX:MODIN4_6\[288]
Removing Lhs of wire \Debug:BUART:sRX:MODIN4_6\[288] = \Debug:BUART:rx_count_6\[206]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_2\[289] = \Debug:BUART:sRX:MODIN4_5\[290]
Removing Lhs of wire \Debug:BUART:sRX:MODIN4_5\[290] = \Debug:BUART:rx_count_5\[207]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_1\[291] = \Debug:BUART:sRX:MODIN4_4\[292]
Removing Lhs of wire \Debug:BUART:sRX:MODIN4_4\[292] = \Debug:BUART:rx_count_4\[208]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newa_0\[293] = \Debug:BUART:sRX:MODIN4_3\[294]
Removing Lhs of wire \Debug:BUART:sRX:MODIN4_3\[294] = \Debug:BUART:rx_count_3\[209]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_6\[295] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_5\[296] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_4\[297] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_3\[298] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_2\[299] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_1\[300] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:newb_0\[301] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_6\[302] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_5\[303] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_4\[304] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_3\[305] = \Debug:BUART:rx_count_6\[206]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_2\[306] = \Debug:BUART:rx_count_5\[207]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_1\[307] = \Debug:BUART:rx_count_4\[208]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:dataa_0\[308] = \Debug:BUART:rx_count_3\[209]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_6\[309] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_5\[310] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_4\[311] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_3\[312] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_2\[313] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_1\[314] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_4:g2:a0:datab_0\[315] = zero[2]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:newa_0\[330] = \Debug:BUART:rx_postpoll\[165]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:newb_0\[331] = \Debug:BUART:rx_parity_bit\[282]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:dataa_0\[332] = \Debug:BUART:rx_postpoll\[165]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:datab_0\[333] = \Debug:BUART:rx_parity_bit\[282]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[334] = \Debug:BUART:rx_postpoll\[165]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[335] = \Debug:BUART:rx_parity_bit\[282]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[337] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[338] = \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[336]
Removing Lhs of wire \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[339] = \Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[336]
Removing Lhs of wire tmpOE__Rx_2_net_0[361] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Tx_2_net_0[366] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \I2C_Spectrometer:select_s_wire\[373] = zero[2]
Removing Lhs of wire \I2C_Spectrometer:rx_wire\[374] = zero[2]
Removing Lhs of wire \I2C_Spectrometer:Net_1170\[377] = \I2C_Spectrometer:Net_847\[372]
Removing Lhs of wire \I2C_Spectrometer:sclk_s_wire\[378] = zero[2]
Removing Lhs of wire \I2C_Spectrometer:mosi_s_wire\[379] = zero[2]
Removing Lhs of wire \I2C_Spectrometer:miso_m_wire\[380] = zero[2]
Removing Lhs of wire \I2C_Spectrometer:tmpOE__sda_net_0\[382] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \I2C_Spectrometer:tmpOE__scl_net_0\[388] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \I2C_Spectrometer:cts_wire\[397] = zero[2]
Removing Lhs of wire tmpOE__DBG_LED_net_0[422] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__ERR_LED_net_0[428] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__CAN_LED_net_0[434] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__LIM1_net_0[440] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__LIM2_net_0[446] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \ADC:Net_3107\[527] = zero[2]
Removing Lhs of wire \ADC:Net_3106\[528] = zero[2]
Removing Lhs of wire \ADC:Net_3105\[529] = zero[2]
Removing Lhs of wire \ADC:Net_3104\[530] = zero[2]
Removing Lhs of wire \ADC:Net_3103\[531] = zero[2]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[533] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \ADC:Net_17\[584] = \ADC:Net_1845\[453]
Removing Lhs of wire \ADC:Net_3207_1\[606] = zero[2]
Removing Lhs of wire \ADC:Net_3207_0\[607] = zero[2]
Removing Lhs of wire \ADC:Net_3235\[608] = zero[2]
Removing Lhs of wire tmpOE__Humidity_net_0[677] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Temp_net_0[683] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__Gas_net_0[689] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Debug:BUART:reset_reg\\D\[694] = zero[2]
Removing Lhs of wire \Debug:BUART:rx_bitclk\\D\[709] = \Debug:BUART:rx_bitclk_pre\[200]
Removing Lhs of wire \Debug:BUART:rx_parity_error_pre\\D\[718] = \Debug:BUART:rx_parity_error_pre\[277]
Removing Lhs of wire \Debug:BUART:rx_break_status\\D\[719] = zero[2]

------------------------------------------------------
Aliased 0 equations, 137 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RX_1_net_0' (cost = 0):
tmpOE__RX_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:rx_addressmatch\' (cost = 0):
\Debug:BUART:rx_addressmatch\ <= (\Debug:BUART:rx_addressmatch2\
	OR \Debug:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Debug:BUART:rx_bitclk_pre\' (cost = 1):
\Debug:BUART:rx_bitclk_pre\ <= ((not \Debug:BUART:rx_count_2\ and not \Debug:BUART:rx_count_1\ and not \Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug:BUART:rx_bitclk_pre16x\' (cost = 0):
\Debug:BUART:rx_bitclk_pre16x\ <= ((not \Debug:BUART:rx_count_2\ and \Debug:BUART:rx_count_1\ and \Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug:BUART:rx_poll_bit1\' (cost = 1):
\Debug:BUART:rx_poll_bit1\ <= ((not \Debug:BUART:rx_count_2\ and not \Debug:BUART:rx_count_1\ and \Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug:BUART:rx_poll_bit2\' (cost = 1):
\Debug:BUART:rx_poll_bit2\ <= ((not \Debug:BUART:rx_count_2\ and not \Debug:BUART:rx_count_1\ and not \Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug:BUART:pollingrange\' (cost = 4):
\Debug:BUART:pollingrange\ <= ((not \Debug:BUART:rx_count_2\ and not \Debug:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Debug:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \Debug:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\Debug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \Debug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\Debug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \Debug:BUART:rx_count_6\ and not \Debug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\Debug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \Debug:BUART:rx_count_6\ and not \Debug:BUART:rx_count_4\)
	OR (not \Debug:BUART:rx_count_6\ and not \Debug:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Debug:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\Debug:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \Debug:BUART:rx_count_6\ and not \Debug:BUART:rx_count_4\)
	OR (not \Debug:BUART:rx_count_6\ and not \Debug:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \Debug:BUART:pollcount_1\ and not \Debug:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \Debug:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \Debug:BUART:pollcount_0\ and \Debug:BUART:pollcount_1\)
	OR (not \Debug:BUART:pollcount_1\ and \Debug:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Debug:BUART:rx_postpoll\' (cost = 72):
\Debug:BUART:rx_postpoll\ <= (\Debug:BUART:pollcount_1\
	OR (Net_43 and \Debug:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Debug:BUART:pollcount_1\ and not Net_43 and not \Debug:BUART:rx_parity_bit\)
	OR (not \Debug:BUART:pollcount_1\ and not \Debug:BUART:pollcount_0\ and not \Debug:BUART:rx_parity_bit\)
	OR (\Debug:BUART:pollcount_1\ and \Debug:BUART:rx_parity_bit\)
	OR (Net_43 and \Debug:BUART:pollcount_0\ and \Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Debug:BUART:pollcount_1\ and not Net_43 and not \Debug:BUART:rx_parity_bit\)
	OR (not \Debug:BUART:pollcount_1\ and not \Debug:BUART:pollcount_0\ and not \Debug:BUART:rx_parity_bit\)
	OR (\Debug:BUART:pollcount_1\ and \Debug:BUART:rx_parity_bit\)
	OR (Net_43 and \Debug:BUART:pollcount_0\ and \Debug:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Debug:BUART:rx_status_0\ to zero
Aliasing \Debug:BUART:rx_status_6\ to zero
Aliasing \Debug:BUART:rx_markspace_status\\D\ to zero
Aliasing \Debug:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Debug:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Debug:BUART:rx_bitclk_enable\[164] = \Debug:BUART:rx_bitclk\[212]
Removing Lhs of wire \Debug:BUART:rx_status_0\[263] = zero[2]
Removing Lhs of wire \Debug:BUART:rx_status_6\[272] = zero[2]
Removing Lhs of wire \Debug:BUART:tx_ctrl_mark_last\\D\[701] = \Debug:BUART:tx_ctrl_mark_last\[155]
Removing Lhs of wire \Debug:BUART:rx_markspace_status\\D\[713] = zero[2]
Removing Lhs of wire \Debug:BUART:rx_parity_error_status\\D\[714] = zero[2]
Removing Lhs of wire \Debug:BUART:rx_addr_match_status\\D\[716] = zero[2]
Removing Lhs of wire \Debug:BUART:rx_markspace_pre\\D\[717] = \Debug:BUART:rx_markspace_pre\[276]
Removing Lhs of wire \Debug:BUART:rx_parity_bit\\D\[722] = \Debug:BUART:rx_parity_bit\[282]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Debug:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Debug:BUART:rx_parity_bit\ and Net_43 and \Debug:BUART:pollcount_0\)
	OR (not \Debug:BUART:pollcount_1\ and not \Debug:BUART:pollcount_0\ and \Debug:BUART:rx_parity_bit\)
	OR (not \Debug:BUART:pollcount_1\ and not Net_43 and \Debug:BUART:rx_parity_bit\)
	OR (not \Debug:BUART:rx_parity_bit\ and \Debug:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj" -dcpsoc3 "science wow.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.577ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 15 January 2022 13:05:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mewin\OneDrive\Documents\PSoC Creator\Science_Board_2021-2022\science wow.cydsn\science wow.cyprj -d CY8C4247AZI-L485 science wow.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Debug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Debug:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Debug:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Debug:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Debug:BUART:rx_break_status\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'CAN_HFCLK'. Fanout=0
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff10\
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_Spectrometer_SCBCLK'. Signal=\I2C_Spectrometer:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'I2C_Servo_SCBCLK'. Signal=\I2C_Servo:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'Debug_IntClock'. Fanout=1, Signal=\Debug:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: \ADC:Bypass(0)\, \I2C_Servo:scl(0)\, \I2C_Servo:sda(0)\, RX_1(0), TX_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Debug:BUART:rx_parity_bit\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:rx_parity_bit\ (fanout=0)

    Removing \Debug:BUART:rx_address_detected\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:rx_address_detected\ (fanout=0)

    Removing \Debug:BUART:rx_parity_error_pre\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Debug:BUART:rx_markspace_pre\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Debug:BUART:rx_state_1\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:rx_state_1\ (fanout=8)

    Removing \Debug:BUART:tx_parity_bit\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:tx_parity_bit\ (fanout=0)

    Removing \Debug:BUART:tx_mark\, Duplicate of \Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_11 ,
            pad => RX_1(0)_PAD );

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            pin_input => Net_12 ,
            pad => TX_1(0)_PAD );

    Pin : Name = \I2C_Servo:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Servo:sda(0)\__PA ,
            fb => Net_36 ,
            pad => \I2C_Servo:sda(0)_PAD\ );

    Pin : Name = \I2C_Servo:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Servo:scl(0)\__PA ,
            fb => Net_35 ,
            pad => \I2C_Servo:scl(0)_PAD\ );

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_43 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_47 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_Spectrometer:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Spectrometer:sda(0)\__PA ,
            fb => Net_71 ,
            pad => \I2C_Spectrometer:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_Spectrometer:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Spectrometer:scl(0)\__PA ,
            fb => Net_70 ,
            pad => \I2C_Spectrometer:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DBG_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DBG_LED(0)__PA ,
            pad => DBG_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ERR_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ERR_LED(0)__PA ,
            pad => ERR_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_LED(0)__PA ,
            pad => CAN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM1(0)__PA ,
            pad => LIM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM2(0)__PA ,
            pad => LIM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_3225\ ,
            pad => \ADC:Bypass(0)_PAD\ );

    Pin : Name = Humidity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Humidity(0)__PA ,
            analog_term => Net_181 ,
            pad => Humidity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Temp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Temp(0)__PA ,
            analog_term => Net_293 ,
            pad => Temp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gas(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gas(0)__PA ,
            analog_term => Net_308 ,
            pad => Gas(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:txn\
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=\Debug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\
            + !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_state_2\
        );
        Output = \Debug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Debug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * 
              \Debug:BUART:tx_fifo_empty\ * \Debug:BUART:tx_state_2\
        );
        Output = \Debug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Debug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:tx_fifo_notfull\
        );
        Output = \Debug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Debug:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\
        );
        Output = \Debug:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Debug:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Debug:BUART:pollcount_1\
            + Net_43 * \Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Debug:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug:BUART:rx_load_fifo\ * \Debug:BUART:rx_fifofull\
        );
        Output = \Debug:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Debug:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug:BUART:rx_fifonotempty\ * 
              \Debug:BUART:rx_state_stop1_reg\
        );
        Output = \Debug:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Debug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Debug:BUART:txn\ * \Debug:BUART:tx_state_1\ * 
              !\Debug:BUART:tx_bitclk\
            + \Debug:BUART:txn\ * \Debug:BUART:tx_state_2\
            + !\Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_shift_out\ * !\Debug:BUART:tx_state_2\
            + !\Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_state_2\ * !\Debug:BUART:tx_bitclk\
            + \Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_shift_out\ * !\Debug:BUART:tx_state_2\ * 
              !\Debug:BUART:tx_counter_dp\ * \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:txn\ (fanout=2)

    MacroCell: Name=\Debug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_counter_dp\ * \Debug:BUART:tx_bitclk\
            + \Debug:BUART:tx_state_0\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Debug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * 
              !\Debug:BUART:tx_fifo_empty\
            + !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_fifo_empty\ * !\Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * 
              \Debug:BUART:tx_fifo_empty\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_0\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Debug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_state_2\ * \Debug:BUART:tx_bitclk\
            + \Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_counter_dp\ * \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Debug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_state_2\
            + !\Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \Debug:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Debug:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * !\Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * !Net_43
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * !\Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * 
              !\Debug:BUART:pollcount_0\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Debug:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              !\Debug:BUART:rx_state_2\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Debug:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Debug:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_2\
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * !Net_43 * 
              \Debug:BUART:rx_last\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Debug:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              !\Debug:BUART:rx_count_0\
        );
        Output = \Debug:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_state_3\ * \Debug:BUART:rx_state_2\
        );
        Output = \Debug:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Debug:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              !\Debug:BUART:pollcount_1\ * Net_43 * \Debug:BUART:pollcount_0\
            + !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              \Debug:BUART:pollcount_1\ * !Net_43
            + !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              \Debug:BUART:pollcount_1\ * !\Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Debug:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * !Net_43 * 
              \Debug:BUART:pollcount_0\
            + !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * Net_43 * 
              !\Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Debug:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * !Net_43
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * 
              !\Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Debug:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \Debug:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Debug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Debug:Net_9_digital\ ,
            cs_addr_2 => \Debug:BUART:tx_state_1\ ,
            cs_addr_1 => \Debug:BUART:tx_state_0\ ,
            cs_addr_0 => \Debug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Debug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Debug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Debug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Debug:Net_9_digital\ ,
            cs_addr_0 => \Debug:BUART:counter_load_not\ ,
            ce0_reg => \Debug:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Debug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Debug:Net_9_digital\ ,
            cs_addr_2 => \Debug:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Debug:BUART:rx_state_0\ ,
            cs_addr_0 => \Debug:BUART:rx_bitclk_enable\ ,
            route_si => \Debug:BUART:rx_postpoll\ ,
            f0_load => \Debug:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Debug:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Debug:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Debug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Debug:Net_9_digital\ ,
            status_3 => \Debug:BUART:tx_fifo_notfull\ ,
            status_2 => \Debug:BUART:tx_status_2\ ,
            status_1 => \Debug:BUART:tx_fifo_empty\ ,
            status_0 => \Debug:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Debug:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Debug:Net_9_digital\ ,
            status_5 => \Debug:BUART:rx_status_5\ ,
            status_4 => \Debug:BUART:rx_status_4\ ,
            status_3 => \Debug:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Debug:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Debug:Net_9_digital\ ,
            load => \Debug:BUART:rx_counter_load\ ,
            count_6 => \Debug:BUART:rx_count_6\ ,
            count_5 => \Debug:BUART:rx_count_5\ ,
            count_4 => \Debug:BUART:rx_count_4\ ,
            count_3 => \Debug:BUART:rx_count_3\ ,
            count_2 => \Debug:BUART:rx_count_2\ ,
            count_1 => \Debug:BUART:rx_count_1\ ,
            count_0 => \Debug:BUART:rx_count_0\ ,
            tc => \Debug:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Servo:SCB_IRQ\
        PORT MAP (
            interrupt => Net_19 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Spectrometer:SCB_IRQ\
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   19 :   34 :   53 : 35.85 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    1 :    2 : 50.00 %
Serial Communication (SCB)    :    2 :    2 :    4 : 50.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :   40 :   64 : 37.50 %
  Unique P-terms              :   44 :   84 :  128 : 34.38 %
  Total P-terms               :   53 :      :      :        
  Datapath Cells              :    3 :    5 :    8 : 37.50 %
  Status Cells                :    3 :    5 :    8 : 37.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :    7 :    8 : 12.50 %
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Rx_2(0)                             : [IOP=(2)][IoId=(0)]                
Tx_2(0)                             : [IOP=(2)][IoId=(1)]                
\I2C_Spectrometer:sda(0)\           : [IOP=(6)][IoId=(1)]                
\I2C_Spectrometer:scl(0)\           : [IOP=(6)][IoId=(0)]                
DBG_LED(0)                          : [IOP=(4)][IoId=(5)]                
ERR_LED(0)                          : [IOP=(4)][IoId=(6)]                
CAN_LED(0)                          : [IOP=(4)][IoId=(4)]                
LIM1(0)                             : [IOP=(3)][IoId=(5)]                
LIM2(0)                             : [IOP=(3)][IoId=(6)]                
Humidity(0)                         : [IOP=(2)][IoId=(4)]                
Temp(0)                             : [IOP=(2)][IoId=(5)]                
Gas(0)                              : [IOP=(2)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C_Spectrometer:SCB\              : SCB_[FFB(SCB,3)]                   
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\ADC:Bypass(0)\                     : [IOP=(1)][IoId=(7)]                
RX_1(0)                             : [IOP=(0)][IoId=(0)]                
TX_1(0)                             : [IOP=(0)][IoId=(1)]                
\CAN:CanIP\                         : CAN_[FFB(CAN,1)]                   
\I2C_Servo:SCB\                     : SCB_[FFB(SCB,0)]                   
\I2C_Servo:sda(0)\                  : [IOP=(1)][IoId=(1)]                
\I2C_Servo:scl(0)\                  : [IOP=(1)][IoId=(0)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.4910557s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0298176 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_181 {
    p2_4
  }
  Net: Net_293 {
    p2_5
  }
  Net: Net_308 {
    p2_6
  }
  Net: \ADC:Net_1851\ {
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3225\ {
    p1_7
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_minus_2\ {
  }
  Net: \ADC:mux_bus_minus_3\ {
  }
  Net: \ADC:mux_bus_plus_3\ {
  }
  Net: \ADC:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw4
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw6
  }
  Net: \ADC:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_4                                             -> Net_181
  p2_5                                             -> Net_293
  p2_6                                             -> Net_308
  p1_7                                             -> \ADC:Net_3225\
  PASS0_sarmux_vplus                               -> \ADC:muxout_plus\
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw6                                -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxout_minus\
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:muxout_plus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_181
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p2_4
      }
    }
    Arm: 1 {
      Net:   Net_293
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p2_5
      }
    }
    Arm: 2 {
      Net:   Net_308
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p2_6
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:muxout_minus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :    4 :   16 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.67
                   Pterms :            4.25
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :      10.00 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_state_2\
            + !\Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \Debug:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * 
              !\Debug:BUART:tx_fifo_empty\
            + !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_fifo_empty\ * !\Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * 
              \Debug:BUART:tx_fifo_empty\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_0\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Debug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\
            + !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_state_2\
        );
        Output = \Debug:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Debug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_counter_dp\ * \Debug:BUART:tx_bitclk\
            + \Debug:BUART:tx_state_0\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Debug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Debug:Net_9_digital\ ,
        cs_addr_0 => \Debug:BUART:counter_load_not\ ,
        ce0_reg => \Debug:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Debug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Debug:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Debug:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\
        );
        Output = \Debug:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Debug:BUART:txn\ * \Debug:BUART:tx_state_1\ * 
              !\Debug:BUART:tx_bitclk\
            + \Debug:BUART:txn\ * \Debug:BUART:tx_state_2\
            + !\Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_shift_out\ * !\Debug:BUART:tx_state_2\
            + !\Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_state_2\ * !\Debug:BUART:tx_bitclk\
            + \Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_shift_out\ * !\Debug:BUART:tx_state_2\ * 
              !\Debug:BUART:tx_counter_dp\ * \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Debug:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * !Net_43 * 
              \Debug:BUART:pollcount_0\
            + !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * Net_43 * 
              !\Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              !\Debug:BUART:rx_count_0\
        );
        Output = \Debug:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:tx_fifo_notfull\
        );
        Output = \Debug:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * \Debug:BUART:tx_state_2\
            + \Debug:BUART:tx_state_1\ * \Debug:BUART:tx_state_0\ * 
              !\Debug:BUART:tx_state_2\ * \Debug:BUART:tx_bitclk\
            + \Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_2\ * 
              \Debug:BUART:tx_counter_dp\ * \Debug:BUART:tx_bitclk\
        );
        Output = \Debug:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:txn\
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Debug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Debug:Net_9_digital\ ,
        cs_addr_2 => \Debug:BUART:tx_state_1\ ,
        cs_addr_1 => \Debug:BUART:tx_state_0\ ,
        cs_addr_0 => \Debug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Debug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Debug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Debug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Debug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Debug:Net_9_digital\ ,
        status_3 => \Debug:BUART:tx_fifo_notfull\ ,
        status_2 => \Debug:BUART:tx_status_2\ ,
        status_1 => \Debug:BUART:tx_fifo_empty\ ,
        status_0 => \Debug:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Debug:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              !\Debug:BUART:pollcount_1\ * Net_43 * \Debug:BUART:pollcount_0\
            + !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              \Debug:BUART:pollcount_1\ * !Net_43
            + !\Debug:BUART:rx_count_2\ * !\Debug:BUART:rx_count_1\ * 
              \Debug:BUART:pollcount_1\ * !\Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug:BUART:rx_fifonotempty\ * 
              \Debug:BUART:rx_state_stop1_reg\
        );
        Output = \Debug:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug:BUART:rx_load_fifo\ * \Debug:BUART:rx_fifofull\
        );
        Output = \Debug:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Debug:BUART:pollcount_1\
            + Net_43 * \Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \Debug:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug:BUART:tx_state_1\ * !\Debug:BUART:tx_state_0\ * 
              \Debug:BUART:tx_bitclk_enable_pre\ * 
              \Debug:BUART:tx_fifo_empty\ * \Debug:BUART:tx_state_2\
        );
        Output = \Debug:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Debug:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Debug:Net_9_digital\ ,
        cs_addr_2 => \Debug:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Debug:BUART:rx_state_0\ ,
        cs_addr_0 => \Debug:BUART:rx_bitclk_enable\ ,
        route_si => \Debug:BUART:rx_postpoll\ ,
        f0_load => \Debug:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Debug:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Debug:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Debug:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Debug:Net_9_digital\ ,
        status_5 => \Debug:BUART:rx_status_5\ ,
        status_4 => \Debug:BUART:rx_status_4\ ,
        status_3 => \Debug:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * !\Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * !Net_43
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * !\Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * 
              !\Debug:BUART:pollcount_0\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_state_3\ * \Debug:BUART:rx_state_2\
        );
        Output = \Debug:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Debug:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_2\
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * !Net_43 * 
              \Debug:BUART:rx_last\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              !\Debug:BUART:rx_state_2\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_5\
            + !\Debug:BUART:tx_ctrl_mark_last\ * \Debug:BUART:rx_state_0\ * 
              !\Debug:BUART:rx_state_3\ * !\Debug:BUART:rx_state_2\ * 
              !\Debug:BUART:rx_count_6\ * !\Debug:BUART:rx_count_4\
        );
        Output = \Debug:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * !Net_43
            + !\Debug:BUART:tx_ctrl_mark_last\ * !\Debug:BUART:rx_state_0\ * 
              \Debug:BUART:rx_bitclk_enable\ * \Debug:BUART:rx_state_3\ * 
              \Debug:BUART:rx_state_2\ * !\Debug:BUART:pollcount_1\ * 
              !\Debug:BUART:pollcount_0\
        );
        Output = \Debug:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\Debug:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Debug:Net_9_digital\ ,
        load => \Debug:BUART:rx_counter_load\ ,
        count_6 => \Debug:BUART:rx_count_6\ ,
        count_5 => \Debug:BUART:rx_count_5\ ,
        count_4 => \Debug:BUART:rx_count_4\ ,
        count_3 => \Debug:BUART:rx_count_3\ ,
        count_2 => \Debug:BUART:rx_count_2\ ,
        count_1 => \Debug:BUART:rx_count_1\ ,
        count_0 => \Debug:BUART:rx_count_0\ ,
        tc => \Debug:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\I2C_Servo:SCB_IRQ\
        PORT MAP (
            interrupt => Net_19 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\I2C_Spectrometer:SCB_IRQ\
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(28)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_Servo:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Servo:scl(0)\__PA ,
        fb => Net_35 ,
        pad => \I2C_Servo:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_Servo:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Servo:sda(0)\__PA ,
        fb => Net_36 ,
        pad => \I2C_Servo:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_3225\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_43 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_47 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Humidity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Humidity(0)__PA ,
        analog_term => Net_181 ,
        pad => Humidity(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Temp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Temp(0)__PA ,
        analog_term => Net_293 ,
        pad => Temp(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Gas(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gas(0)__PA ,
        analog_term => Net_308 ,
        pad => Gas(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = LIM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM1(0)__PA ,
        pad => LIM1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM2(0)__PA ,
        pad => LIM2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        fb => Net_11 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_1(0)__PA ,
        pin_input => Net_12 ,
        pad => TX_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CAN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_LED(0)__PA ,
        pad => CAN_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DBG_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DBG_LED(0)__PA ,
        pad => DBG_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ERR_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ERR_LED(0)__PA ,
        pad => ERR_LED(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_Spectrometer:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Spectrometer:scl(0)\__PA ,
        fb => Net_70 ,
        pad => \I2C_Spectrometer:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_Spectrometer:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Spectrometer:sda(0)\__PA ,
        fb => Net_71 ,
        pad => \I2C_Spectrometer:sda(0)_PAD\ );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_2 ,
            interrupt => Net_1 );
        Properties:
        {
            cy_registers = ""
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_10 => \ADC:Net_1845_ff10\ ,
            ff_div_2 => \I2C_Spectrometer:Net_847_ff2\ ,
            ff_div_3 => \I2C_Servo:Net_847_ff3\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
USB group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C_Servo:SCB\
        PORT MAP (
            clock => \I2C_Servo:Net_847_ff3\ ,
            interrupt => Net_19 ,
            uart_tx => \I2C_Servo:tx_wire\ ,
            uart_rts => \I2C_Servo:rts_wire\ ,
            mosi_m => \I2C_Servo:mosi_m_wire\ ,
            select_m_3 => \I2C_Servo:select_m_wire_3\ ,
            select_m_2 => \I2C_Servo:select_m_wire_2\ ,
            select_m_1 => \I2C_Servo:select_m_wire_1\ ,
            select_m_0 => \I2C_Servo:select_m_wire_0\ ,
            sclk_m => \I2C_Servo:sclk_m_wire\ ,
            miso_s => \I2C_Servo:miso_s_wire\ ,
            i2c_scl => Net_35 ,
            i2c_sda => Net_36 ,
            tr_tx_req => Net_37 ,
            tr_rx_req => Net_28 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\I2C_Spectrometer:SCB\
        PORT MAP (
            clock => \I2C_Spectrometer:Net_847_ff2\ ,
            interrupt => Net_54 ,
            uart_tx => \I2C_Spectrometer:tx_wire\ ,
            uart_rts => \I2C_Spectrometer:rts_wire\ ,
            mosi_m => \I2C_Spectrometer:mosi_m_wire\ ,
            select_m_3 => \I2C_Spectrometer:select_m_wire_3\ ,
            select_m_2 => \I2C_Spectrometer:select_m_wire_2\ ,
            select_m_1 => \I2C_Spectrometer:select_m_wire_1\ ,
            select_m_0 => \I2C_Spectrometer:select_m_wire_0\ ,
            sclk_m => \I2C_Spectrometer:sclk_m_wire\ ,
            miso_s => \I2C_Spectrometer:miso_s_wire\ ,
            i2c_scl => Net_70 ,
            i2c_sda => Net_71 ,
            tr_tx_req => Net_72 ,
            tr_rx_req => Net_63 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:muxout_plus\ ,
            vminus => \ADC:muxout_minus\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff10\ ,
            sample_done => Net_328 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_327 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \Debug:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_2 => Net_308 ,
            muxin_plus_1 => Net_293 ,
            muxin_plus_0 => Net_181 ,
            muxin_minus_2 => \ADC:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC:Net_1851\ ,
            vout_plus => \ADC:muxout_plus\ ,
            vout_minus => \ADC:muxout_minus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "000"
            muxin_width = 3
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   1 |   0 |       |      NONE |    OPEN_DRAIN_LO |        \I2C_Servo:scl(0)\ | FB(Net_35)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |        \I2C_Servo:sda(0)\ | FB(Net_36)
     |   7 |       |      NONE |      HI_Z_ANALOG |           \ADC:Bypass(0)\ | Analog(\ADC:Net_3225\)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |                   Rx_2(0) | FB(Net_43)
     |   1 |     * |      NONE |         CMOS_OUT |                   Tx_2(0) | In(Net_47)
     |   4 |     * |      NONE |      HI_Z_ANALOG |               Humidity(0) | Analog(Net_181)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                   Temp(0) | Analog(Net_293)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                    Gas(0) | Analog(Net_308)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   3 |   5 |     * |      NONE |      RES_PULL_UP |                   LIM1(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |                   LIM2(0) | 
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   4 |   0 |       |      NONE |     HI_Z_DIGITAL |                   RX_1(0) | FB(Net_11)
     |   1 |       |      NONE |         CMOS_OUT |                   TX_1(0) | In(Net_12)
     |   4 |     * |      NONE |         CMOS_OUT |                CAN_LED(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                DBG_LED(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                ERR_LED(0) | 
-----+-----+-------+-----------+------------------+---------------------------+-----------------------
   6 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_Spectrometer:scl(0)\ | FB(Net_70)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_Spectrometer:sda(0)\ | FB(Net_71)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 1s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "science wow_r.vh2" --pcf-path "science wow.pco" --des-name "science wow" --dsf-path "science wow.dsf" --sdc-path "science wow.sdc" --lib-path "science wow_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in science wow_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.390ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.405ms
API generation phase: Elapsed time ==> 3s.483ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
