Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream1_behav xil_defaultlib.light_stream1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream1_behav
