$date
	Wed Feb 28 22:11:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 2 ! out [1:0] $end
$var reg 1 " A0 $end
$var reg 1 # A1 $end
$var reg 1 $ A2 $end
$var reg 1 % A3 $end
$scope module ans $end
$var wire 1 " A0 $end
$var wire 1 # A1 $end
$var wire 1 $ A2 $end
$var wire 1 % A3 $end
$var wire 2 & out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
1"
b0 !
$end
#5
b1 !
b1 &
0"
1#
#10
b10 !
b10 &
0#
1$
#15
b11 !
b11 &
0$
1%
#20
