============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 12:08:36 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (962 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 36 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2358 instances
RUN-0007 : 971 luts, 1189 seqs, 126 mslices, 37 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2567 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2025 nets have 2 pins
RUN-1001 : 353 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 81 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     59      
RUN-1001 :   No   |  No   |  Yes  |     169     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     12      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 38
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2356 instances, 971 luts, 1189 seqs, 163 slices, 34 macros(163 instances: 126 mslices 37 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1111 pins
PHY-0007 : Cell area utilization is 22%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 319701
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 211216, overlap = 2
PHY-3002 : Step(2): len = 171263, overlap = 2.125
PHY-3002 : Step(3): len = 119028, overlap = 8.6875
PHY-3002 : Step(4): len = 103439, overlap = 26.9062
PHY-3002 : Step(5): len = 81828.1, overlap = 35.75
PHY-3002 : Step(6): len = 77176, overlap = 40.0312
PHY-3002 : Step(7): len = 68002.2, overlap = 42.7812
PHY-3002 : Step(8): len = 66212.7, overlap = 45.5625
PHY-3002 : Step(9): len = 63597, overlap = 49.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27432e-05
PHY-3002 : Step(10): len = 60264.2, overlap = 48.9688
PHY-3002 : Step(11): len = 60011.9, overlap = 49.0312
PHY-3002 : Step(12): len = 60115.3, overlap = 45.7812
PHY-3002 : Step(13): len = 59817.7, overlap = 38
PHY-3002 : Step(14): len = 60119.2, overlap = 34.875
PHY-3002 : Step(15): len = 59171.7, overlap = 32.2188
PHY-3002 : Step(16): len = 55876.9, overlap = 33.0312
PHY-3002 : Step(17): len = 55756.1, overlap = 32.75
PHY-3002 : Step(18): len = 55321.5, overlap = 31.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.54864e-05
PHY-3002 : Step(19): len = 54718, overlap = 30.3438
PHY-3002 : Step(20): len = 54761.1, overlap = 30.2188
PHY-3002 : Step(21): len = 54761.1, overlap = 30.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.09727e-05
PHY-3002 : Step(22): len = 55159.3, overlap = 28.7188
PHY-3002 : Step(23): len = 55582.2, overlap = 28.375
PHY-3002 : Step(24): len = 55592.2, overlap = 28.9375
PHY-3002 : Step(25): len = 55690.7, overlap = 28.375
PHY-3002 : Step(26): len = 56879.1, overlap = 22.4688
PHY-3002 : Step(27): len = 57088.4, overlap = 20.8438
PHY-3002 : Step(28): len = 56169.8, overlap = 22.0625
PHY-3002 : Step(29): len = 56095.3, overlap = 19.4062
PHY-3002 : Step(30): len = 55515.5, overlap = 20.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000101945
PHY-3002 : Step(31): len = 54618.8, overlap = 21.7188
PHY-3002 : Step(32): len = 54588.1, overlap = 21.7812
PHY-3002 : Step(33): len = 54778.5, overlap = 19.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000203891
PHY-3002 : Step(34): len = 54861.9, overlap = 22
PHY-3002 : Step(35): len = 54915.3, overlap = 21.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45975e-06
PHY-3002 : Step(36): len = 54204.7, overlap = 74.6875
PHY-3002 : Step(37): len = 54838.7, overlap = 75.6562
PHY-3002 : Step(38): len = 47911.7, overlap = 88.3438
PHY-3002 : Step(39): len = 48341.1, overlap = 105.312
PHY-3002 : Step(40): len = 47882.6, overlap = 109.719
PHY-3002 : Step(41): len = 43556.5, overlap = 109.688
PHY-3002 : Step(42): len = 43657.7, overlap = 112.375
PHY-3002 : Step(43): len = 44694.8, overlap = 107.969
PHY-3002 : Step(44): len = 43205.7, overlap = 101.219
PHY-3002 : Step(45): len = 41958.1, overlap = 96.7812
PHY-3002 : Step(46): len = 41388.9, overlap = 95.9062
PHY-3002 : Step(47): len = 40712.7, overlap = 95.0938
PHY-3002 : Step(48): len = 41095, overlap = 95.2188
PHY-3002 : Step(49): len = 41633.6, overlap = 100.25
PHY-3002 : Step(50): len = 40769.6, overlap = 107.312
PHY-3002 : Step(51): len = 38110, overlap = 110.219
PHY-3002 : Step(52): len = 38550.8, overlap = 110.719
PHY-3002 : Step(53): len = 38412.3, overlap = 107.531
PHY-3002 : Step(54): len = 38110.1, overlap = 103.781
PHY-3002 : Step(55): len = 36057.9, overlap = 101.938
PHY-3002 : Step(56): len = 36203.8, overlap = 101.281
PHY-3002 : Step(57): len = 35524.8, overlap = 99.8125
PHY-3002 : Step(58): len = 35501.2, overlap = 102.562
PHY-3002 : Step(59): len = 34780.9, overlap = 107.031
PHY-3002 : Step(60): len = 35691.6, overlap = 107.969
PHY-3002 : Step(61): len = 34473.8, overlap = 102.25
PHY-3002 : Step(62): len = 33221.4, overlap = 100.281
PHY-3002 : Step(63): len = 33042.3, overlap = 97.7188
PHY-3002 : Step(64): len = 33214.7, overlap = 100.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.91951e-06
PHY-3002 : Step(65): len = 31737.8, overlap = 99.4062
PHY-3002 : Step(66): len = 31737.8, overlap = 99.4062
PHY-3002 : Step(67): len = 31568.4, overlap = 96.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.58212e-06
PHY-3002 : Step(68): len = 34131.5, overlap = 84.2812
PHY-3002 : Step(69): len = 34564.8, overlap = 81.9688
PHY-3002 : Step(70): len = 33165.7, overlap = 75.2188
PHY-3002 : Step(71): len = 33345.7, overlap = 73.4375
PHY-3002 : Step(72): len = 33685.2, overlap = 65.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.71642e-05
PHY-3002 : Step(73): len = 33933.9, overlap = 54.8125
PHY-3002 : Step(74): len = 34299.1, overlap = 53.5625
PHY-3002 : Step(75): len = 35217.7, overlap = 49.1875
PHY-3002 : Step(76): len = 35416.6, overlap = 49.3125
PHY-3002 : Step(77): len = 34284.5, overlap = 51.5938
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0287e-05
PHY-3002 : Step(78): len = 36712.3, overlap = 118.625
PHY-3002 : Step(79): len = 37104.7, overlap = 116.219
PHY-3002 : Step(80): len = 35384.1, overlap = 113.906
PHY-3002 : Step(81): len = 35405.1, overlap = 113.188
PHY-3002 : Step(82): len = 34269.8, overlap = 115.156
PHY-3002 : Step(83): len = 34487.9, overlap = 115.875
PHY-3002 : Step(84): len = 33598.6, overlap = 114.688
PHY-3002 : Step(85): len = 33712.4, overlap = 113.938
PHY-3002 : Step(86): len = 33429.1, overlap = 116.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05739e-05
PHY-3002 : Step(87): len = 33926.8, overlap = 107.312
PHY-3002 : Step(88): len = 34259.4, overlap = 107.125
PHY-3002 : Step(89): len = 34380, overlap = 103.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11479e-05
PHY-3002 : Step(90): len = 35320.7, overlap = 92.375
PHY-3002 : Step(91): len = 35733.4, overlap = 90.0312
PHY-3002 : Step(92): len = 36510.3, overlap = 84.0312
PHY-3002 : Step(93): len = 36405.6, overlap = 81.1875
PHY-3002 : Step(94): len = 36108, overlap = 81.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.22958e-05
PHY-3002 : Step(95): len = 36984.5, overlap = 78.9062
PHY-3002 : Step(96): len = 37516.8, overlap = 79.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000137029
PHY-3002 : Step(97): len = 38072.6, overlap = 75.6562
PHY-3002 : Step(98): len = 38527.6, overlap = 73.5625
PHY-3002 : Step(99): len = 40169.3, overlap = 66.4688
PHY-3002 : Step(100): len = 40338.7, overlap = 65.25
PHY-3002 : Step(101): len = 40150.7, overlap = 65.125
PHY-3002 : Step(102): len = 39913.8, overlap = 65.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000255152
PHY-3002 : Step(103): len = 40388.7, overlap = 63.6562
PHY-3002 : Step(104): len = 40931.6, overlap = 62.7812
PHY-3002 : Step(105): len = 41151.8, overlap = 62.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000412836
PHY-3002 : Step(106): len = 41465.1, overlap = 61.4688
PHY-3002 : Step(107): len = 41753.1, overlap = 60.625
PHY-3002 : Step(108): len = 42991.3, overlap = 56.6562
PHY-3002 : Step(109): len = 44313.5, overlap = 56.3438
PHY-3002 : Step(110): len = 44346.8, overlap = 56.4062
PHY-3002 : Step(111): len = 44261.9, overlap = 56.5938
PHY-3002 : Step(112): len = 44104.8, overlap = 55.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000667968
PHY-3002 : Step(113): len = 44215.6, overlap = 55.1875
PHY-3002 : Step(114): len = 44348.4, overlap = 55.625
PHY-3002 : Step(115): len = 44543.9, overlap = 54.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00108077
PHY-3002 : Step(116): len = 44701.4, overlap = 52.4375
PHY-3002 : Step(117): len = 44991.1, overlap = 53.7188
PHY-3002 : Step(118): len = 45416, overlap = 54.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 54.94 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2567.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 64128, over cnt = 344(3%), over = 1237, worst = 15
PHY-1001 : End global iterations;  0.224749s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (27.8%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 45.30, top10 = 38.62, top15 = 34.21.
PHY-1001 : End incremental global routing;  0.261967s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11561, tnet num: 2565, tinst num: 2356, tnode num: 16013, tedge num: 18499.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.331099s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (47.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.640792s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (43.9%)

OPT-1001 : Current memory(MB): used = 188, reserve = 159, peak = 188.
OPT-1001 : End physical optimization;  0.666469s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (44.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 971 LUT to BLE ...
SYN-4008 : Packed 971 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 984 remaining SEQ's ...
SYN-4005 : Packed 702 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 282 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1253/1521 primitive instances ...
PHY-3001 : End packing;  0.163548s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (38.2%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 990 instances
RUN-1001 : 477 mslices, 478 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2384 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1799 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 988 instances, 955 slices, 34 macros(163 instances: 126 mslices 37 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 50142.6, Over = 87.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.40621e-05
PHY-3002 : Step(119): len = 46555.5, overlap = 90.5
PHY-3002 : Step(120): len = 46142.2, overlap = 91.25
PHY-3002 : Step(121): len = 44930.4, overlap = 96
PHY-3002 : Step(122): len = 44088.5, overlap = 96
PHY-3002 : Step(123): len = 43177.2, overlap = 97.75
PHY-3002 : Step(124): len = 42920.2, overlap = 99.25
PHY-3002 : Step(125): len = 42644.7, overlap = 99.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81243e-05
PHY-3002 : Step(126): len = 43696.1, overlap = 93.5
PHY-3002 : Step(127): len = 44183.7, overlap = 92.5
PHY-3002 : Step(128): len = 44216.5, overlap = 94
PHY-3002 : Step(129): len = 44304.4, overlap = 91.5
PHY-3002 : Step(130): len = 44440.8, overlap = 89.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.54606e-05
PHY-3002 : Step(131): len = 45169.4, overlap = 88
PHY-3002 : Step(132): len = 46568.2, overlap = 83.5
PHY-3002 : Step(133): len = 47710.4, overlap = 79.75
PHY-3002 : Step(134): len = 47413.3, overlap = 77.25
PHY-3002 : Step(135): len = 47346.4, overlap = 78
PHY-3002 : Step(136): len = 47261.4, overlap = 79.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000147018
PHY-3002 : Step(137): len = 47934.3, overlap = 77.75
PHY-3002 : Step(138): len = 48645.1, overlap = 74.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000237876
PHY-3002 : Step(139): len = 48728.3, overlap = 73.5
PHY-3002 : Step(140): len = 49504.3, overlap = 72.5
PHY-3002 : Step(141): len = 51585.4, overlap = 68
PHY-3002 : Step(142): len = 52183.8, overlap = 65.5
PHY-3002 : Step(143): len = 52593.4, overlap = 63.25
PHY-3002 : Step(144): len = 52918.3, overlap = 61.75
PHY-3002 : Step(145): len = 53114.9, overlap = 59.75
PHY-3002 : Step(146): len = 53393.9, overlap = 60.75
PHY-3002 : Step(147): len = 53685.8, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000396423
PHY-3002 : Step(148): len = 53994.4, overlap = 56.5
PHY-3002 : Step(149): len = 54629.6, overlap = 57.75
PHY-3002 : Step(150): len = 55307.5, overlap = 58.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.359564s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (26.1%)

PHY-3001 : Trial Legalized: Len = 64304
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.94209e-05
PHY-3002 : Step(151): len = 56065.4, overlap = 39.75
PHY-3002 : Step(152): len = 54359.5, overlap = 50.25
PHY-3002 : Step(153): len = 53309.5, overlap = 52
PHY-3002 : Step(154): len = 53053, overlap = 55
PHY-3002 : Step(155): len = 52592, overlap = 58.5
PHY-3002 : Step(156): len = 52495.1, overlap = 57
PHY-3002 : Step(157): len = 52321.2, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000198842
PHY-3002 : Step(158): len = 52857.5, overlap = 55.5
PHY-3002 : Step(159): len = 53131.2, overlap = 56
PHY-3002 : Step(160): len = 53184.4, overlap = 54
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000331264
PHY-3002 : Step(161): len = 53525.6, overlap = 55.25
PHY-3002 : Step(162): len = 54116.6, overlap = 52.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 59926, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 930 tiles.
PHY-3001 : End spreading;  0.006097s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 59952, Over = 0
RUN-1003 : finish command "place" in  5.739832s wall, 1.437500s user + 0.359375s system = 1.796875s CPU (31.3%)

RUN-1004 : used memory is 165 MB, reserved memory is 136 MB, peak memory is 189 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 990 instances
RUN-1001 : 477 mslices, 478 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2384 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1799 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10258, tnet num: 2382, tinst num: 988, tnode num: 13567, tedge num: 16758.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 477 mslices, 478 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2382 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1554 clock pins, and constraint 3303 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 81072, over cnt = 329(2%), over = 485, worst = 4
PHY-1002 : len = 82792, over cnt = 185(1%), over = 254, worst = 4
PHY-1002 : len = 86320, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 86368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.408300s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (26.8%)

PHY-1001 : Congestion index: top1 = 49.65, top5 = 42.01, top10 = 37.62, top15 = 34.64.
PHY-1001 : End global routing;  0.456973s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (34.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 230, reserve = 202, peak = 230.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 316, reserve = 289, peak = 316.
PHY-1001 : End build detailed router design. 1.784297s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (47.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.371218s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.9%)

PHY-1001 : Current memory(MB): used = 328, reserve = 302, peak = 328.
PHY-1001 : End phase 1; 0.373085s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 80% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 276944, over cnt = 627(0%), over = 641, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 330, reserve = 303, peak = 330.
PHY-1001 : End initial routed; 2.363413s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (26.4%)

PHY-1001 : Current memory(MB): used = 330, reserve = 303, peak = 330.
PHY-1001 : End phase 2; 2.363460s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (26.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 251072, over cnt = 84(0%), over = 84, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.458806s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (26.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 250888, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.145847s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 251168, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.066610s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.027108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.032667s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.050942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.090995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 251184, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.025150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.026956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.051380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.086193s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 251168, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.157526s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.8%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 251176, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.028408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 251224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.021874s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 213 feed throughs used by 107 nets
PHY-1001 : End commit to database; 0.357942s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (39.3%)

PHY-1001 : Current memory(MB): used = 346, reserve = 320, peak = 346.
PHY-1001 : End phase 3; 2.689508s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (27.9%)

PHY-1003 : Routed, final wirelength = 251224
PHY-1001 : Current memory(MB): used = 346, reserve = 320, peak = 346.
PHY-1001 : End export database. 0.008413s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.333113s wall, 2.421875s user + 0.046875s system = 2.468750s CPU (33.7%)

RUN-1003 : finish command "route" in  8.299183s wall, 2.875000s user + 0.046875s system = 2.921875s CPU (35.2%)

RUN-1004 : used memory is 293 MB, reserved memory is 267 MB, peak memory is 347 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1354   out of   5824   23.25%
#reg                     1190   out of   5824   20.43%
#le                      1636
  #lut only               446   out of   1636   27.26%
  #reg only               282   out of   1636   17.24%
  #lut&reg                908   out of   1636   55.50%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        622
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        131
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0    28
#4        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1636   |1191    |163     |1196    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1628   |1187    |159     |1188    |0       |1       |
|    u_foc_controller   |foc_controller     |632    |419     |159     |231     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |54     |50      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |275    |175     |85      |62      |0       |1       |
|        u_as5600_read  |i2c_register_read  |275    |175     |85      |62      |0       |0       |
|      u_hall_encoder   |hall_encoder       |178    |113     |33      |100     |0       |0       |
|        u_divider      |Divider            |110    |67      |18      |68      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1778  
    #2          2       223   
    #3          3       110   
    #4          4        67   
    #5        5-10       66   
    #6        11-50     103   
    #7       51-100      2    
    #8       101-500     4    
    #9        >500       1    
  Average     3.00            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 988
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2384, pip num: 22967
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 213
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 737 valid insts, and 61890 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.223559s wall, 9.093750s user + 0.031250s system = 9.125000s CPU (410.4%)

RUN-1004 : used memory is 292 MB, reserved memory is 273 MB, peak memory is 477 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_120836.log"
