
[comment]: # "this template is for core verification projects"

# **CV32E20 (CVE2)** Monthly Report for 16-January-2023

## Overview
Targeted core : CV32E20  
Verification project leader :   Shared responsibility Maarten Arts / Lee Hoff  
Lead company : NXP / Intrinsix  
Target date verification complete (RTL Freeze) :  2023-Q2  
Target verification quality level (TRL 1-5) :    TRL5  
Verification approach being used :   async-lock-step-compare co-simulation (ImperasDV)  
Reference model used  :   Imperas  
Test Generator used :  riscv-dv(?)  
Formal approach : not determined, but Jasper as preferred tool

## Current Status
Core revision version being tested : 0.1  
Core specification (link to pdf) :   https://ibex-core.readthedocs.io/en/latest/ (but needs to be ported to CV32E20)  
Verification plan / specification completeness (%) :  0%  
Test bench (link GitHub) :   Being worked on in core-v-verif  
Functional coverage code created completeness (%) :  0%  
Formal / simulation assertions written completeness (%) :   0%  

## Key activities / tasks completed this month
- Stood up "Hello World in core-v-verif"  
- RTL changes to database   

## Planned activities / tasks for coming month
- Complete project planning  
- Continue verification stand up  
- Submit Plan Approval (PA) gate in 2023-Q1  

## Issues / items that are slowing progress
- tbd    

## Risks
- to project timescales  
	-- tbd  
- to project quality  
	-- tbd  

#
