{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@694:710@HdlStmProcess", "  end else begin\n    irq <= |up_irq_pending;\n  end\nend\n\nalways @(posedge up_clk) begin\n  if (up_resetn == 1'b0) begin\n    up_irq_source <= 4'b0000;\n  end else begin\n    up_irq_source <= up_irq_trigger | (up_irq_source & ~up_irq_source_clear);\n  end\nend\n\n//tacho measurement logic\nalways @(posedge up_clk) begin\n  if (up_resetn == 1'b0) begin\n    tacho_edge_det <= 'h0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap.v@155:171", "  end else begin\n    irq <= |up_irq_pending;\n  end\nend\n\nalways @(posedge s_axi_aclk) begin\n  if (s_axi_aresetn == 1'b0) begin\n    up_irq_source <= 2'b00;\n  end else begin\n    up_irq_source <= up_irq_trigger | (up_irq_source & ~up_irq_source_clear);\n  end\nend\n\n// Register Interface\n\nalways @(posedge s_axi_aclk) begin\n  if (s_axi_aresetn == 1'b0) begin\n"]], "Diff Content": {"Delete": [[699, "always @(posedge up_clk) begin\n"], [700, "  if (up_resetn == 1'b0) begin\n"], [701, "    up_irq_source <= 4'b0000;\n"], [702, "  end else begin\n"], [703, "    up_irq_source <= up_irq_trigger | (up_irq_source & ~up_irq_source_clear);\n"], [705, "end\n"]], "Add": [[703, "  always @(posedge up_clk) begin\n"], [703, "    if (up_resetn == 1'b0) begin\n"], [703, "      up_irq_source <= 4'b0000;\n"], [703, "    end else begin\n"], [703, "      up_irq_source <= up_irq_trigger | (up_irq_source & ~up_irq_source_clear);\n"], [703, "    end\n"]]}}