Amirali Baniasadi , Andreas Moshovos, Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.337-347, December 2000, Monterey, California, USA[doi>10.1145/360128.360165]
L. Baugh , C. Zilles, Decomposing the load-store queue by function for power reduction and scalability, IBM Journal of Research and Development, v.50 n.2/3, p.287-297, March 2006[doi>10.1147/rd.502.0287]
Geoffrey Blake , Ronald G. Dreslinski , Trevor Mudge , Krisztián Flautner, Evolution of thread-level parallelism in desktop applications, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816000]
Michael Boyer , David Tarjan , Kevin Skadron, Federation: Boosting per-thread performance of throughput-oriented manycore architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.7 n.4, p.1-38, December 2010[doi>10.1145/1880043.1880046]
Q. Cai, J. M. Codina, J. González, and A. González. 2008. A software-hardware hybrid steering mechanism for clustered microarchitectures. In Proceedings of the International Symposium on Parallel and Distributed Processing (IPDPS’08).
Harold W. Cain , Mikko H. Lipasti, Memory Ordering: A Value-Based Approach, Proceedings of the 31st annual international symposium on Computer architecture, p.90, June 19-23, 2004, München, Germany
Ramon Canal , Joan-Manuel Parcerisa , Antonio Gonzalez, A Cost-Effective Clustered Architecture, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.160, October 12-16, 1999
R. Canal, J. M. Parcerisa, and A. González. 2000. Dynamic cluster assignment mechanisms. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA’00).
George Z. Chrysos , Joel S. Emer, Memory dependence prediction using store sets, Proceedings of the 25th annual international symposium on Computer architecture, p.142-153, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279378]
S. Curtis, R. J. Murray, and H. Opie. 1999. Multiported bypass cache in a bypass network. U.S. Patent 6000016.
Kenneth Czechowski , Victor W. Lee , Ed Grochowski , Ronny Ronen , Ronak Singhal , Richard Vuduc , Pradeep Dubey, Improving the energy efficiency of big cores, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc. 1974. Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE Journal of Solid-State Circuits 9, 5, 256--268.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Stijn Eyerman , Lieven Eeckhout, The benefit of SMT in the multi-core era: flexibility towards degrees of thread-level parallelism, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541954]
Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The multicluster architecture: reducing cycle time through partitioning, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.149-159, December 01-03, 1997, Research Triangle Park, North Carolina, USA
J. A. Farrell and T. C. Fischer. 1998. Issue logic for a 600-MHz out-of-order execution microprocessor. IEEE Journal of Solid-State Circuits 33, 5, 707--712.
Brian Fields , Shai Rubin , Rastislav Bodík, Focusing processor policies via critical-path prediction, Proceedings of the 28th annual international symposium on Computer architecture, p.74-85, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379253]
M. Golden, S. Arekapudi, and J. Vinh. 2011. 40-entry unified out-of-order scheduler and integer execution unit for AMD Bulldozer x86-64 core. In IEEE International Solid-State Circuits Conference (ISSCC’11).
A. González, F. Latorre, and G. Magklis. 2011. Execute. Processor Microarchitecture. Morgan and Claypool, 78--90.
José González , Fernando Latorre , Antonio González, Cache organizations for clustered microarchitectures, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.46-55, June 20-20, 2004, Munich, Germany[doi>10.1145/1054943.1054950]
Masahiro Goshima , Kengo Nishino , Toshiaki Kitamura , Yasuhiko Nakashima , Shinji Tomita , Shin-ichiro Mori, A high-speed dynamic instruction scheduling scheme for superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
W. Herrick. 2000. Design Challenges in Multi-GHz Microprocessors. Keynote address at the Asia and South Pacific Design Automation Conference (ASP-DAC’00).
Intel. 2014. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel Corp.
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
ITRS. 2013. International Technology Roadmap for Semiconductors—Process Integration, Devices, and Structures. Retrieved July 30, 2015, from http://www.itrs.net/.
Tejas S. Karkhanis , James E. Smith, A First-Order Superscalar Processor Model, Proceedings of the 31st annual international symposium on Computer architecture, p.338, June 19-23, 2004, München, Germany
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
P. Geoffrey Lowney , Stefan M. Freudenberger , Thomas J. Karzes , W. D. Lichtenstein , Robert P. Nix , John S. O'Donnell , John Ruttenberg, The multiflow trace scheduling compiler, The Journal of Supercomputing, v.7 n.1-2, p.51-142, May 1993[doi>10.1007/BF01205182]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
P. Michaud, Y. Sazeides, A. Seznec, T. Constantinou, and D. Fetis. 2005. An Analytical Model of Temperature in Microprocessors. Technical Report RR-5744. Inria.
Pierre Michaud , André Seznec , Stéphan Jourdan, An exploration of instruction fetch requirement in out-of-order superscalar processors, International Journal of Parallel Programming, v.29 n.1, p.35-58, 2001[doi>10.1023/A:1026431920605]
Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264201]
R. P. Preston, R. W. Badeau, D. W. Bailey, S. L. Bell, L. L. Biro, W. J. Bowhill, D. E. Dever, S. Felix, R. Gammack, V. Germini, M. K. Gowan, P. Gronowski, D. B. Jackson, S. Mehta, S. V. Morton, J. D. Pickholtz, M. H. Reilly, and M. J. Smith. 2002. Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC’02).
E. M. Riseman , C. C. Foster, The Inhibition of Potential Parallelism by Conditional Jumps, IEEE Transactions on Computers, v.21 n.12, p.1405-1411, December 1972[doi>10.1109/T-C.1972.223514]
Eric Rotenberg , James E. Smith, Trace processors: exploiting hierarchy and speculation, The University of Wisconsin - Madison, 1999
Eric Rotenberg , Steve Bennett , James E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.24-35, December 02-04, 1996, Paris, France
Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Pierre Salverda , Craig Zilles, A Criticality Analysis of Clustering in Superscalar Processors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.55-66, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.6]
André Seznec , Stephen Felix , Venkata Krishnan , Yiannakis Sazeides, Design tradeoffs for the Alpha EV8 conditional branch predictor, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
André Seznec , Eric Toullec , Olivier Rochecouste, Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
A. Seznec and P. Michaud. 2006. A case for (partially) tagged geometric history length branch prediction. Journal of Instruction-Level Parallelism, vol. 8, February 2006.
Tingting Sha , Milo M. K. Martin , Amir Roth, Scalable Store-Load Forwarding via Store Queue Index Prediction, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.159-170, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.29]
B. Sinharoy , R. Kalla , W. J. Starke , H. Q. Le , R. Cargnoni , J. A. Van Norstrand , B. J. Ronchetti , J. Stuecheli , J. Leenstra , G. L. Guthrie , D. Q. Nguyen , B. Blaner , C. F. Marino , E. Retter , P. Williams, IBM POWER7 multicore server processor, IBM Journal of Research and Development, v.55 n.3, p.191-219, May 2011[doi>10.1147/JRD.2011.2127330]
B. Sinharoy, J. A. Van Norstrand, R. J. Eickemeyer, H. Q. Le, J. Leenstra, D. Q. Nguyen, B. Konigsburg, K. Ward, M. D. Brown, J. E. Moreira, D. Levitan, S. Tung, D. Hrusecky, J. W. Bishop, M. Gschwind, M. Boersma, M. Kroener, M. Kaltenbach, T. Karkhanis, and K. M. Fernsler. 2015. IBM POWER8 processor core microarchitecture. IBM Journal of Research and Development 59, 1, 2:1--2:21.
Samantika Subramaniam , Gabriel H. Loh, Fire-and-Forget: Load/Store Scheduling with No Store Queue at All, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.273-284, December 09-13, 2006[doi>10.1109/MICRO.2006.26]
P. H. Thomas. 1957. Some conduction problems in the heating of small areas on large solids. Quarterly Journal of Mechanics and Applied Mathematics 10, 4, 482--493.
Sriram Vajapeyam , Tulika Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, Proceedings of the 24th annual international symposium on Computer architecture, p.1-12, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264119]
Victor V. Zyuban , Peter M. Kogge, Inherently Lower-Power High-Performance Superscalar Architectures, IEEE Transactions on Computers, v.50 n.3, p.268-285, March 2001[doi>10.1109/12.910816]
