$date
	Sat Oct 22 22:33:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#717419
b111 !
1"
#717422
b111 &
b111 %
1$
#717423
0"
#717426
b10110 &
b10110 %
#717430
b1011 &
b1011 %
#717434
b100010 &
b100010 %
#717438
b10001 &
b10001 %
#717442
b110100 &
b110100 %
#717446
b11010 &
b11010 %
#717450
b1101 &
b1101 %
#717454
b101000 &
b101000 %
#717458
b10100 &
b10100 %
#717462
b1010 &
b1010 %
#717466
b101 &
b101 %
#717470
b10000 &
b10000 %
#717474
b1000 &
b1000 %
#717478
b100 &
b100 %
#717482
b10 &
b10 %
#717486
b1 &
1#
b1 %
#717490
b0 &
b0 %
0#
0$
#1748624
b1000 !
1"
#1748626
b1000 &
b1000 %
1$
#1748627
0"
#1748630
b100 &
b100 %
#1748634
b10 &
b10 %
#1748638
b1 &
1#
b1 %
#1748642
b0 &
b0 %
0#
0$
#2741209
b101 !
1"
#2741210
b101 &
b101 %
1$
#2741211
0"
#2741214
b10000 &
b10000 %
#2741218
b1000 &
b1000 %
#2741222
b100 &
b100 %
#2741226
b10 &
b10 %
#2741230
b1 &
1#
b1 %
#2741234
b0 &
b0 %
0#
0$
#4500012
