/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:40 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_IN_HDMI_0_H__
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_H__

/***************************************************************************
 *AUD_FMM_IOP_IN_HDMI_0
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION      0x20cb2020 /* [RO][32] HDMI receiver revision ID */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG        0x20cb2024 /* [RW][32] HDMI receiver configuration */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG         0x20cb2028 /* [RW][32] Debug information */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS        0x20cb202c /* [RO][32] Input status */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT    0x20cb2030 /* [RO][32] MAI format word from HDMI input */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL 0x20cb2034 /* [RW][32] Channel status control */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK0 0x20cb2038 /* [RW][32] Channel status mask 0 to 31 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK1 0x20cb203c /* [RW][32] Channel status mask 32 to 63 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK2 0x20cb2040 /* [RW][32] Channel status mask 64 to 91 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L0  0x20cb2044 /* [RO][32] Left channel status 0 to 31 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R0  0x20cb2048 /* [RO][32] Right channel status 0 to 31 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L1  0x20cb204c /* [RO][32] Left channel status 32 to 63 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R1  0x20cb2050 /* [RO][32] Right channel status 32 to 63 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2  0x20cb2054 /* [RO][32] Left channel status 64 to 91 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2  0x20cb2058 /* [RO][32] Right channel status 64 to 91 */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_PBIT_MISMATCH 0x20cb205c /* [RW][32] Parity mismatch count */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_VBIT_MISMATCH 0x20cb2060 /* [RW][32] Validity bit mismatch count */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CBIT_MISMATCH 0x20cb2064 /* [RW][32] Channel status mismatch count */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL 0x20cb2068 /* [RW][32] FIFO threshold control */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP 0x20cb206c /* [RW][32] FIFO threshold control */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR 0x20cb2070 /* [RO][32] MAI Format Change Counter */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_RETURN 0x20cb2074 /* [RW][32] MAI Format Change Return Counter */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0    0x20cb2080 /* [RW][32] HDMI Input MCLK configuration */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS    0x20cb2090 /* [RO][32] Error Status Register */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET 0x20cb2094 /* [WO][32] Error Set Register */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR 0x20cb2098 /* [WO][32] Error Clear Register */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK      0x20cb209c /* [RO][32] Mask Status Register */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET  0x20cb20a0 /* [WO][32] Mask Set Register */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR 0x20cb20a4 /* [WO][32] Mask Clear Register */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE 0x20cb20a8 /* [RO][32] HDMI_IN Capture FCI_ID table */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DIAG          0x20cb20ac /* [RO][32] Diagnostics */

/***************************************************************************
 *CAP_STREAM_CFG_%i - Capture Stream configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_ARRAY_BASE     0x20cb2000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_ARRAY_START    0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_ARRAY_END      3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *CAP_STREAM_CFG_%i - Capture Stream configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CAP_STREAM_CFG_i :: CAP_ENA [31:31] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_CAP_ENA_MASK   0x80000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_CAP_ENA_SHIFT  31
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_CAP_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: CAP_STREAM_CFG_i :: reserved0 [30:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_reserved0_MASK 0x7fffff00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_reserved0_SHIFT 8

/* AUD_FMM_IOP_IN_HDMI_0 :: CAP_STREAM_CFG_i :: CAP_GROUP_ID [07:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_CAP_GROUP_ID_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_CAP_GROUP_ID_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_CAP_GROUP_ID_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: CAP_STREAM_CFG_i :: reserved1 [03:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_reserved1_MASK 0x0000000e
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_reserved1_SHIFT 1

/* AUD_FMM_IOP_IN_HDMI_0 :: CAP_STREAM_CFG_i :: IGNORE_FIRST_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_IGNORE_FIRST_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_IGNORE_FIRST_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_IGNORE_FIRST_OVERFLOW_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_IGNORE_FIRST_OVERFLOW_Ignore 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAP_STREAM_CFG_i_IGNORE_FIRST_OVERFLOW_Dont_ignore 0


/***************************************************************************
 *REVISION - HDMI receiver revision ID
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_reserved0_SHIFT        16

/* AUD_FMM_IOP_IN_HDMI_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_MAJOR_MASK             0x0000ff00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_MAJOR_SHIFT            8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_MAJOR_DEFAULT          0x00000005

/* AUD_FMM_IOP_IN_HDMI_0 :: REVISION :: MINOR [07:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_MINOR_MASK             0x000000ff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_MINOR_SHIFT            0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION_MINOR_DEFAULT          0x00000000

/***************************************************************************
 *CONFIG - HDMI receiver configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_reserved0_MASK           0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_reserved0_SHIFT          18

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: HBR_MODE [17:17] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_HBR_MODE_MASK            0x00020000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_HBR_MODE_SHIFT           17
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_HBR_MODE_DEFAULT         0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: ALLOW_PES_HDR_STUFFING [16:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_PES_HDR_STUFFING_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_PES_HDR_STUFFING_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_PES_HDR_STUFFING_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_PES_HDR_STUFFING_Allow_128byte_align_hdr_stuffing 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_PES_HDR_STUFFING_No_hdr_stuffing 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: ALLOW_NZ_STUFFING [15:15] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_NZ_STUFFING_MASK   0x00008000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_NZ_STUFFING_SHIFT  15
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_NZ_STUFFING_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_NZ_STUFFING_Nonzero_OK 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_ALLOW_NZ_STUFFING_Zero_only 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: COMP_FE_DISA [14:14] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_COMP_FE_DISA_MASK        0x00004000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_COMP_FE_DISA_SHIFT       14
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_COMP_FE_DISA_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_COMP_FE_DISA_FE_Disable  1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_COMP_FE_DISA_FE_Enable   0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: TIMEBASE_SEL [13:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_MASK        0x00003e00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_SHIFT       9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase0   0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase1   1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase2   2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase3   3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase4   4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase5   5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase6   6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase7   7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase8   8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_TIMEBASE_SEL_Timebase9   9

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: OUTFIFO_ENA [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUTFIFO_ENA_MASK         0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUTFIFO_ENA_SHIFT        8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUTFIFO_ENA_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUTFIFO_ENA_Enable       1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUTFIFO_ENA_Disable      0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: VALID_POLARITY [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_VALID_POLARITY_MASK      0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_VALID_POLARITY_SHIFT     7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_VALID_POLARITY_DEFAULT   0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_VALID_POLARITY_High_means_valid 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_VALID_POLARITY_Low_means_valid 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: INSERT_MODE [06:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_MASK         0x00000060
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_SHIFT        5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_Reserved     3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_Insert_repeat 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_Insert_zero  1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_INSERT_MODE_No_insert    0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: IGNORE_VALID_PCM [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_VALID_PCM_MASK    0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_VALID_PCM_SHIFT   4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_VALID_PCM_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_VALID_PCM_Ignore  1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_VALID_PCM_Dont_ignore 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: IGNORE_PERR_PCM [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_PCM_MASK     0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_PCM_SHIFT    3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_PCM_DEFAULT  0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_PCM_Ignore   1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_PCM_Dont_ignore 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: IGNORE_PERR_COMP [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_COMP_MASK    0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_COMP_SHIFT   2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_COMP_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_COMP_Ignore  1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_IGNORE_PERR_COMP_Dont_ignore 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CONFIG :: OUT_FORMAT_ENA [01:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_MASK      0x00000003
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_SHIFT     0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_DEFAULT   0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_ALL       3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_COMP      2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_PES       1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CONFIG_OUT_FORMAT_ENA_PCM       0

/***************************************************************************
 *DEBUG - Debug information
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: DEBUG :: reserved0 [31:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_reserved0_MASK            0xffffffe0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_reserved0_SHIFT           5

/* AUD_FMM_IOP_IN_HDMI_0 :: DEBUG :: DIAG_SEL [04:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_DIAG_SEL_MASK             0x0000001e
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_DIAG_SEL_SHIFT            1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_DIAG_SEL_DEFAULT          0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: DEBUG :: RESET_HIST [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_RESET_HIST_MASK           0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_RESET_HIST_SHIFT          0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DEBUG_RESET_HIST_DEFAULT        0x00000000

/***************************************************************************
 *STATUS - Input status
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: BURST_PREAM_C [31:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_BURST_PREAM_C_MASK       0xffff0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_BURST_PREAM_C_SHIFT      16
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_BURST_PREAM_C_DEFAULT    0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: reserved0 [15:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_reserved0_MASK           0x0000ffc0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_reserved0_SHIFT          6

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: MAI_HW_MUTE [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_MAI_HW_MUTE_MASK         0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_MAI_HW_MUTE_SHIFT        5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_MAI_HW_MUTE_DEFAULT      0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: BPC_VALID [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_BPC_VALID_MASK           0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_BPC_VALID_SHIFT          4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_BPC_VALID_DEFAULT        0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: CHAN_STAT_VALID [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_CHAN_STAT_VALID_MASK     0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_CHAN_STAT_VALID_SHIFT    3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_CHAN_STAT_VALID_DEFAULT  0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: STREAM_TYPE [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_STREAM_TYPE_MASK         0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_STREAM_TYPE_SHIFT        2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_STREAM_TYPE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_STREAM_TYPE_Compressed   1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_STREAM_TYPE_Linear       0

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: VALIDITY_R [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_VALIDITY_R_MASK          0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_VALIDITY_R_SHIFT         1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_VALIDITY_R_DEFAULT       0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: STATUS :: VALIDITY_L [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_VALIDITY_L_MASK          0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_VALIDITY_L_SHIFT         0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS_VALIDITY_L_DEFAULT       0x00000000

/***************************************************************************
 *MAI_FORMAT - MAI format word from HDMI input
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: RESERVED [31:30] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_RESERVED_MASK        0xc0000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_RESERVED_SHIFT       30
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_RESERVED_DEFAULT     0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: AV_MUTE [29:29] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AV_MUTE_MASK         0x20000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AV_MUTE_SHIFT        29
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AV_MUTE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AV_MUTE_AV_mute      1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AV_MUTE_AV_unmute    0

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: SAMPLE_WIDTH [28:24] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_WIDTH_MASK    0x1f000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_WIDTH_SHIFT   24
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_WIDTH_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: AUDIO_FORMAT [23:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_MASK    0x00ff0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_SHIFT   16
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_Idle    0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_Mono    1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_PCM_stereo 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_PCM_3_channel 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_PCM_5p1_channel 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM_stereo 130
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM_6_channel 134
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_SPDIF_linearPCM_8_channel 136
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_HBR_compressed_8_channel 200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_HDMI_one_bit 224
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_HDMI_direct_stream_transfer 225
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_Linear_PCM_audio_stereo_mode 254
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_AUDIO_FORMAT_Compressed_audio_2_channel 255

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: SAMPLE_RATE [15:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_MASK     0x0000ff00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_SHIFT    8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Not_indicated 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_8000Hz 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_11025Hz 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_12000Hz 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_16000Hz 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_22050Hz 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_24000Hz 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_32000Hz 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_44100Hz 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_48000Hz 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_64000Hz 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_88200Hz 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_96000Hz 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_12800Hz 13
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_17640Hz 14
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_SAMPLE_RATE_Rate_19200Hz 15

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: STREAM_ID [07:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_STREAM_ID_MASK       0x000000f0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_STREAM_ID_SHIFT      4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_STREAM_ID_DEFAULT    0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT :: MAI_VERSION [03:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_MAI_VERSION_MASK     0x0000000f
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_MAI_VERSION_SHIFT    0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_MAI_VERSION_DEFAULT  0x00000000

/***************************************************************************
 *CHAN_STAT_CTRL - Channel status control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_reserved0_MASK   0xfffffff8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_reserved0_SHIFT  3

/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_CTRL :: SOURCE_SEL [02:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_MASK  0x00000006
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_3 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_2 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_1 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_0 0

/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_CTRL :: HOLD [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_HOLD_MASK        0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_HOLD_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_HOLD_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_HOLD_No_update   1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_CTRL_HOLD_Update      0

/***************************************************************************
 *CHAN_STAT_MASK0 - Channel status mask 0 to 31
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_MASK0 :: BITS_0_TO_31 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK0_BITS_0_TO_31_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK0_BITS_0_TO_31_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK0_BITS_0_TO_31_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_MASK1 - Channel status mask 32 to 63
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_MASK1 :: BITS_32_TO_63 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK1_BITS_32_TO_63_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK1_BITS_32_TO_63_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK1_BITS_32_TO_63_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_MASK2 - Channel status mask 64 to 91
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_MASK2 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK2_reserved0_MASK  0xf0000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK2_reserved0_SHIFT 28

/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_MASK2 :: BITS_64_TO_91 [27:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK2_BITS_64_TO_91_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK2_BITS_64_TO_91_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_MASK2_BITS_64_TO_91_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L0 - Left channel status 0 to 31
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_L0 :: BITS_0_TO_31 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L0_BITS_0_TO_31_MASK  0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L0_BITS_0_TO_31_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L0_BITS_0_TO_31_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_R0 - Right channel status 0 to 31
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_R0 :: BITS_0_TO_31 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R0_BITS_0_TO_31_MASK  0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R0_BITS_0_TO_31_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R0_BITS_0_TO_31_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L1 - Left channel status 32 to 63
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_L1 :: BITS_32_TO_63 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L1_BITS_32_TO_63_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L1_BITS_32_TO_63_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L1_BITS_32_TO_63_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_R1 - Right channel status 32 to 63
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_R1 :: BITS_32_TO_63 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R1_BITS_32_TO_63_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R1_BITS_32_TO_63_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R1_BITS_32_TO_63_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L2 - Left channel status 64 to 91
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_L2 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2_reserved0_MASK     0xf0000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2_reserved0_SHIFT    28

/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_L2 :: BITS_64_TO_91 [27:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2_BITS_64_TO_91_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2_BITS_64_TO_91_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2_BITS_64_TO_91_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_R2 - Right channel status 64 to 91
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_R2 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2_reserved0_MASK     0xf0000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2_reserved0_SHIFT    28

/* AUD_FMM_IOP_IN_HDMI_0 :: CHAN_STAT_R2 :: BITS_64_TO_91 [27:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2_BITS_64_TO_91_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2_BITS_64_TO_91_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2_BITS_64_TO_91_DEFAULT 0x00000000

/***************************************************************************
 *PBIT_MISMATCH - Parity mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: PBIT_MISMATCH :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_PBIT_MISMATCH_reserved0_MASK    0xfff00000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_PBIT_MISMATCH_reserved0_SHIFT   20

/* AUD_FMM_IOP_IN_HDMI_0 :: PBIT_MISMATCH :: COUNT [19:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_PBIT_MISMATCH_COUNT_MASK        0x000fffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_PBIT_MISMATCH_COUNT_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_PBIT_MISMATCH_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *VBIT_MISMATCH - Validity bit mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: VBIT_MISMATCH :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_VBIT_MISMATCH_reserved0_MASK    0xffffff00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_VBIT_MISMATCH_reserved0_SHIFT   8

/* AUD_FMM_IOP_IN_HDMI_0 :: VBIT_MISMATCH :: COUNT [07:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_VBIT_MISMATCH_COUNT_MASK        0x000000ff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_VBIT_MISMATCH_COUNT_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_VBIT_MISMATCH_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *CBIT_MISMATCH - Channel status mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CBIT_MISMATCH :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CBIT_MISMATCH_reserved0_MASK    0xffffff00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CBIT_MISMATCH_reserved0_SHIFT   8

/* AUD_FMM_IOP_IN_HDMI_0 :: CBIT_MISMATCH :: COUNT [07:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CBIT_MISMATCH_COUNT_MASK        0x000000ff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CBIT_MISMATCH_COUNT_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CBIT_MISMATCH_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *OUT_RATE_CTRL - FIFO threshold control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: OUT_RATE_CTRL :: reserved0 [31:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_reserved0_MASK    0xffff0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_reserved0_SHIFT   16

/* AUD_FMM_IOP_IN_HDMI_0 :: OUT_RATE_CTRL :: FIFO_MAX [15:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_MAX_MASK     0x0000fc00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_MAX_SHIFT    10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_MAX_DEFAULT  0x00000010

/* AUD_FMM_IOP_IN_HDMI_0 :: OUT_RATE_CTRL :: FIFO_MIN [09:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_MIN_MASK     0x000003f0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_MIN_SHIFT    4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_MIN_DEFAULT  0x0000000f

/* AUD_FMM_IOP_IN_HDMI_0 :: OUT_RATE_CTRL :: FIFO_AUTOINIT [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_AUTOINIT_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_AUTOINIT_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_AUTOINIT_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_AUTOINIT_Enable 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_FIFO_AUTOINIT_Disable 0

/* AUD_FMM_IOP_IN_HDMI_0 :: OUT_RATE_CTRL :: UFLOW_INS_TYPE [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_Repeat 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_Zero 0

/* AUD_FMM_IOP_IN_HDMI_0 :: OUT_RATE_CTRL :: MODE [01:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_MASK         0x00000003
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_SHIFT        0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_Keep_empty   0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_Keep_part_full 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_Locked       2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_OUT_RATE_CTRL_MODE_Always_ack   3

/***************************************************************************
 *CLKS_PER_SAMP - FIFO threshold control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CLKS_PER_SAMP :: FAST [31:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP_FAST_MASK         0xffff0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP_FAST_SHIFT        16
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP_FAST_DEFAULT      0x00000961

/* AUD_FMM_IOP_IN_HDMI_0 :: CLKS_PER_SAMP :: SLOW [15:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP_SLOW_MASK         0x0000ffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP_SLOW_SHIFT        0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CLKS_PER_SAMP_SLOW_DEFAULT      0x000009c3

/***************************************************************************
 *MAI_FORMAT_CNTR - MAI Format Change Counter
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT_CNTR :: reserved0 [31:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_reserved0_MASK  0xffffffe0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_reserved0_SHIFT 5

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT_CNTR :: VAL [04:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_VAL_MASK        0x0000001f
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_VAL_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_VAL_DEFAULT     0x00000000

/***************************************************************************
 *MAI_FORMAT_CNTR_RETURN - MAI Format Change Return Counter
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT_CNTR_RETURN :: reserved0 [31:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_RETURN_reserved0_MASK 0xffffffe0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_RETURN_reserved0_SHIFT 5

/* AUD_FMM_IOP_IN_HDMI_0 :: MAI_FORMAT_CNTR_RETURN :: VAL [04:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_RETURN_VAL_MASK 0x0000001f
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_RETURN_VAL_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR_RETURN_VAL_DEFAULT 0x00000000

/***************************************************************************
 *MCLK_CFG_0 - HDMI Input MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: MCLK_CFG_0 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_reserved0_MASK       0xfff00000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_reserved0_SHIFT      20

/* AUD_FMM_IOP_IN_HDMI_0 :: MCLK_CFG_0 :: MCLK_RATE [19:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_MASK       0x000f0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_SHIFT      16
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_DEFAULT    0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_IOP_IN_HDMI_0 :: MCLK_CFG_0 :: reserved1 [15:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_reserved1_MASK       0x0000fff0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_reserved1_SHIFT      4

/* AUD_FMM_IOP_IN_HDMI_0 :: MCLK_CFG_0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_MASK       0x0000000f
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_DEFAULT    0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch1   0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch2   1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch3   2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch1   3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch2   4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch3   5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen0  6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen1  7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen2  8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen3  9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen4  10

/***************************************************************************
 *ESR_STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_reserved0_MASK       0xffffe000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_reserved0_SHIFT      13

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_FCI_IF_OFLOW_CH3_INTR [12:12] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH3_INTR_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH3_INTR_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH3_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_FCI_IF_OFLOW_CH2_INTR [11:11] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH2_INTR_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH2_INTR_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH2_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_FCI_IF_OFLOW_CH1_INTR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH1_INTR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH1_INTR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH1_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_FCI_IF_OFLOW_CH0_INTR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH0_INTR_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH0_INTR_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FCI_IF_OFLOW_CH0_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_FIFO_UFLOW_INTR [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FIFO_UFLOW_INTR_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FIFO_UFLOW_INTR_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FIFO_UFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_FIFO_OFLOW_INTR [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FIFO_OFLOW_INTR_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FIFO_OFLOW_INTR_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_FIFO_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_PARITY_ERR_INTR [06:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_PARITY_ERR_INTR_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_PARITY_ERR_INTR_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_PARITY_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_BAD_BLOCK_INTR [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_BAD_BLOCK_INTR_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_BAD_BLOCK_INTR_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_BAD_BLOCK_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_CHAN_STAT_INTR [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_CHAN_STAT_INTR_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_CHAN_STAT_INTR_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_CHAN_STAT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_V_CHANGE_INTR [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_V_CHANGE_INTR_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_V_CHANGE_INTR_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_V_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_PC_CHANGE_INTR [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_PC_CHANGE_INTR_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_PC_CHANGE_INTR_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_PC_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_COMP_CHANGE_INTR [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_COMP_CHANGE_INTR_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_COMP_CHANGE_INTR_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_COMP_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS :: HDMIRX_MAI_FMT_CHANGE_INTR [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_MAI_FMT_CHANGE_INTR_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_MAI_FMT_CHANGE_INTR_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_HDMIRX_MAI_FMT_CHANGE_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_reserved0_MASK   0xffffe000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_reserved0_SHIFT  13

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_FCI_IF_OFLOW_CH3_INTR [12:12] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH3_INTR_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH3_INTR_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH3_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_FCI_IF_OFLOW_CH2_INTR [11:11] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH2_INTR_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH2_INTR_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH2_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_FCI_IF_OFLOW_CH1_INTR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH1_INTR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH1_INTR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH1_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_FCI_IF_OFLOW_CH0_INTR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH0_INTR_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH0_INTR_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FCI_IF_OFLOW_CH0_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_FIFO_UFLOW_INTR [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FIFO_UFLOW_INTR_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FIFO_UFLOW_INTR_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FIFO_UFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_FIFO_OFLOW_INTR [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FIFO_OFLOW_INTR_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FIFO_OFLOW_INTR_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_FIFO_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_PARITY_ERR_INTR [06:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_PARITY_ERR_INTR_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_PARITY_ERR_INTR_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_PARITY_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_BAD_BLOCK_INTR [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_BAD_BLOCK_INTR_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_BAD_BLOCK_INTR_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_BAD_BLOCK_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_CHAN_STAT_INTR [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_CHAN_STAT_INTR_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_CHAN_STAT_INTR_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_CHAN_STAT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_V_CHANGE_INTR [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_V_CHANGE_INTR_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_V_CHANGE_INTR_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_V_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_PC_CHANGE_INTR [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_PC_CHANGE_INTR_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_PC_CHANGE_INTR_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_PC_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_COMP_CHANGE_INTR [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_COMP_CHANGE_INTR_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_COMP_CHANGE_INTR_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_COMP_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_SET :: HDMIRX_MAI_FMT_CHANGE_INTR [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_MAI_FMT_CHANGE_INTR_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_MAI_FMT_CHANGE_INTR_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_SET_HDMIRX_MAI_FMT_CHANGE_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH3_INTR [12:12] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH3_INTR_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH3_INTR_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH3_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH2_INTR [11:11] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH2_INTR_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH2_INTR_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH2_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH1_INTR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH1_INTR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH1_INTR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH1_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH0_INTR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH0_INTR_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH0_INTR_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FCI_IF_OFLOW_CH0_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_FIFO_UFLOW_INTR [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FIFO_UFLOW_INTR_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FIFO_UFLOW_INTR_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FIFO_UFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_FIFO_OFLOW_INTR [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FIFO_OFLOW_INTR_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FIFO_OFLOW_INTR_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_FIFO_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_PARITY_ERR_INTR [06:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_PARITY_ERR_INTR_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_PARITY_ERR_INTR_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_PARITY_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_BAD_BLOCK_INTR [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_BAD_BLOCK_INTR_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_BAD_BLOCK_INTR_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_BAD_BLOCK_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_CHAN_STAT_INTR [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_CHAN_STAT_INTR_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_CHAN_STAT_INTR_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_CHAN_STAT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_V_CHANGE_INTR [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_V_CHANGE_INTR_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_V_CHANGE_INTR_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_V_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_PC_CHANGE_INTR [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_PC_CHANGE_INTR_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_PC_CHANGE_INTR_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_PC_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_COMP_CHANGE_INTR [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_COMP_CHANGE_INTR_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_COMP_CHANGE_INTR_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_COMP_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_STATUS_CLEAR :: HDMIRX_MAI_FMT_CHANGE_INTR [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_MAI_FMT_CHANGE_INTR_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_MAI_FMT_CHANGE_INTR_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS_CLEAR_HDMIRX_MAI_FMT_CHANGE_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ESR_MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_reserved0_MASK         0xffffe000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_reserved0_SHIFT        13

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_FCI_IF_OFLOW_CH3_MASK [12:12] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH3_MASK_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH3_MASK_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH3_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_FCI_IF_OFLOW_CH2_MASK [11:11] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH2_MASK_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH2_MASK_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH2_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_FCI_IF_OFLOW_CH1_MASK [10:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH1_MASK_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH1_MASK_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH1_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_FCI_IF_OFLOW_CH0_MASK [09:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH0_MASK_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH0_MASK_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FCI_IF_OFLOW_CH0_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_FIFO_UFLOW_MASK [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FIFO_UFLOW_MASK_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FIFO_UFLOW_MASK_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FIFO_UFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_FIFO_OFLOW_MASK [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FIFO_OFLOW_MASK_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FIFO_OFLOW_MASK_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_FIFO_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_PARITY_ERR_MASK [06:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_PARITY_ERR_MASK_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_PARITY_ERR_MASK_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_PARITY_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_BAD_BLOCK_MASK [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_BAD_BLOCK_MASK_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_BAD_BLOCK_MASK_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_BAD_BLOCK_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_CHAN_STAT_MASK [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_CHAN_STAT_MASK_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_CHAN_STAT_MASK_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_CHAN_STAT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_V_CHANGE_MASK [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_V_CHANGE_MASK_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_V_CHANGE_MASK_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_V_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_PC_CHANGE_MASK [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_PC_CHANGE_MASK_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_PC_CHANGE_MASK_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_PC_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_COMP_CHANGE_MASK [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_COMP_CHANGE_MASK_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_COMP_CHANGE_MASK_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_COMP_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK :: HDMIRX_MAI_FMT_CHANGE_MASK [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_MAI_FMT_CHANGE_MASK_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_MAI_FMT_CHANGE_MASK_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_HDMIRX_MAI_FMT_CHANGE_MASK_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_reserved0_MASK     0xffffe000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_reserved0_SHIFT    13

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_FCI_IF_OFLOW_CH3_MASK [12:12] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH3_MASK_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH3_MASK_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH3_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_FCI_IF_OFLOW_CH2_MASK [11:11] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH2_MASK_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH2_MASK_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH2_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_FCI_IF_OFLOW_CH1_MASK [10:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH1_MASK_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH1_MASK_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH1_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_FCI_IF_OFLOW_CH0_MASK [09:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH0_MASK_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH0_MASK_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FCI_IF_OFLOW_CH0_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_FIFO_UFLOW_MASK [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FIFO_UFLOW_MASK_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FIFO_UFLOW_MASK_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FIFO_UFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_FIFO_OFLOW_MASK [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FIFO_OFLOW_MASK_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FIFO_OFLOW_MASK_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_FIFO_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_PARITY_ERR_MASK [06:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_PARITY_ERR_MASK_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_PARITY_ERR_MASK_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_PARITY_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_BAD_BLOCK_MASK [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_BAD_BLOCK_MASK_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_BAD_BLOCK_MASK_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_BAD_BLOCK_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_CHAN_STAT_MASK [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_CHAN_STAT_MASK_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_CHAN_STAT_MASK_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_CHAN_STAT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_V_CHANGE_MASK [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_V_CHANGE_MASK_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_V_CHANGE_MASK_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_V_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_PC_CHANGE_MASK [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_PC_CHANGE_MASK_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_PC_CHANGE_MASK_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_PC_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_COMP_CHANGE_MASK [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_COMP_CHANGE_MASK_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_COMP_CHANGE_MASK_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_COMP_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_SET :: HDMIRX_MAI_FMT_CHANGE_MASK [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_MAI_FMT_CHANGE_MASK_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_MAI_FMT_CHANGE_MASK_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_SET_HDMIRX_MAI_FMT_CHANGE_MASK_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_reserved0_MASK   0xffffe000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_reserved0_SHIFT  13

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH3_MASK [12:12] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH3_MASK_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH3_MASK_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH3_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH2_MASK [11:11] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH2_MASK_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH2_MASK_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH2_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH1_MASK [10:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH1_MASK_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH1_MASK_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH1_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_FCI_IF_OFLOW_CH0_MASK [09:09] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH0_MASK_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH0_MASK_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FCI_IF_OFLOW_CH0_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_FIFO_UFLOW_MASK [08:08] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FIFO_UFLOW_MASK_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FIFO_UFLOW_MASK_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FIFO_UFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_FIFO_OFLOW_MASK [07:07] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FIFO_OFLOW_MASK_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FIFO_OFLOW_MASK_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_FIFO_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_PARITY_ERR_MASK [06:06] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_PARITY_ERR_MASK_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_PARITY_ERR_MASK_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_PARITY_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_BAD_BLOCK_MASK [05:05] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_BAD_BLOCK_MASK_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_BAD_BLOCK_MASK_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_BAD_BLOCK_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_CHAN_STAT_MASK [04:04] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_CHAN_STAT_MASK_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_CHAN_STAT_MASK_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_CHAN_STAT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_V_CHANGE_MASK [03:03] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_V_CHANGE_MASK_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_V_CHANGE_MASK_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_V_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_PC_CHANGE_MASK [02:02] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_PC_CHANGE_MASK_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_PC_CHANGE_MASK_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_PC_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_COMP_CHANGE_MASK [01:01] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_COMP_CHANGE_MASK_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_COMP_CHANGE_MASK_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_COMP_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_HDMI_0 :: ESR_MASK_CLEAR :: HDMIRX_MAI_FMT_CHANGE_MASK [00:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_MAI_FMT_CHANGE_MASK_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_MAI_FMT_CHANGE_MASK_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK_CLEAR_HDMIRX_MAI_FMT_CHANGE_MASK_DEFAULT 0x00000001

/***************************************************************************
 *CAPTURE_FCI_ID_TABLE - HDMI_IN Capture FCI_ID table
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: CAPTURE_FCI_ID_TABLE :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_reserved0_SHIFT 20

/* AUD_FMM_IOP_IN_HDMI_0 :: CAPTURE_FCI_ID_TABLE :: NUM_CAP_CHANNELS [19:16] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_DEFAULT 0x00000004

/* AUD_FMM_IOP_IN_HDMI_0 :: CAPTURE_FCI_ID_TABLE :: reserved1 [15:10] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_reserved1_MASK 0x0000fc00
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_reserved1_SHIFT 10

/* AUD_FMM_IOP_IN_HDMI_0 :: CAPTURE_FCI_ID_TABLE :: START_FCI_ID [09:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_MASK 0x000003ff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_DEFAULT 0x00000186

/***************************************************************************
 *DIAG - Diagnostics
 ***************************************************************************/
/* AUD_FMM_IOP_IN_HDMI_0 :: DIAG :: DATA [31:00] */
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DIAG_DATA_MASK                  0xffffffff
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DIAG_DATA_SHIFT                 0
#define BCHP_AUD_FMM_IOP_IN_HDMI_0_DIAG_DATA_DEFAULT               0x00000000

#endif /* #ifndef BCHP_AUD_FMM_IOP_IN_HDMI_0_H__ */

/* End of File */
