`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    21:34:44 03/12/2012
// Design Name:
// Module Name:    REGS EX/MEM Latch
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////

module   REG_EX_MEM(input clk,                                      //EX/MEM Latch
                    input rst,
                    input EN,                                       //æµæ°´å¯„å­˜å™¨ä½¿èƒ?
                    input flush,                                    //å¼‚å¸¸æ—¶æ¸…é™¤å¼‚å¸¸æŒ‡ä»¤å¹¶ç­‰å¾…ä¸­æ–­å¤„ç†(ä¿ç•™)ï¼?
                    input [31:0] IR_EX,                             //å½“å‰æ‰§è¡ŒæŒ‡ä»¤(æµ‹è¯•)
                    input [31:0] PCurrent_EX,                       //å½“å‰æ‰§è¡ŒæŒ‡ä»¤å­˜å‚¨å™¨æŒ‡é’?
                    input [31:0] ALUO_EX,                           //å½“å‰ALUæ‰§è¡Œè¾“å‡ºï¼šæœ‰æ•ˆåœ°å?æˆ–ALUæ“ä½œ
                    input [31:0] B_EX,                              //IDçº§è¯»å‡ºå¯„å­˜å™¨Bæ•°æ®ï¼šCPUè¾“å‡ºæ•°æ®
                    input [4:0]  rd_EX,                             //ä¼ é?’å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°å?
                    input DatatoReg_EX,                      //ä¼ é?’å½“å‰æŒ‡ä»¤REGå†™æ•°æ®é?šé“é€‰æ‹©
                    input RegWrite_EX,                              //ä¼ é?’å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡å?
                    input WR_EX,                                    //ä¼ é?’å½“å‰æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    input[2:0] u_b_h_w_EX,
                    input MIO_EX,

                    output reg[31:0] PCurrent_MEM,                  //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤åœ°å?
                    output reg[31:0] IR_MEM,                        //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»?(æµ‹è¯•)
                    output reg[31:0] ALUO_MEM,                      //é”å­˜ALUæ“ä½œç»“æœï¼šæœ‰æ•ˆåœ°å?æˆ–ALUæ“ä½œ
                    output reg[31:0] Datao_MEM,                     //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤è¾“å‡ºMIOæ•°æ®
                    output reg[4:0]  rd_MEM,                        //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°å?
                    output reg       DatatoReg_MEM,                 //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤REGå†™æ•°æ®é?šé“é€‰æ‹©
                    output reg       RegWrite_MEM,                  //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡å?
                    output reg       WR_MEM,                         //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                    output reg[2:0]  u_b_h_w_MEM,
                    output reg       MIO_MEM
                );

    always @(posedge clk) begin
        if(rst) begin
            IR_MEM       <= 0;
            PCurrent_MEM <= 0;
            rd_MEM       <= 0;
            RegWrite_MEM <= 0;
            WR_MEM       <= 0;
            MIO_MEM      <= 0;
        end
        else if(EN) begin                                      //EXçº§æ­£å¸¸ä¼ è¾“åˆ°MEMçº?
                IR_MEM       <= IR_EX;
                PCurrent_MEM <= PCurrent_EX;                  //ä¼ é?’é”å­˜å½“å‰æŒ‡ä»¤åœ°å?
                ALUO_MEM     <= ALUO_EX;                      //é”å­˜æœ‰æ•ˆåœ°å€æˆ–ALUæ“ä½œ
                Datao_MEM    <= B_EX;                         //ä¼ é?’é”å­˜CPUè¾“å‡ºæ•°æ®
                DatatoReg_MEM <= DatatoReg_EX;                      //ä¼ é?’é”å­˜REGå†™æ•°æ®é?šé“é€‰æ‹©
                RegWrite_MEM  <= RegWrite_EX;                 //ä¼ é?’é”å­˜ç›®çš„å¯„å­˜å™¨å†™ä¿¡å?
                WR_MEM        <= WR_EX;                       //ä¼ é?’é”å­˜å­˜å‚¨å™¨è¯»å†™ä¿¡å·
                rd_MEM        <= rd_EX;                       //ä¼ é?’é”å­˜å†™ç›®çš„å¯„å­˜å™¨åœ°å?
                u_b_h_w_MEM   <= u_b_h_w_EX;
                MIO_MEM       <= MIO_EX;
        end
    end

endmodule