{
  "module_name": "cudbg_entity.h",
  "hash_id": "5b2011184e8b488b1b8f754fd1d52a7ddf04f45b861c73d025558a8cb6f417ff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb4/cudbg_entity.h",
  "human_readable_source": " \n \n\n#ifndef __CUDBG_ENTITY_H__\n#define __CUDBG_ENTITY_H__\n\n#define EDC0_FLAG 0\n#define EDC1_FLAG 1\n#define MC_FLAG 2\n#define MC0_FLAG 3\n#define MC1_FLAG 4\n#define HMA_FLAG 5\n\n#define CUDBG_ENTITY_SIGNATURE 0xCCEDB001\n\nstruct cudbg_mbox_log {\n\tstruct mbox_cmd entry;\n\tu32 hi[MBOX_LEN / 8];\n\tu32 lo[MBOX_LEN / 8];\n};\n\nstruct cudbg_cim_qcfg {\n\tu8 chip;\n\tu16 base[CIM_NUM_IBQ + CIM_NUM_OBQ_T5];\n\tu16 size[CIM_NUM_IBQ + CIM_NUM_OBQ_T5];\n\tu16 thres[CIM_NUM_IBQ];\n\tu32 obq_wr[2 * CIM_NUM_OBQ_T5];\n\tu32 stat[4 * (CIM_NUM_IBQ + CIM_NUM_OBQ_T5)];\n};\n\nstruct cudbg_rss_vf_conf {\n\tu32 rss_vf_vfl;\n\tu32 rss_vf_vfh;\n};\n\nstruct cudbg_pm_stats {\n\tu32 tx_cnt[T6_PM_NSTATS];\n\tu32 rx_cnt[T6_PM_NSTATS];\n\tu64 tx_cyc[T6_PM_NSTATS];\n\tu64 rx_cyc[T6_PM_NSTATS];\n};\n\nstruct cudbg_hw_sched {\n\tu32 kbps[NTX_SCHED];\n\tu32 ipg[NTX_SCHED];\n\tu32 pace_tab[NTX_SCHED];\n\tu32 mode;\n\tu32 map;\n};\n\n#define SGE_QBASE_DATA_REG_NUM 4\n\nstruct sge_qbase_reg_field {\n\tu32 reg_addr;\n\tu32 reg_data[SGE_QBASE_DATA_REG_NUM];\n\t \n\tu32 pf_data_value[PCIE_FW_MASTER_M + 1][SGE_QBASE_DATA_REG_NUM];\n\t \n\tu32 vf_data_value[T6_VF_M + 1][SGE_QBASE_DATA_REG_NUM];\n\tu32 vfcount;  \n};\n\nstruct ireg_field {\n\tu32 ireg_addr;\n\tu32 ireg_data;\n\tu32 ireg_local_offset;\n\tu32 ireg_offset_range;\n};\n\nstruct ireg_buf {\n\tstruct ireg_field tp_pio;\n\tu32 outbuf[32];\n};\n\nstruct cudbg_ulprx_la {\n\tu32 data[ULPRX_LA_SIZE * 8];\n\tu32 size;\n};\n\nstruct cudbg_tp_la {\n\tu32 size;\n\tu32 mode;\n\tu8 data[];\n};\n\nstatic const char * const cudbg_region[] = {\n\t\"DBQ contexts:\", \"IMSG contexts:\", \"FLM cache:\", \"TCBs:\",\n\t\"Pstructs:\", \"Timers:\", \"Rx FL:\", \"Tx FL:\", \"Pstruct FL:\",\n\t\"Tx payload:\", \"Rx payload:\", \"LE hash:\", \"iSCSI region:\",\n\t\"TDDP region:\", \"TPT region:\", \"STAG region:\", \"RQ region:\",\n\t\"RQUDP region:\", \"PBL region:\", \"TXPBL region:\",\n\t\"DBVFIFO region:\", \"ULPRX state:\", \"ULPTX state:\",\n\t\"On-chip queues:\"\n};\n\n \nstruct cudbg_region_info {\n\tbool exist;  \n\tu32 start;   \n\tu32 end;     \n};\n\nstruct cudbg_mem_desc {\n\tu32 base;\n\tu32 limit;\n\tu32 idx;\n};\n\n#define CUDBG_MEMINFO_REV 1\n\nstruct cudbg_meminfo {\n\tstruct cudbg_mem_desc avail[4];\n\tstruct cudbg_mem_desc mem[ARRAY_SIZE(cudbg_region) + 3];\n\tu32 avail_c;\n\tu32 mem_c;\n\tu32 up_ram_lo;\n\tu32 up_ram_hi;\n\tu32 up_extmem2_lo;\n\tu32 up_extmem2_hi;\n\tu32 rx_pages_data[3];\n\tu32 tx_pages_data[4];\n\tu32 p_structs;\n\tu32 reserved[12];\n\tu32 port_used[4];\n\tu32 port_alloc[4];\n\tu32 loopback_used[NCHAN];\n\tu32 loopback_alloc[NCHAN];\n\tu32 p_structs_free_cnt;\n\tu32 free_rx_cnt;\n\tu32 free_tx_cnt;\n};\n\nstruct cudbg_cim_pif_la {\n\tint size;\n\tu8 data[];\n};\n\nstruct cudbg_clk_info {\n\tu64 retransmit_min;\n\tu64 retransmit_max;\n\tu64 persist_timer_min;\n\tu64 persist_timer_max;\n\tu64 keepalive_idle_timer;\n\tu64 keepalive_interval;\n\tu64 initial_srtt;\n\tu64 finwait2_timer;\n\tu32 dack_timer;\n\tu32 res;\n\tu32 cclk_ps;\n\tu32 tre;\n\tu32 dack_re;\n};\n\nstruct cudbg_tid_info_region {\n\tu32 ntids;\n\tu32 nstids;\n\tu32 stid_base;\n\tu32 hash_base;\n\n\tu32 natids;\n\tu32 nftids;\n\tu32 ftid_base;\n\tu32 aftid_base;\n\tu32 aftid_end;\n\n\tu32 sftid_base;\n\tu32 nsftids;\n\n\tu32 uotid_base;\n\tu32 nuotids;\n\n\tu32 sb;\n\tu32 flags;\n\tu32 le_db_conf;\n\tu32 ip_users;\n\tu32 ipv6_users;\n\n\tu32 hpftid_base;\n\tu32 nhpftids;\n};\n\n#define CUDBG_TID_INFO_REV 1\n\nstruct cudbg_tid_info_region_rev1 {\n\tstruct cudbg_ver_hdr ver_hdr;\n\tstruct cudbg_tid_info_region tid;\n\tu32 tid_start;\n\tu32 reserved[16];\n};\n\n#define CUDBG_LOWMEM_MAX_CTXT_QIDS 256\n#define CUDBG_MAX_FL_QIDS 1024\n\nstruct cudbg_ch_cntxt {\n\tu32 cntxt_type;\n\tu32 cntxt_id;\n\tu32 data[SGE_CTXT_SIZE / 4];\n};\n\n#define CUDBG_MAX_RPLC_SIZE 128\n\nstruct cudbg_mps_tcam {\n\tu64 mask;\n\tu32 rplc[8];\n\tu32 idx;\n\tu32 cls_lo;\n\tu32 cls_hi;\n\tu32 rplc_size;\n\tu32 vniy;\n\tu32 vnix;\n\tu32 dip_hit;\n\tu32 vlan_vld;\n\tu32 repli;\n\tu16 ivlan;\n\tu8 addr[ETH_ALEN];\n\tu8 lookup_type;\n\tu8 port_num;\n\tu8 reserved[2];\n};\n\n#define CUDBG_VPD_VER_ADDR 0x18c7\n#define CUDBG_VPD_VER_LEN 2\n\nstruct cudbg_vpd_data {\n\tu8 sn[SERNUM_LEN + 1];\n\tu8 bn[PN_LEN + 1];\n\tu8 na[MACADDR_LEN + 1];\n\tu8 mn[ID_LEN + 1];\n\tu16 fw_major;\n\tu16 fw_minor;\n\tu16 fw_micro;\n\tu16 fw_build;\n\tu32 scfg_vers;\n\tu32 vpd_vers;\n};\n\n#define CUDBG_MAX_TCAM_TID 0x800\n#define CUDBG_T6_CLIP 1536\n#define CUDBG_MAX_TID_COMP_EN 6144\n#define CUDBG_MAX_TID_COMP_DIS 3072\n\nenum cudbg_le_entry_types {\n\tLE_ET_UNKNOWN = 0,\n\tLE_ET_TCAM_CON = 1,\n\tLE_ET_TCAM_SERVER = 2,\n\tLE_ET_TCAM_FILTER = 3,\n\tLE_ET_TCAM_CLIP = 4,\n\tLE_ET_TCAM_ROUTING = 5,\n\tLE_ET_HASH_CON = 6,\n\tLE_ET_INVALID_TID = 8,\n};\n\nstruct cudbg_tcam {\n\tu32 filter_start;\n\tu32 server_start;\n\tu32 clip_start;\n\tu32 routing_start;\n\tu32 tid_hash_base;\n\tu32 max_tid;\n};\n\nstruct cudbg_tid_data {\n\tu32 tid;\n\tu32 dbig_cmd;\n\tu32 dbig_conf;\n\tu32 dbig_rsp_stat;\n\tu32 data[NUM_LE_DB_DBGI_RSP_DATA_INSTANCES];\n};\n\n#define CUDBG_NUM_ULPTX 11\n#define CUDBG_NUM_ULPTX_READ 512\n#define CUDBG_NUM_ULPTX_ASIC 6\n#define CUDBG_NUM_ULPTX_ASIC_READ 128\n\n#define CUDBG_ULPTX_LA_REV 1\n\nstruct cudbg_ulptx_la {\n\tu32 rdptr[CUDBG_NUM_ULPTX];\n\tu32 wrptr[CUDBG_NUM_ULPTX];\n\tu32 rddata[CUDBG_NUM_ULPTX];\n\tu32 rd_data[CUDBG_NUM_ULPTX][CUDBG_NUM_ULPTX_READ];\n\tu32 rdptr_asic[CUDBG_NUM_ULPTX_ASIC_READ];\n\tu32 rddata_asic[CUDBG_NUM_ULPTX_ASIC_READ][CUDBG_NUM_ULPTX_ASIC];\n};\n\n#define CUDBG_CHAC_PBT_ADDR 0x2800\n#define CUDBG_CHAC_PBT_LRF  0x3000\n#define CUDBG_CHAC_PBT_DATA 0x3800\n#define CUDBG_PBT_DYNAMIC_ENTRIES 8\n#define CUDBG_PBT_STATIC_ENTRIES 16\n#define CUDBG_LRF_ENTRIES 8\n#define CUDBG_PBT_DATA_ENTRIES 512\n\nstruct cudbg_pbt_tables {\n\tu32 pbt_dynamic[CUDBG_PBT_DYNAMIC_ENTRIES];\n\tu32 pbt_static[CUDBG_PBT_STATIC_ENTRIES];\n\tu32 lrf_table[CUDBG_LRF_ENTRIES];\n\tu32 pbt_data[CUDBG_PBT_DATA_ENTRIES];\n};\n\nenum cudbg_qdesc_qtype {\n\tCUDBG_QTYPE_UNKNOWN = 0,\n\tCUDBG_QTYPE_NIC_TXQ,\n\tCUDBG_QTYPE_NIC_RXQ,\n\tCUDBG_QTYPE_NIC_FLQ,\n\tCUDBG_QTYPE_CTRLQ,\n\tCUDBG_QTYPE_FWEVTQ,\n\tCUDBG_QTYPE_INTRQ,\n\tCUDBG_QTYPE_PTP_TXQ,\n\tCUDBG_QTYPE_OFLD_TXQ,\n\tCUDBG_QTYPE_RDMA_RXQ,\n\tCUDBG_QTYPE_RDMA_FLQ,\n\tCUDBG_QTYPE_RDMA_CIQ,\n\tCUDBG_QTYPE_ISCSI_RXQ,\n\tCUDBG_QTYPE_ISCSI_FLQ,\n\tCUDBG_QTYPE_ISCSIT_RXQ,\n\tCUDBG_QTYPE_ISCSIT_FLQ,\n\tCUDBG_QTYPE_CRYPTO_TXQ,\n\tCUDBG_QTYPE_CRYPTO_RXQ,\n\tCUDBG_QTYPE_CRYPTO_FLQ,\n\tCUDBG_QTYPE_TLS_RXQ,\n\tCUDBG_QTYPE_TLS_FLQ,\n\tCUDBG_QTYPE_ETHOFLD_TXQ,\n\tCUDBG_QTYPE_ETHOFLD_RXQ,\n\tCUDBG_QTYPE_ETHOFLD_FLQ,\n\tCUDBG_QTYPE_MAX,\n};\n\n#define CUDBG_QDESC_REV 1\n\nstruct cudbg_qdesc_entry {\n\tu32 data_size;\n\tu32 qtype;\n\tu32 qid;\n\tu32 desc_size;\n\tu32 num_desc;\n\tu8 data[];  \n};\n\nstruct cudbg_qdesc_info {\n\tu32 qdesc_entry_size;\n\tu32 num_queues;\n\tu8 data[];  \n};\n\n#define IREG_NUM_ELEM 4\n\n#define CUDBG_NUM_PCIE_CONFIG_REGS 0x61\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}