/*
 * Copyright 2012, Alex Smith, alex@alex-smith.me.uk.
 * Distributed under the terms of the MIT License.
 */
#ifndef _KERNEL_ARCH_X86_64_DESCRIPTORS_H
#define _KERNEL_ARCH_X86_64_DESCRIPTORS_H


// Segment definitions.
// Note that the ordering of these is important to SYSCALL/SYSRET.
#define KERNEL_CODE_SEG		0x08
#define KERNEL_DATA_SEG		0x10
#define USER_DATA_SEG		0x1b
#define USER_CODE_SEG		0x23


#ifndef _ASSEMBLER


#define TSS_BASE_SEGMENT	5
#define TLS_BASE_SEGMENT	(TSS_BASE_SEGMENT + smp_get_num_cpus())


// Structure of a segment descriptor.
struct segment_descriptor {
	uint32 limit0 : 16;
	uint32 base0 : 24;
	uint32 type : 4;
	uint32 desc_type : 1;
	uint32 dpl : 2;
	uint32 present : 1;
	uint32 limit1 : 4;
	uint32 available : 1;
	uint32 long_mode : 1;
	uint32 d_b : 1;
	uint32 granularity : 1;
	uint32 base1 : 8;
} _PACKED;

// Structure of a TSS segment descriptor.
struct tss_descriptor {
	uint32 limit0 : 16;
	uint32 base0 : 24;
	uint32 type : 4;
	uint32 desc_type : 1;
	uint32 dpl : 2;
	uint32 present : 1;
	uint32 limit1 : 4;
	uint32 available : 1;
	uint32 unused1 : 2;
	uint32 granularity : 1;
	uint32 base1 : 8;
	uint32 base2 : 32;
	uint32 unused2 : 32;
} _PACKED;

// Structure of an interrupt descriptor.
struct interrupt_descriptor {
	uint32 base0 : 16;
	uint32 sel : 16;
	uint32 ist : 3;
	uint32 unused : 5;
	uint32 flags : 8;
	uint32 base1 : 16;
	uint32 base2 : 32;
	uint32 reserved : 32;
} _PACKED;

enum descriptor_privilege_levels {
	DPL_KERNEL = 0,
	DPL_USER = 3,
};

enum descriptor_types {
	// Code/data descriptor types.
	DT_CODE_EXECUTE_ONLY = 0x8,
	DT_CODE_ACCESSED = 0x9,
	DT_CODE_READABLE = 0xa,
	DT_CODE_CONFORM = 0xc,
	DT_DATA_READ_ONLY = 0x0,
	DT_DATA_ACCESSED = 0x1,
	DT_DATA_WRITEABLE = 0x2,
	DT_DATA_EXPANSION_DOWN = 0x4,

	// System descriptor types.
	DT_TSS = 9,

	// Descriptor types
	DT_SYSTEM_SEGMENT = 0,
	DT_CODE_DATA_SEGMENT = 1,
};


static inline void
clear_segment_descriptor(segment_descriptor* desc)
{
	*(uint64*)desc = 0;
}


static inline void
set_segment_descriptor(segment_descriptor* desc, uint8 type, uint8 dpl)
{
	clear_segment_descriptor(desc);

	// In 64-bit mode the CPU ignores the base/limit of code/data segments,
	// it always treats base as 0 and does no limit checks.
	desc->base0 = 0;
	desc->base1 = 0;
	desc->limit0 = 0xFFFF;
	desc->limit1 = 0xF;
	desc->granularity = 1;

	desc->type = type;
	desc->desc_type = DT_CODE_DATA_SEGMENT;
	desc->dpl = dpl;
	desc->present = 1;

	desc->long_mode = (type & DT_CODE_EXECUTE_ONLY) ? 1 : 0;
		// Must be set to 1 for code segments only.
}


static inline void
set_tss_descriptor(segment_descriptor* _desc, uint64 base, uint32 limit)
{
	clear_segment_descriptor(_desc);
	clear_segment_descriptor(&_desc[1]);

	// The TSS descriptor is a special format in 64-bit mode, it is 16 bytes
	// instead of 8.
	tss_descriptor* desc = (tss_descriptor*)_desc;

	desc->base0 = base & 0xffffff;
	desc->base1 = ((base) >> 24) & 0xff;
	desc->base2 = ((base) >> 32);
	desc->limit0 = limit & 0xffff;
	desc->limit1 = (limit >> 16) & 0xf;

	desc->present = 1;
	desc->type = DT_TSS;
	desc->desc_type = DT_SYSTEM_SEGMENT;
	desc->dpl = DPL_KERNEL;
}


#endif	/* _ASSEMBLER */

#endif	/* _KERNEL_ARCH_X86_64_DESCRIPTORS_H */
