git clone --depth 1 --no-tags https://github.com/CristianG89/Design_Integrated_Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206827153
git clone --depth 1 --no-tags https://github.com/TunaBicim/Verilog-MultiCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204337622
git clone --depth 1 --no-tags https://github.com/aunarioard/8_Bit_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207683370
git clone --depth 1 --no-tags https://github.com/bjruano/Lab_Digitales_2019-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207698193
git clone --depth 1 --no-tags https://github.com/Arcadia-1/MonkeyMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209093029
git clone --depth 1 --no-tags https://github.com/cpantel/prog_fpgas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198548420
git clone --depth 1 --no-tags https://github.com/Manish-GS/Motion-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198725571
git clone --depth 1 --no-tags https://github.com/TheSonders/VideoText.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208041684
git clone --depth 1 --no-tags https://github.com/hnspoorthy/dhd-FPGA-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207872623
git clone --depth 1 --no-tags https://github.com/dlau-xilinx/pcie_exdes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200105006
git clone --depth 1 --no-tags https://github.com/zrajani/Hardware-Descriptive-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207835546
git clone --depth 1 --no-tags https://github.com/RazeNaan/Traffic_Light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198113342
git clone --depth 1 --no-tags https://github.com/sharanyavenkat25/16bit-BarrelShifter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198209990
git clone --depth 1 --no-tags https://github.com/SamWibatt/prewish-blinky-5k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201797126
git clone --depth 1 --no-tags https://github.com/KendrickQ/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201725793
git clone --depth 1 --no-tags https://github.com/carollzambelli/Izhikevich-Neural-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202554418
git clone --depth 1 --no-tags https://github.com/GrishaKh/Float_point_arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204481625
git clone --depth 1 --no-tags https://github.com/xian19971028/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209331974
git clone --depth 1 --no-tags https://github.com/ItamarRocha/verilog-safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209385243
git clone --depth 1 --no-tags https://github.com/MEICLabFZU/DSM0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207985688
git clone --depth 1 --no-tags https://github.com/mcjtag/mdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204646149
git clone --depth 1 --no-tags https://github.com/xian19971028/Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209324451
git clone --depth 1 --no-tags https://github.com/robJolley/particleDetectorHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199688622
git clone --depth 1 --no-tags https://github.com/Johneill/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197759990
git clone --depth 1 --no-tags https://github.com/gnarayang/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197776130
git clone --depth 1 --no-tags https://github.com/daisypaints/CO_mips36_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202458682
git clone --depth 1 --no-tags https://github.com/haoge0811/CSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202227302
git clone --depth 1 --no-tags https://github.com/mahmood102/Protocol-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202872895
git clone --depth 1 --no-tags https://github.com/Jamboii/ARM-LEGv8-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208519918
git clone --depth 1 --no-tags https://github.com/xian19971028/ALU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209322833
git clone --depth 1 --no-tags https://github.com/marsohod4you/fpga_simple_tty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205562138
git clone --depth 1 --no-tags https://github.com/Clockfix/FPGA-PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197639557
git clone --depth 1 --no-tags https://github.com/Vulgarities/BubbleSort-54mipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201877338
git clone --depth 1 --no-tags https://github.com/kalpraj2/Cache-Controller-Design-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199286445
git clone --depth 1 --no-tags https://github.com/Shahraaz/CPUVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197804274
git clone --depth 1 --no-tags https://github.com/adityasaini70/FPGA-programming-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209714631
git clone --depth 1 --no-tags https://github.com/aquaxis/l_chika.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208010816
git clone --depth 1 --no-tags https://github.com/mitaleeb/ECE-385-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207716662
git clone --depth 1 --no-tags https://github.com/lucamps/INF251-Trab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204214236
git clone --depth 1 --no-tags https://github.com/zaikek/KeyChords.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200130912
git clone --depth 1 --no-tags https://github.com/m1geo/verilog-snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203048575
git clone --depth 1 --no-tags https://github.com/brokenheart1712/PulseGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206924181
git clone --depth 1 --no-tags https://github.com/maxpark/zc702_dpu140_trd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203784688
git clone --depth 1 --no-tags https://github.com/zzzzz314314/fpga-bluetooth-car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204593377
git clone --depth 1 --no-tags https://github.com/aryangarg1999/Approximate-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209990536
git clone --depth 1 --no-tags https://github.com/cr1901/yosys-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202566924
git clone --depth 1 --no-tags https://github.com/andrsmllr/tinyfpga_bx_devbrd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206053909
git clone --depth 1 --no-tags https://github.com/105062333/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206231058
git clone --depth 1 --no-tags https://github.com/esophagus-now/pingpangpung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200438364
git clone --depth 1 --no-tags https://github.com/LWhatever/AD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197113954
git clone --depth 1 --no-tags https://github.com/ysc0327/Sample_Adaptive_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202485349
git clone --depth 1 --no-tags https://github.com/micreven/Verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204128457
git clone --depth 1 --no-tags https://github.com/Globson/MIPS-PIPELINE_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207646620
git clone --depth 1 --no-tags https://github.com/linkeeer/desigh-of-computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208817735
git clone --depth 1 --no-tags https://github.com/tmlourenco/Cyclone-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207887878
git clone --depth 1 --no-tags https://github.com/hhpslily/Mario-Adventure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208732319
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8HinjBase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208128314
git clone --depth 1 --no-tags https://github.com/mrLSD/mips-one-stage-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197263932
git clone --depth 1 --no-tags https://github.com/KruttikaBhat/COM307P-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197171434
git clone --depth 1 --no-tags https://github.com/gcdagis97/verification-pipelined-MIPS-with-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207367395
git clone --depth 1 --no-tags https://github.com/MosquittoP/Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209931505
git clone --depth 1 --no-tags https://github.com/hongshen424/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198647427
git clone --depth 1 --no-tags https://github.com/OpenNoahEdu/ingenic-4740.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204024427
git clone --depth 1 --no-tags https://github.com/Jaypwee/cs2214_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208097883
git clone --depth 1 --no-tags https://github.com/loserking/Digital-IC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201659442
git clone --depth 1 --no-tags https://github.com/Pritchy96/i2s-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201770113
git clone --depth 1 --no-tags https://github.com/coryd5456/Signal-Generator-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202019196
git clone --depth 1 --no-tags https://github.com/ali-raheem/vReadline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202880133
git clone --depth 1 --no-tags https://github.com/johnbdk/lcd-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200337629
git clone --depth 1 --no-tags https://github.com/abdelrahmanhosny/FlowRunnerGCDExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200990754
git clone --depth 1 --no-tags https://github.com/pzb568/vcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200459966
git clone --depth 1 --no-tags https://github.com/vpoudel/Project-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201579092
git clone --depth 1 --no-tags https://github.com/lianpeng26/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201567296
git clone --depth 1 --no-tags https://github.com/beenfhb/Video-game-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201074735
git clone --depth 1 --no-tags https://github.com/arquitectura-de-computadoras-2019/practicos2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202404512
git clone --depth 1 --no-tags https://github.com/MC2SC/simplerv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202328805
git clone --depth 1 --no-tags https://github.com/trash4299/LTC2344-16_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207337662
git clone --depth 1 --no-tags https://github.com/Ahish9009/VLSI-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207502174
git clone --depth 1 --no-tags https://github.com/Barrett-S/EE316.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207386999
git clone --depth 1 --no-tags https://github.com/akashlevy/CGRAGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209644662
git clone --depth 1 --no-tags https://github.com/sungdnjs/mips-processer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209913074
git clone --depth 1 --no-tags https://github.com/TheSonders/Terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209978684
git clone --depth 1 --no-tags https://github.com/Dozis/FPGA_Group_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210106510
git clone --depth 1 --no-tags https://github.com/pedram7/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197153904
git clone --depth 1 --no-tags https://github.com/GuanQiuHong/Motion-sensitive-alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198133776
git clone --depth 1 --no-tags https://github.com/wildflare/apgv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199985179
git clone --depth 1 --no-tags https://github.com/rhooker-mythic/verilog-testcases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198546428
git clone --depth 1 --no-tags https://github.com/reffum/z-turn-dvi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197425177
git clone --depth 1 --no-tags https://github.com/george224/test_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203678222
git clone --depth 1 --no-tags https://github.com/Jings1017/Traffic_Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204865239
git clone --depth 1 --no-tags https://github.com/ankur54/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204100538
git clone --depth 1 --no-tags https://github.com/metalfs/snappy-decompress.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207804586
git clone --depth 1 --no-tags https://github.com/Jnaltuna/TPArqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207830842
git clone --depth 1 --no-tags https://github.com/naj15581/Tesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208106344
git clone --depth 1 --no-tags https://github.com/Cryptography-FPGA/SEED-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207763703
git clone --depth 1 --no-tags https://github.com/nax1016cs/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206945091
git clone --depth 1 --no-tags https://github.com/YigalB1/FPGA_US_Servo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205349265
