s1(07Jan2024:14:12:12):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s2(07Jan2024:14:15:03):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s3(07Jan2024:14:16:22):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s4(07Jan2024:14:20:59):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s5(07Jan2024:14:23:03):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s6(07Jan2024:14:26:37):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s7(07Jan2024:14:29:13):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s8(07Jan2024:14:32:28):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s9(07Jan2024:14:37:48):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s10(07Jan2024:14:40:45):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s11(07Jan2024:14:47:49):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s12(07Jan2024:14:55:42):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s13(07Jan2024:14:58:29):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s14(07Jan2024:15:00:20):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s15(07Jan2024:15:02:27):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s16(07Jan2024:15:05:35):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s17(07Jan2024:15:07:17):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s18(07Jan2024:15:10:47):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s19(07Jan2024:15:12:46):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s20(07Jan2024:15:15:52):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s21(07Jan2024:15:20:19):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s22(07Jan2024:15:29:41):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s23(07Jan2024:15:31:16):  xrun -clean -elaborate -define functional -fault_file fault.file -fault_top main -fault_logfile fault_xrun_elab.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_syn.v test_bench.v 
