
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (0 11)  (17 155)  (17 155)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit


LogicTile_1_9

 (4 4)  (22 148)  (22 148)  routing T_1_9.sp4_h_l_44 <X> T_1_9.sp4_v_b_3
 (6 4)  (24 148)  (24 148)  routing T_1_9.sp4_h_l_44 <X> T_1_9.sp4_v_b_3
 (5 5)  (23 149)  (23 149)  routing T_1_9.sp4_h_l_44 <X> T_1_9.sp4_v_b_3


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (5 2)  (12 130)  (12 130)  routing T_0_8.logic_op_bnr_3 <X> T_0_8.lc_trk_g0_3
 (7 2)  (10 130)  (10 130)  Enable bit of Mux _local_links/g0_mux_3 => logic_op_bnr_3 lc_trk_g0_3
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g0_3 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (3 9)  (14 137)  (14 137)  IO control bit: GIOLEFT1_IE_0



IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (21 0)  (39 112)  (39 112)  routing T_1_7.bnr_op_3 <X> T_1_7.lc_trk_g0_3
 (22 0)  (40 112)  (40 112)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (43 112)  (43 112)  routing T_1_7.bnr_op_2 <X> T_1_7.lc_trk_g0_2
 (21 1)  (39 113)  (39 113)  routing T_1_7.bnr_op_3 <X> T_1_7.lc_trk_g0_3
 (22 1)  (40 113)  (40 113)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 113)  (43 113)  routing T_1_7.bnr_op_2 <X> T_1_7.lc_trk_g0_2
 (1 2)  (19 114)  (19 114)  routing T_1_7.glb_netwk_4 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 114)  (32 114)  routing T_1_7.bnr_op_4 <X> T_1_7.lc_trk_g0_4
 (15 2)  (33 114)  (33 114)  routing T_1_7.sp4_v_b_21 <X> T_1_7.lc_trk_g0_5
 (16 2)  (34 114)  (34 114)  routing T_1_7.sp4_v_b_21 <X> T_1_7.lc_trk_g0_5
 (17 2)  (35 114)  (35 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (44 114)  (44 114)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 114)  (45 114)  routing T_1_7.lc_trk_g1_1 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (58 114)  (58 114)  LC_1 Logic Functioning bit
 (14 3)  (32 115)  (32 115)  routing T_1_7.bnr_op_4 <X> T_1_7.lc_trk_g0_4
 (17 3)  (35 115)  (35 115)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (44 115)  (44 115)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 115)  (45 115)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 115)  (46 115)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 115)  (47 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 115)  (49 115)  routing T_1_7.lc_trk_g0_2 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 115)  (50 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (52 115)  (52 115)  routing T_1_7.lc_trk_g1_0 <X> T_1_7.input_2_1
 (14 4)  (32 116)  (32 116)  routing T_1_7.bnr_op_0 <X> T_1_7.lc_trk_g1_0
 (17 4)  (35 116)  (35 116)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 116)  (36 116)  routing T_1_7.bnr_op_1 <X> T_1_7.lc_trk_g1_1
 (22 4)  (40 116)  (40 116)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (42 116)  (42 116)  routing T_1_7.bot_op_3 <X> T_1_7.lc_trk_g1_3
 (26 4)  (44 116)  (44 116)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (49 116)  (49 116)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 116)  (52 116)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (55 116)  (55 116)  LC_2 Logic Functioning bit
 (39 4)  (57 116)  (57 116)  LC_2 Logic Functioning bit
 (40 4)  (58 116)  (58 116)  LC_2 Logic Functioning bit
 (42 4)  (60 116)  (60 116)  LC_2 Logic Functioning bit
 (50 4)  (68 116)  (68 116)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (32 117)  (32 117)  routing T_1_7.bnr_op_0 <X> T_1_7.lc_trk_g1_0
 (17 5)  (35 117)  (35 117)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (36 117)  (36 117)  routing T_1_7.bnr_op_1 <X> T_1_7.lc_trk_g1_1
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 117)  (48 117)  routing T_1_7.lc_trk_g0_3 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (43 5)  (61 117)  (61 117)  LC_2 Logic Functioning bit
 (22 6)  (40 118)  (40 118)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 118)  (42 118)  routing T_1_7.bot_op_7 <X> T_1_7.lc_trk_g1_7
 (28 6)  (46 118)  (46 118)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 118)  (48 118)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 118)  (49 118)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 118)  (52 118)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 118)  (54 118)  LC_3 Logic Functioning bit
 (37 6)  (55 118)  (55 118)  LC_3 Logic Functioning bit
 (38 6)  (56 118)  (56 118)  LC_3 Logic Functioning bit
 (39 6)  (57 118)  (57 118)  LC_3 Logic Functioning bit
 (40 6)  (58 118)  (58 118)  LC_3 Logic Functioning bit
 (41 6)  (59 118)  (59 118)  LC_3 Logic Functioning bit
 (42 6)  (60 118)  (60 118)  LC_3 Logic Functioning bit
 (43 6)  (61 118)  (61 118)  LC_3 Logic Functioning bit
 (50 6)  (68 118)  (68 118)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (33 119)  (33 119)  routing T_1_7.bot_op_4 <X> T_1_7.lc_trk_g1_4
 (17 7)  (35 119)  (35 119)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (40 119)  (40 119)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 119)  (42 119)  routing T_1_7.bot_op_6 <X> T_1_7.lc_trk_g1_6
 (26 7)  (44 119)  (44 119)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 119)  (46 119)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 119)  (47 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 119)  (48 119)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 119)  (49 119)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (38 7)  (56 119)  (56 119)  LC_3 Logic Functioning bit
 (39 7)  (57 119)  (57 119)  LC_3 Logic Functioning bit
 (21 8)  (39 120)  (39 120)  routing T_1_7.sp4_v_t_14 <X> T_1_7.lc_trk_g2_3
 (22 8)  (40 120)  (40 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (41 120)  (41 120)  routing T_1_7.sp4_v_t_14 <X> T_1_7.lc_trk_g2_3
 (25 10)  (43 122)  (43 122)  routing T_1_7.wire_logic_cluster/lc_6/out <X> T_1_7.lc_trk_g2_6
 (26 10)  (44 122)  (44 122)  routing T_1_7.lc_trk_g0_5 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 122)  (52 122)  routing T_1_7.lc_trk_g1_1 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 122)  (53 122)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.input_2_5
 (22 11)  (40 123)  (40 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (47 123)  (47 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 123)  (48 123)  routing T_1_7.lc_trk_g0_2 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 123)  (50 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (52 123)  (52 123)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.input_2_5
 (35 11)  (53 123)  (53 123)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.input_2_5
 (42 11)  (60 123)  (60 123)  LC_5 Logic Functioning bit
 (28 12)  (46 124)  (46 124)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 124)  (47 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 124)  (49 124)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 124)  (51 124)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 124)  (52 124)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 124)  (54 124)  LC_6 Logic Functioning bit
 (37 12)  (55 124)  (55 124)  LC_6 Logic Functioning bit
 (38 12)  (56 124)  (56 124)  LC_6 Logic Functioning bit
 (39 12)  (57 124)  (57 124)  LC_6 Logic Functioning bit
 (43 12)  (61 124)  (61 124)  LC_6 Logic Functioning bit
 (45 12)  (63 124)  (63 124)  LC_6 Logic Functioning bit
 (50 12)  (68 124)  (68 124)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (44 125)  (44 125)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 125)  (45 125)  routing T_1_7.lc_trk_g1_3 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 125)  (47 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 125)  (48 125)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (36 13)  (54 125)  (54 125)  LC_6 Logic Functioning bit
 (38 13)  (56 125)  (56 125)  LC_6 Logic Functioning bit
 (39 13)  (57 125)  (57 125)  LC_6 Logic Functioning bit
 (47 13)  (65 125)  (65 125)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (66 125)  (66 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (32 126)  (32 126)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g3_4
 (14 15)  (32 127)  (32 127)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g3_4
 (15 15)  (33 127)  (33 127)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g3_4
 (16 15)  (34 127)  (34 127)  routing T_1_7.sp4_h_r_44 <X> T_1_7.lc_trk_g3_4
 (17 15)  (35 127)  (35 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (40 127)  (40 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_2_7

 (27 0)  (99 112)  (99 112)  routing T_2_7.lc_trk_g1_0 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 112)  (101 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 112)  (104 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (109 112)  (109 112)  LC_0 Logic Functioning bit
 (39 0)  (111 112)  (111 112)  LC_0 Logic Functioning bit
 (41 0)  (113 112)  (113 112)  LC_0 Logic Functioning bit
 (43 0)  (115 112)  (115 112)  LC_0 Logic Functioning bit
 (45 0)  (117 112)  (117 112)  LC_0 Logic Functioning bit
 (48 0)  (120 112)  (120 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (37 1)  (109 113)  (109 113)  LC_0 Logic Functioning bit
 (39 1)  (111 113)  (111 113)  LC_0 Logic Functioning bit
 (41 1)  (113 113)  (113 113)  LC_0 Logic Functioning bit
 (43 1)  (115 113)  (115 113)  LC_0 Logic Functioning bit
 (49 1)  (121 113)  (121 113)  Carry_In_Mux bit 

 (1 2)  (73 114)  (73 114)  routing T_2_7.glb_netwk_4 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 4)  (86 116)  (86 116)  routing T_2_7.wire_logic_cluster/lc_0/out <X> T_2_7.lc_trk_g1_0
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 116)  (105 116)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 116)  (106 116)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (40 4)  (112 116)  (112 116)  LC_2 Logic Functioning bit
 (41 4)  (113 116)  (113 116)  LC_2 Logic Functioning bit
 (42 4)  (114 116)  (114 116)  LC_2 Logic Functioning bit
 (43 4)  (115 116)  (115 116)  LC_2 Logic Functioning bit
 (45 4)  (117 116)  (117 116)  LC_2 Logic Functioning bit
 (17 5)  (89 117)  (89 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (103 117)  (103 117)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (40 5)  (112 117)  (112 117)  LC_2 Logic Functioning bit
 (41 5)  (113 117)  (113 117)  LC_2 Logic Functioning bit
 (42 5)  (114 117)  (114 117)  LC_2 Logic Functioning bit
 (43 5)  (115 117)  (115 117)  LC_2 Logic Functioning bit
 (48 5)  (120 117)  (120 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (89 118)  (89 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 118)  (90 118)  routing T_2_7.wire_logic_cluster/lc_5/out <X> T_2_7.lc_trk_g1_5
 (31 10)  (103 122)  (103 122)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 122)  (106 122)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 122)  (108 122)  LC_5 Logic Functioning bit
 (39 10)  (111 122)  (111 122)  LC_5 Logic Functioning bit
 (41 10)  (113 122)  (113 122)  LC_5 Logic Functioning bit
 (42 10)  (114 122)  (114 122)  LC_5 Logic Functioning bit
 (45 10)  (117 122)  (117 122)  LC_5 Logic Functioning bit
 (26 11)  (98 123)  (98 123)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 123)  (99 123)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 123)  (100 123)  routing T_2_7.lc_trk_g3_2 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 123)  (101 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 123)  (109 123)  LC_5 Logic Functioning bit
 (38 11)  (110 123)  (110 123)  LC_5 Logic Functioning bit
 (40 11)  (112 123)  (112 123)  LC_5 Logic Functioning bit
 (43 11)  (115 123)  (115 123)  LC_5 Logic Functioning bit
 (48 11)  (120 123)  (120 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (123 123)  (123 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (25 12)  (97 124)  (97 124)  routing T_2_7.wire_logic_cluster/lc_2/out <X> T_2_7.lc_trk_g3_2
 (22 13)  (94 125)  (94 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (72 126)  (72 126)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 126)  (73 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 127)  (72 127)  routing T_2_7.glb_netwk_6 <X> T_2_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (21 0)  (39 96)  (39 96)  routing T_1_6.bnr_op_3 <X> T_1_6.lc_trk_g0_3
 (22 0)  (40 96)  (40 96)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (43 96)  (43 96)  routing T_1_6.bnr_op_2 <X> T_1_6.lc_trk_g0_2
 (28 0)  (46 96)  (46 96)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 96)  (48 96)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 96)  (51 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 96)  (52 96)  routing T_1_6.lc_trk_g3_0 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 96)  (58 96)  LC_0 Logic Functioning bit
 (21 1)  (39 97)  (39 97)  routing T_1_6.bnr_op_3 <X> T_1_6.lc_trk_g0_3
 (22 1)  (40 97)  (40 97)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 97)  (43 97)  routing T_1_6.bnr_op_2 <X> T_1_6.lc_trk_g0_2
 (27 1)  (45 97)  (45 97)  routing T_1_6.lc_trk_g1_1 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 97)  (48 97)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 97)  (50 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 97)  (53 97)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.input_2_0
 (51 1)  (69 97)  (69 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 2)  (32 98)  (32 98)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g0_4
 (17 2)  (35 98)  (35 98)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 98)  (36 98)  routing T_1_6.bnr_op_5 <X> T_1_6.lc_trk_g0_5
 (21 2)  (39 98)  (39 98)  routing T_1_6.bnr_op_7 <X> T_1_6.lc_trk_g0_7
 (22 2)  (40 98)  (40 98)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (32 99)  (32 99)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g0_4
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (36 99)  (36 99)  routing T_1_6.bnr_op_5 <X> T_1_6.lc_trk_g0_5
 (21 3)  (39 99)  (39 99)  routing T_1_6.bnr_op_7 <X> T_1_6.lc_trk_g0_7
 (17 4)  (35 100)  (35 100)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (36 100)  (36 100)  routing T_1_6.bnr_op_1 <X> T_1_6.lc_trk_g1_1
 (21 4)  (39 100)  (39 100)  routing T_1_6.bnr_op_3 <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (45 100)  (45 100)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 100)  (48 100)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (53 100)  (53 100)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.input_2_2
 (38 4)  (56 100)  (56 100)  LC_2 Logic Functioning bit
 (18 5)  (36 101)  (36 101)  routing T_1_6.bnr_op_1 <X> T_1_6.lc_trk_g1_1
 (21 5)  (39 101)  (39 101)  routing T_1_6.bnr_op_3 <X> T_1_6.lc_trk_g1_3
 (26 5)  (44 101)  (44 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 101)  (45 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 101)  (46 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 101)  (47 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 101)  (48 101)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 101)  (49 101)  routing T_1_6.lc_trk_g0_3 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 101)  (50 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (51 101)  (51 101)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.input_2_2
 (14 6)  (32 102)  (32 102)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g1_4
 (17 6)  (35 102)  (35 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 102)  (36 102)  routing T_1_6.wire_logic_cluster/lc_5/out <X> T_1_6.lc_trk_g1_5
 (25 6)  (43 102)  (43 102)  routing T_1_6.bnr_op_6 <X> T_1_6.lc_trk_g1_6
 (26 6)  (44 102)  (44 102)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 102)  (46 102)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 102)  (49 102)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 102)  (52 102)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 102)  (55 102)  LC_3 Logic Functioning bit
 (50 6)  (68 102)  (68 102)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 103)  (32 103)  routing T_1_6.bnr_op_4 <X> T_1_6.lc_trk_g1_4
 (17 7)  (35 103)  (35 103)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (40 103)  (40 103)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 103)  (43 103)  routing T_1_6.bnr_op_6 <X> T_1_6.lc_trk_g1_6
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g1_4 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (26 8)  (44 104)  (44 104)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 104)  (47 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 104)  (48 104)  routing T_1_6.lc_trk_g0_5 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 104)  (49 104)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 104)  (52 104)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 104)  (54 104)  LC_4 Logic Functioning bit
 (37 8)  (55 104)  (55 104)  LC_4 Logic Functioning bit
 (38 8)  (56 104)  (56 104)  LC_4 Logic Functioning bit
 (22 9)  (40 105)  (40 105)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (42 105)  (42 105)  routing T_1_6.tnr_op_2 <X> T_1_6.lc_trk_g2_2
 (29 9)  (47 105)  (47 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 105)  (49 105)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 105)  (50 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (52 105)  (52 105)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.input_2_4
 (35 9)  (53 105)  (53 105)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.input_2_4
 (36 9)  (54 105)  (54 105)  LC_4 Logic Functioning bit
 (37 9)  (55 105)  (55 105)  LC_4 Logic Functioning bit
 (38 9)  (56 105)  (56 105)  LC_4 Logic Functioning bit
 (39 9)  (57 105)  (57 105)  LC_4 Logic Functioning bit
 (14 10)  (32 106)  (32 106)  routing T_1_6.rgt_op_4 <X> T_1_6.lc_trk_g2_4
 (17 10)  (35 106)  (35 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (40 106)  (40 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (43 106)  (43 106)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g2_6
 (26 10)  (44 106)  (44 106)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 106)  (49 106)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 106)  (50 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 106)  (51 106)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 106)  (52 106)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 106)  (54 106)  LC_5 Logic Functioning bit
 (38 10)  (56 106)  (56 106)  LC_5 Logic Functioning bit
 (15 11)  (33 107)  (33 107)  routing T_1_6.rgt_op_4 <X> T_1_6.lc_trk_g2_4
 (17 11)  (35 107)  (35 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (39 107)  (39 107)  routing T_1_6.sp4_r_v_b_39 <X> T_1_6.lc_trk_g2_7
 (22 11)  (40 107)  (40 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 107)  (42 107)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g2_6
 (28 11)  (46 107)  (46 107)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 107)  (47 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (55 107)  (55 107)  LC_5 Logic Functioning bit
 (39 11)  (57 107)  (57 107)  LC_5 Logic Functioning bit
 (14 12)  (32 108)  (32 108)  routing T_1_6.rgt_op_0 <X> T_1_6.lc_trk_g3_0
 (21 12)  (39 108)  (39 108)  routing T_1_6.rgt_op_3 <X> T_1_6.lc_trk_g3_3
 (22 12)  (40 108)  (40 108)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (42 108)  (42 108)  routing T_1_6.rgt_op_3 <X> T_1_6.lc_trk_g3_3
 (26 12)  (44 108)  (44 108)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 108)  (47 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 108)  (48 108)  routing T_1_6.lc_trk_g0_7 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 108)  (49 108)  routing T_1_6.lc_trk_g0_5 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (53 108)  (53 108)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.input_2_6
 (15 13)  (33 109)  (33 109)  routing T_1_6.rgt_op_0 <X> T_1_6.lc_trk_g3_0
 (17 13)  (35 109)  (35 109)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (44 109)  (44 109)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 109)  (45 109)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 109)  (46 109)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 109)  (47 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 109)  (48 109)  routing T_1_6.lc_trk_g0_7 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 109)  (50 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (51 109)  (51 109)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.input_2_6
 (35 13)  (53 109)  (53 109)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.input_2_6
 (42 13)  (60 109)  (60 109)  LC_6 Logic Functioning bit
 (15 14)  (33 110)  (33 110)  routing T_1_6.rgt_op_5 <X> T_1_6.lc_trk_g3_5
 (17 14)  (35 110)  (35 110)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 110)  (36 110)  routing T_1_6.rgt_op_5 <X> T_1_6.lc_trk_g3_5
 (21 14)  (39 110)  (39 110)  routing T_1_6.rgt_op_7 <X> T_1_6.lc_trk_g3_7
 (22 14)  (40 110)  (40 110)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 110)  (42 110)  routing T_1_6.rgt_op_7 <X> T_1_6.lc_trk_g3_7
 (26 14)  (44 110)  (44 110)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 110)  (46 110)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 110)  (47 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 110)  (48 110)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 110)  (49 110)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 110)  (51 110)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 110)  (52 110)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 110)  (53 110)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_7
 (36 14)  (54 110)  (54 110)  LC_7 Logic Functioning bit
 (22 15)  (40 111)  (40 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (43 111)  (43 111)  routing T_1_6.sp4_r_v_b_46 <X> T_1_6.lc_trk_g3_6
 (28 15)  (46 111)  (46 111)  routing T_1_6.lc_trk_g2_5 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 111)  (47 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 111)  (48 111)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 111)  (50 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (51 111)  (51 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_7
 (34 15)  (52 111)  (52 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_7
 (35 15)  (53 111)  (53 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.input_2_7


LogicTile_2_6

 (27 0)  (99 96)  (99 96)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 96)  (100 96)  routing T_2_6.lc_trk_g3_0 <X> T_2_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (37 0)  (109 96)  (109 96)  LC_0 Logic Functioning bit
 (38 0)  (110 96)  (110 96)  LC_0 Logic Functioning bit
 (39 0)  (111 96)  (111 96)  LC_0 Logic Functioning bit
 (44 0)  (116 96)  (116 96)  LC_0 Logic Functioning bit
 (45 0)  (117 96)  (117 96)  LC_0 Logic Functioning bit
 (40 1)  (112 97)  (112 97)  LC_0 Logic Functioning bit
 (41 1)  (113 97)  (113 97)  LC_0 Logic Functioning bit
 (42 1)  (114 97)  (114 97)  LC_0 Logic Functioning bit
 (43 1)  (115 97)  (115 97)  LC_0 Logic Functioning bit
 (49 1)  (121 97)  (121 97)  Carry_In_Mux bit 

 (1 2)  (73 98)  (73 98)  routing T_2_6.glb_netwk_4 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (99 98)  (99 98)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 98)  (100 98)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 98)  (108 98)  LC_1 Logic Functioning bit
 (37 2)  (109 98)  (109 98)  LC_1 Logic Functioning bit
 (38 2)  (110 98)  (110 98)  LC_1 Logic Functioning bit
 (39 2)  (111 98)  (111 98)  LC_1 Logic Functioning bit
 (44 2)  (116 98)  (116 98)  LC_1 Logic Functioning bit
 (45 2)  (117 98)  (117 98)  LC_1 Logic Functioning bit
 (40 3)  (112 99)  (112 99)  LC_1 Logic Functioning bit
 (41 3)  (113 99)  (113 99)  LC_1 Logic Functioning bit
 (42 3)  (114 99)  (114 99)  LC_1 Logic Functioning bit
 (43 3)  (115 99)  (115 99)  LC_1 Logic Functioning bit
 (21 4)  (93 100)  (93 100)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g1_3
 (22 4)  (94 100)  (94 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 100)  (97 100)  routing T_2_6.wire_logic_cluster/lc_2/out <X> T_2_6.lc_trk_g1_2
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (37 4)  (109 100)  (109 100)  LC_2 Logic Functioning bit
 (38 4)  (110 100)  (110 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (44 4)  (116 100)  (116 100)  LC_2 Logic Functioning bit
 (45 4)  (117 100)  (117 100)  LC_2 Logic Functioning bit
 (22 5)  (94 101)  (94 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 101)  (102 101)  routing T_2_6.lc_trk_g1_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 101)  (112 101)  LC_2 Logic Functioning bit
 (41 5)  (113 101)  (113 101)  LC_2 Logic Functioning bit
 (42 5)  (114 101)  (114 101)  LC_2 Logic Functioning bit
 (43 5)  (115 101)  (115 101)  LC_2 Logic Functioning bit
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.wire_logic_cluster/lc_5/out <X> T_2_6.lc_trk_g1_5
 (25 6)  (97 102)  (97 102)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g1_6
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (38 6)  (110 102)  (110 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (44 6)  (116 102)  (116 102)  LC_3 Logic Functioning bit
 (45 6)  (117 102)  (117 102)  LC_3 Logic Functioning bit
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 103)  (112 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (42 7)  (114 103)  (114 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (27 8)  (99 104)  (99 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 104)  (100 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 104)  (102 104)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 104)  (108 104)  LC_4 Logic Functioning bit
 (37 8)  (109 104)  (109 104)  LC_4 Logic Functioning bit
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (39 8)  (111 104)  (111 104)  LC_4 Logic Functioning bit
 (44 8)  (116 104)  (116 104)  LC_4 Logic Functioning bit
 (45 8)  (117 104)  (117 104)  LC_4 Logic Functioning bit
 (40 9)  (112 105)  (112 105)  LC_4 Logic Functioning bit
 (41 9)  (113 105)  (113 105)  LC_4 Logic Functioning bit
 (42 9)  (114 105)  (114 105)  LC_4 Logic Functioning bit
 (43 9)  (115 105)  (115 105)  LC_4 Logic Functioning bit
 (27 10)  (99 106)  (99 106)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 106)  (101 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 106)  (102 106)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 106)  (108 106)  LC_5 Logic Functioning bit
 (37 10)  (109 106)  (109 106)  LC_5 Logic Functioning bit
 (38 10)  (110 106)  (110 106)  LC_5 Logic Functioning bit
 (39 10)  (111 106)  (111 106)  LC_5 Logic Functioning bit
 (44 10)  (116 106)  (116 106)  LC_5 Logic Functioning bit
 (45 10)  (117 106)  (117 106)  LC_5 Logic Functioning bit
 (40 11)  (112 107)  (112 107)  LC_5 Logic Functioning bit
 (41 11)  (113 107)  (113 107)  LC_5 Logic Functioning bit
 (42 11)  (114 107)  (114 107)  LC_5 Logic Functioning bit
 (43 11)  (115 107)  (115 107)  LC_5 Logic Functioning bit
 (14 12)  (86 108)  (86 108)  routing T_2_6.wire_logic_cluster/lc_0/out <X> T_2_6.lc_trk_g3_0
 (17 12)  (89 108)  (89 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 108)  (90 108)  routing T_2_6.wire_logic_cluster/lc_1/out <X> T_2_6.lc_trk_g3_1
 (27 12)  (99 108)  (99 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 108)  (108 108)  LC_6 Logic Functioning bit
 (37 12)  (109 108)  (109 108)  LC_6 Logic Functioning bit
 (38 12)  (110 108)  (110 108)  LC_6 Logic Functioning bit
 (39 12)  (111 108)  (111 108)  LC_6 Logic Functioning bit
 (44 12)  (116 108)  (116 108)  LC_6 Logic Functioning bit
 (45 12)  (117 108)  (117 108)  LC_6 Logic Functioning bit
 (17 13)  (89 109)  (89 109)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 109)  (112 109)  LC_6 Logic Functioning bit
 (41 13)  (113 109)  (113 109)  LC_6 Logic Functioning bit
 (42 13)  (114 109)  (114 109)  LC_6 Logic Functioning bit
 (43 13)  (115 109)  (115 109)  LC_6 Logic Functioning bit
 (0 14)  (72 110)  (72 110)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 110)  (73 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 110)  (86 110)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g3_4
 (21 14)  (93 110)  (93 110)  routing T_2_6.wire_logic_cluster/lc_7/out <X> T_2_6.lc_trk_g3_7
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 110)  (99 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 110)  (100 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 110)  (102 110)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 110)  (108 110)  LC_7 Logic Functioning bit
 (37 14)  (109 110)  (109 110)  LC_7 Logic Functioning bit
 (38 14)  (110 110)  (110 110)  LC_7 Logic Functioning bit
 (39 14)  (111 110)  (111 110)  LC_7 Logic Functioning bit
 (44 14)  (116 110)  (116 110)  LC_7 Logic Functioning bit
 (45 14)  (117 110)  (117 110)  LC_7 Logic Functioning bit
 (51 14)  (123 110)  (123 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (72 111)  (72 111)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 111)  (89 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 111)  (102 111)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 111)  (112 111)  LC_7 Logic Functioning bit
 (41 15)  (113 111)  (113 111)  LC_7 Logic Functioning bit
 (42 15)  (114 111)  (114 111)  LC_7 Logic Functioning bit
 (43 15)  (115 111)  (115 111)  LC_7 Logic Functioning bit


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0

 (13 13)  (4 93)  (4 93)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_b_3
 (14 13)  (3 93)  (3 93)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_b_3


LogicTile_1_5

 (21 0)  (39 80)  (39 80)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g0_3
 (22 0)  (40 80)  (40 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (1 2)  (19 82)  (19 82)  routing T_1_5.glb_netwk_4 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 6)  (39 86)  (39 86)  routing T_1_5.wire_logic_cluster/lc_7/out <X> T_1_5.lc_trk_g1_7
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (49 86)  (49 86)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 86)  (51 86)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 86)  (54 86)  LC_3 Logic Functioning bit
 (37 6)  (55 86)  (55 86)  LC_3 Logic Functioning bit
 (38 6)  (56 86)  (56 86)  LC_3 Logic Functioning bit
 (39 6)  (57 86)  (57 86)  LC_3 Logic Functioning bit
 (45 6)  (63 86)  (63 86)  LC_3 Logic Functioning bit
 (36 7)  (54 87)  (54 87)  LC_3 Logic Functioning bit
 (37 7)  (55 87)  (55 87)  LC_3 Logic Functioning bit
 (38 7)  (56 87)  (56 87)  LC_3 Logic Functioning bit
 (39 7)  (57 87)  (57 87)  LC_3 Logic Functioning bit
 (2 9)  (20 89)  (20 89)  Column buffer control bit: LH_colbuf_cntl_4

 (14 10)  (32 90)  (32 90)  routing T_1_5.sp4_v_b_36 <X> T_1_5.lc_trk_g2_4
 (14 11)  (32 91)  (32 91)  routing T_1_5.sp4_v_b_36 <X> T_1_5.lc_trk_g2_4
 (16 11)  (34 91)  (34 91)  routing T_1_5.sp4_v_b_36 <X> T_1_5.lc_trk_g2_4
 (17 11)  (35 91)  (35 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 14)  (45 94)  (45 94)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 94)  (47 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 94)  (48 94)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 94)  (49 94)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 94)  (51 94)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 94)  (54 94)  LC_7 Logic Functioning bit
 (38 14)  (56 94)  (56 94)  LC_7 Logic Functioning bit
 (45 14)  (63 94)  (63 94)  LC_7 Logic Functioning bit
 (46 14)  (64 94)  (64 94)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (26 15)  (44 95)  (44 95)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 95)  (47 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 95)  (48 95)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 95)  (54 95)  LC_7 Logic Functioning bit
 (38 15)  (56 95)  (56 95)  LC_7 Logic Functioning bit
 (40 15)  (58 95)  (58 95)  LC_7 Logic Functioning bit
 (41 15)  (59 95)  (59 95)  LC_7 Logic Functioning bit
 (42 15)  (60 95)  (60 95)  LC_7 Logic Functioning bit
 (43 15)  (61 95)  (61 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 80)  (100 80)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (107 80)  (107 80)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.input_2_0
 (44 0)  (116 80)  (116 80)  LC_0 Logic Functioning bit
 (30 1)  (102 81)  (102 81)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (105 81)  (105 81)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.input_2_0
 (1 2)  (73 82)  (73 82)  routing T_2_5.glb_netwk_4 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (99 82)  (99 82)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 82)  (100 82)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (39 2)  (111 82)  (111 82)  LC_1 Logic Functioning bit
 (44 2)  (116 82)  (116 82)  LC_1 Logic Functioning bit
 (45 2)  (117 82)  (117 82)  LC_1 Logic Functioning bit
 (40 3)  (112 83)  (112 83)  LC_1 Logic Functioning bit
 (41 3)  (113 83)  (113 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (43 3)  (115 83)  (115 83)  LC_1 Logic Functioning bit
 (21 4)  (93 84)  (93 84)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g1_3
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 84)  (97 84)  routing T_2_5.wire_logic_cluster/lc_2/out <X> T_2_5.lc_trk_g1_2
 (27 4)  (99 84)  (99 84)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (37 4)  (109 84)  (109 84)  LC_2 Logic Functioning bit
 (38 4)  (110 84)  (110 84)  LC_2 Logic Functioning bit
 (39 4)  (111 84)  (111 84)  LC_2 Logic Functioning bit
 (44 4)  (116 84)  (116 84)  LC_2 Logic Functioning bit
 (45 4)  (117 84)  (117 84)  LC_2 Logic Functioning bit
 (22 5)  (94 85)  (94 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 85)  (102 85)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 85)  (112 85)  LC_2 Logic Functioning bit
 (41 5)  (113 85)  (113 85)  LC_2 Logic Functioning bit
 (42 5)  (114 85)  (114 85)  LC_2 Logic Functioning bit
 (43 5)  (115 85)  (115 85)  LC_2 Logic Functioning bit
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 86)  (90 86)  routing T_2_5.wire_logic_cluster/lc_5/out <X> T_2_5.lc_trk_g1_5
 (25 6)  (97 86)  (97 86)  routing T_2_5.wire_logic_cluster/lc_6/out <X> T_2_5.lc_trk_g1_6
 (27 6)  (99 86)  (99 86)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (37 6)  (109 86)  (109 86)  LC_3 Logic Functioning bit
 (38 6)  (110 86)  (110 86)  LC_3 Logic Functioning bit
 (39 6)  (111 86)  (111 86)  LC_3 Logic Functioning bit
 (44 6)  (116 86)  (116 86)  LC_3 Logic Functioning bit
 (45 6)  (117 86)  (117 86)  LC_3 Logic Functioning bit
 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 87)  (112 87)  LC_3 Logic Functioning bit
 (41 7)  (113 87)  (113 87)  LC_3 Logic Functioning bit
 (42 7)  (114 87)  (114 87)  LC_3 Logic Functioning bit
 (43 7)  (115 87)  (115 87)  LC_3 Logic Functioning bit
 (27 8)  (99 88)  (99 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 88)  (100 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 88)  (102 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 88)  (108 88)  LC_4 Logic Functioning bit
 (37 8)  (109 88)  (109 88)  LC_4 Logic Functioning bit
 (38 8)  (110 88)  (110 88)  LC_4 Logic Functioning bit
 (39 8)  (111 88)  (111 88)  LC_4 Logic Functioning bit
 (44 8)  (116 88)  (116 88)  LC_4 Logic Functioning bit
 (45 8)  (117 88)  (117 88)  LC_4 Logic Functioning bit
 (2 9)  (74 89)  (74 89)  Column buffer control bit: LH_colbuf_cntl_4

 (40 9)  (112 89)  (112 89)  LC_4 Logic Functioning bit
 (41 9)  (113 89)  (113 89)  LC_4 Logic Functioning bit
 (42 9)  (114 89)  (114 89)  LC_4 Logic Functioning bit
 (43 9)  (115 89)  (115 89)  LC_4 Logic Functioning bit
 (27 10)  (99 90)  (99 90)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 90)  (102 90)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 90)  (108 90)  LC_5 Logic Functioning bit
 (37 10)  (109 90)  (109 90)  LC_5 Logic Functioning bit
 (38 10)  (110 90)  (110 90)  LC_5 Logic Functioning bit
 (39 10)  (111 90)  (111 90)  LC_5 Logic Functioning bit
 (44 10)  (116 90)  (116 90)  LC_5 Logic Functioning bit
 (45 10)  (117 90)  (117 90)  LC_5 Logic Functioning bit
 (15 11)  (87 91)  (87 91)  routing T_2_5.sp4_v_t_33 <X> T_2_5.lc_trk_g2_4
 (16 11)  (88 91)  (88 91)  routing T_2_5.sp4_v_t_33 <X> T_2_5.lc_trk_g2_4
 (17 11)  (89 91)  (89 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (40 11)  (112 91)  (112 91)  LC_5 Logic Functioning bit
 (41 11)  (113 91)  (113 91)  LC_5 Logic Functioning bit
 (42 11)  (114 91)  (114 91)  LC_5 Logic Functioning bit
 (43 11)  (115 91)  (115 91)  LC_5 Logic Functioning bit
 (17 12)  (89 92)  (89 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 92)  (90 92)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g3_1
 (25 12)  (97 92)  (97 92)  routing T_2_5.sp4_v_t_23 <X> T_2_5.lc_trk_g3_2
 (27 12)  (99 92)  (99 92)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 92)  (101 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 92)  (102 92)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 92)  (108 92)  LC_6 Logic Functioning bit
 (37 12)  (109 92)  (109 92)  LC_6 Logic Functioning bit
 (38 12)  (110 92)  (110 92)  LC_6 Logic Functioning bit
 (39 12)  (111 92)  (111 92)  LC_6 Logic Functioning bit
 (44 12)  (116 92)  (116 92)  LC_6 Logic Functioning bit
 (45 12)  (117 92)  (117 92)  LC_6 Logic Functioning bit
 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (94 93)  (94 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (95 93)  (95 93)  routing T_2_5.sp4_v_t_23 <X> T_2_5.lc_trk_g3_2
 (25 13)  (97 93)  (97 93)  routing T_2_5.sp4_v_t_23 <X> T_2_5.lc_trk_g3_2
 (30 13)  (102 93)  (102 93)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 93)  (112 93)  LC_6 Logic Functioning bit
 (41 13)  (113 93)  (113 93)  LC_6 Logic Functioning bit
 (42 13)  (114 93)  (114 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (0 14)  (72 94)  (72 94)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 94)  (73 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 94)  (86 94)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g3_4
 (21 14)  (93 94)  (93 94)  routing T_2_5.wire_logic_cluster/lc_7/out <X> T_2_5.lc_trk_g3_7
 (22 14)  (94 94)  (94 94)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 94)  (99 94)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 94)  (100 94)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 94)  (101 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 94)  (102 94)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 94)  (104 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 94)  (108 94)  LC_7 Logic Functioning bit
 (37 14)  (109 94)  (109 94)  LC_7 Logic Functioning bit
 (38 14)  (110 94)  (110 94)  LC_7 Logic Functioning bit
 (39 14)  (111 94)  (111 94)  LC_7 Logic Functioning bit
 (44 14)  (116 94)  (116 94)  LC_7 Logic Functioning bit
 (45 14)  (117 94)  (117 94)  LC_7 Logic Functioning bit
 (51 14)  (123 94)  (123 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (72 95)  (72 95)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 95)  (89 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 95)  (102 95)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 95)  (112 95)  LC_7 Logic Functioning bit
 (41 15)  (113 95)  (113 95)  LC_7 Logic Functioning bit
 (42 15)  (114 95)  (114 95)  LC_7 Logic Functioning bit
 (43 15)  (115 95)  (115 95)  LC_7 Logic Functioning bit


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (16 0)  (1 32)  (1 32)  IOB_0 IO Functioning bit
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (12 4)  (5 36)  (5 36)  routing T_0_2.lc_trk_g1_7 <X> T_0_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 36)  (4 36)  routing T_0_2.lc_trk_g1_7 <X> T_0_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 36)  (1 36)  IOB_0 IO Functioning bit
 (12 5)  (5 37)  (5 37)  routing T_0_2.lc_trk_g1_7 <X> T_0_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 37)  (4 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0

 (5 14)  (12 46)  (12 46)  routing T_0_2.span4_vert_b_15 <X> T_0_2.lc_trk_g1_7
 (7 14)  (10 46)  (10 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 46)  (9 46)  routing T_0_2.span4_vert_b_15 <X> T_0_2.lc_trk_g1_7


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (0 2)  (330 145)  (330 145)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


