{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629434552927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629434552937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 19 22:42:32 2021 " "Processing started: Thu Aug 19 22:42:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629434552937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434552937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecoBinarioBCD -c DecoBinarioBCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecoBinarioBCD -c DecoBinarioBCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434552937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629434553307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629434553307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 conversorBinarioBCD.sv(1) " "Verilog HDL Declaration information at conversorBinarioBCD.sv(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbinariobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversorbinariobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conversorBinarioBCD " "Found entity 1: conversorBinarioBCD" {  } { { "conversorBinarioBCD.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/conversorBinarioBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629434560630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434560630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decobinariobcd_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decobinariobcd_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecoBinarioBCD_tb " "Found entity 1: DecoBinarioBCD_tb" {  } { { "DecoBinarioBCD_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/DecoBinarioBCD_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629434560630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434560630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629434560630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434560630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 compactDeco.sv(1) " "Verilog HDL Declaration information at compactDeco.sv(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 compactDeco.sv(1) " "Verilog HDL Declaration information at compactDeco.sv(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 compactDeco.sv(2) " "Verilog HDL Declaration information at compactDeco.sv(2): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b2 B2 compactDeco.sv(2) " "Verilog HDL Declaration information at compactDeco.sv(2): object \"b2\" differs only in case from object \"B2\" in the same scope" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compactdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file compactdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compactDeco " "Found entity 1: compactDeco" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629434560640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Deco7seg.sv(1) " "Verilog HDL Declaration information at Deco7seg.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Deco7seg.sv(1) " "Verilog HDL Declaration information at Deco7seg.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Deco7seg.sv(1) " "Verilog HDL Declaration information at Deco7seg.sv(1): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d Deco7seg.sv(1) " "Verilog HDL Declaration information at Deco7seg.sv(1): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b1 B1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"b1\" differs only in case from object \"B1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E1 e1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"E1\" differs only in case from object \"e1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F1 f1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"F1\" differs only in case from object \"f1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G1 g1 Deco7seg.sv(3) " "Verilog HDL Declaration information at Deco7seg.sv(3): object \"G1\" differs only in case from object \"g1\" in the same scope" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco7seg " "Found entity 1: Deco7seg" {  } { { "Deco7seg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629434560640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Deco7seg_tb.sv(3) " "Verilog HDL Declaration information at Deco7seg_tb.sv(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Deco7seg_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg_tb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Deco7seg_tb.sv(3) " "Verilog HDL Declaration information at Deco7seg_tb.sv(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Deco7seg_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg_tb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c Deco7seg_tb.sv(3) " "Verilog HDL Declaration information at Deco7seg_tb.sv(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "Deco7seg_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg_tb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d Deco7seg_tb.sv(3) " "Verilog HDL Declaration information at Deco7seg_tb.sv(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "Deco7seg_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg_tb.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco7seg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco7seg_tb " "Found entity 1: Deco7seg_tb" {  } { { "Deco7seg_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/Deco7seg_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629434560640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434560640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compactDeco " "Elaborating entity \"compactDeco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629434560660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorBinarioBCD conversorBinarioBCD:moduloBCD " "Elaborating entity \"conversorBinarioBCD\" for hierarchy \"conversorBinarioBCD:moduloBCD\"" {  } { { "compactDeco.sv" "moduloBCD" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629434560670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:modulo1Seg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:modulo1Seg\"" {  } { { "compactDeco.sv" "modulo1Seg" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629434560670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b2 GND " "Pin \"b2\" is stuck at GND" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629434561015 "|compactDeco|b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629434561015 "|compactDeco|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "g2 VCC " "Pin \"g2\" is stuck at VCC" {  } { { "compactDeco.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/compactDeco.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629434561015 "|compactDeco|g2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629434561015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629434561085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/berta/OneDrive/Documentos/TallerD/lab2/output_files/DecoBinarioBCD.map.smsg " "Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/TallerD/lab2/output_files/DecoBinarioBCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434561245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629434561325 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629434561325 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629434561355 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629434561355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629434561355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629434561355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629434561375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 19 22:42:41 2021 " "Processing ended: Thu Aug 19 22:42:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629434561375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629434561375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629434561375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629434561375 ""}
