Classic Timing Analyzer report for START-CP
Mon May 17 17:23:28 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tco
  6. tpd
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+-------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+--------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.537 ns    ; inst6 ; OUT_CP ; START_CP   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.983 ns    ; HALT  ; OUT_CP ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; START_CP        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+-------+--------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To     ; From Clock ;
+-------+--------------+------------+-------+--------+------------+
; N/A   ; None         ; 6.537 ns   ; inst6 ; OUT_CP ; START_CP   ;
+-------+--------------+------------+-------+--------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+------------------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From             ; To     ;
+-------+-------------------+-----------------+------------------+--------+
; N/A   ; None              ; 9.983 ns        ; HALT             ; OUT_CP ;
; N/A   ; None              ; 9.506 ns        ; CONTINUOUS_PULSE ; OUT_CP ;
+-------+-------------------+-----------------+------------------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon May 17 17:23:28 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off START-CP -c START-CP --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "START_CP" is an undefined clock
Info: No valid register-to-register data paths exist for clock "START_CP"
Info: tco from clock "START_CP" to destination pin "OUT_CP" through register "inst6" is 6.537 ns
    Info: + Longest clock path from clock "START_CP" to source register is 2.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'START_CP'
        Info: 2: + IC(0.781 ns) + CELL(0.602 ns) = 2.307 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 1; REG Node = 'inst6'
        Info: Total cell delay = 1.526 ns ( 66.15 % )
        Info: Total interconnect delay = 0.781 ns ( 33.85 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y3_N1; Fanout = 1; REG Node = 'inst6'
        Info: 2: + IC(0.355 ns) + CELL(0.178 ns) = 0.533 ns; Loc. = LCCOMB_X1_Y3_N26; Fanout = 1; COMB Node = 'inst4~20'
        Info: 3: + IC(0.520 ns) + CELL(2.900 ns) = 3.953 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'OUT_CP'
        Info: Total cell delay = 3.078 ns ( 77.86 % )
        Info: Total interconnect delay = 0.875 ns ( 22.14 % )
Info: Longest tpd from source pin "HALT" to destination pin "OUT_CP" is 9.983 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_47; Fanout = 1; PIN Node = 'HALT'
    Info: 2: + IC(5.190 ns) + CELL(0.449 ns) = 6.563 ns; Loc. = LCCOMB_X1_Y3_N26; Fanout = 1; COMB Node = 'inst4~20'
    Info: 3: + IC(0.520 ns) + CELL(2.900 ns) = 9.983 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'OUT_CP'
    Info: Total cell delay = 4.273 ns ( 42.80 % )
    Info: Total interconnect delay = 5.710 ns ( 57.20 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Mon May 17 17:23:28 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


