$comment
	File created using the following command:
		vcd file AddSumDemo.msim.vcd -direction
$end
$date
	Fri Nov 27 16:00:38 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module AddSumDemo_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 1 " add_n $end
$var reg 4 # b [3:0] $end
$var wire 1 $ cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / cout~output_o $end
$var wire 1 0 s[3]~output_o $end
$var wire 1 1 s[2]~output_o $end
$var wire 1 2 s[1]~output_o $end
$var wire 1 3 s[0]~output_o $end
$var wire 1 4 b[3]~input_o $end
$var wire 1 5 add_n~input_o $end
$var wire 1 6 a[3]~input_o $end
$var wire 1 7 b[2]~input_o $end
$var wire 1 8 a[2]~input_o $end
$var wire 1 9 b[1]~input_o $end
$var wire 1 : a[1]~input_o $end
$var wire 1 ; a[0]~input_o $end
$var wire 1 < b[0]~input_o $end
$var wire 1 = inst|inst|inst5~0_combout $end
$var wire 1 > inst|inst1|inst5~0_combout $end
$var wire 1 ? inst|inst2|inst5~0_combout $end
$var wire 1 @ inst|inst8~0_combout $end
$var wire 1 A inst|inst3|inst7|1~0_combout $end
$var wire 1 B inst|inst2|inst7|1~0_combout $end
$var wire 1 C inst|inst1|inst7|1~combout $end
$var wire 1 D inst|inst|inst7|1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
0"
b1100 #
0$
0(
1'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
12
03
14
05
06
17
18
09
1:
0;
0<
0=
0>
1?
0@
0A
0B
1C
0D
$end
#1000000
