// Seed: 2652235273
module module_0;
  wire id_1, id_4;
  uwire id_5, id_6;
  assign id_2 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    input uwire id_3,
    output tri id_4,
    output tri id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12
    , id_15,
    input tri0 id_13
);
  assign id_6 = id_13;
  wire id_16, id_17;
  module_0 modCall_1 ();
endmodule
