//
// Written by Synplify Pro 
// Product Version "U-2023.03LR-1"
// Program "Synplify Pro", Mapper "map202303lat, Build 070R"
// Sun Oct  8 01:55:08 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v "
// file 1 "\/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/pmi_def.v "
// file 2 "\/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/hypermods.v "
// file 3 "\/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_objects.v "
// file 4 "\/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v "
// file 6 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v "
// file 7 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v "
// file 8 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_add.v "
// file 9 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v "
// file 10 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v "
// file 11 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v "
// file 12 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_counter.v "
// file 13 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v "
// file 14 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_dpram.v "
// file 15 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v "
// file 16 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_spram.v "
// file 17 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v "
// file 18 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_rom.v "
// file 19 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v "
// file 20 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v "
// file 21 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v "
// file 22 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v "
// file 23 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v "
// file 24 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v "
// file 25 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v "
// file 26 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v "
// file 27 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v "
// file 28 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v "
// file 29 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v "
// file 30 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v "
// file 31 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v "
// file 32 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v "
// file 33 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v "
// file 34 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v "
// file 35 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v "
// file 36 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v "
// file 37 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_true.v "
// file 38 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v "
// file 39 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v "
// file 40 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v "
// file 41 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v "
// file 42 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_rom.v "
// file 43 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v "
// file 44 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_sub.v "
// file 45 "\/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v "
// file 46 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v "
// file 47 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v "
// file 48 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v "
// file 49 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v "
// file 50 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v "
// file 51 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v "
// file 52 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v "
// file 53 "\/home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/nlconst.dat "
// file 54 "\/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module DDR_MEM_1_ipgen_common_logic_2s_2 (
  code_w,
  PLL_1_clkos_o,
  eclkout_w,
  sclk_o
)
;
output [8:0] code_w ;
input PLL_1_clkos_o ;
output eclkout_w ;
output sclk_o ;
wire PLL_1_clkos_o ;
wire eclkout_w ;
wire sclk_o ;
wire [8:0] dcnt_o_w;
wire GND ;
wire lock_w ;
wire VCC ;
//@47:4206
// @47:1629
  DDRDLL u0_DDRDLL (
	.CODE(code_w[8:0]),
	.FREEZE(GND),
	.LOCK(lock_w),
	.CLKIN(eclkout_w),
	.RST(GND),
	.DCNTL(dcnt_o_w[8:0]),
	.UDDCNTL_N(VCC)
);
defparam u0_DDRDLL.GSR = "ENABLED";
defparam u0_DDRDLL.ENA_ROUNDOFF = "ENABLED";
defparam u0_DDRDLL.FORCE_MAX_DELAY = "CODE_OR_LOCK_FROM_DLL_LOOP";
// @47:1612
  ECLKSYNC u0_ECLKSYNC (
	.ECLKIN(PLL_1_clkos_o),
	.ECLKOUT(eclkout_w),
	.STOP(GND)
);
defparam u0_ECLKSYNC.STOP_EN = "ENABLE";
// @47:1606
  ECLKDIV u0_ECLKDIV (
	.DIVOUT(sclk_o),
	.DIVRST(GND),
	.ECLKIN(eclkout_w),
	.SLIP(GND)
);
defparam u0_ECLKDIV.ECLK_DIV = "2";
defparam u0_ECLKDIV.GSR = "DISABLED";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DDR_MEM_1_ipgen_common_logic_2s_2 */

module DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 (
  code_w,
  dq_dqs1_io,
  dm_dqs1_o_c,
  sclk_o,
  eclkout_w,
  dqs1_io
)
;
input [8:0] code_w ;
inout [7:0] dq_dqs1_io /* synthesis syn_tristate = 1 */ ;
output dm_dqs1_o_c ;
input sclk_o ;
input eclkout_w ;
inout dqs1_io /* synthesis syn_tristate = 1 */ ;
wire dm_dqs1_o_c ;
wire sclk_o ;
wire eclkout_w ;
wire dqs1_io ;
wire [7:0] dout_w;
wire [7:0] bb_o_di;
wire [2:0] rdpntr_w;
wire [2:0] wrpntr_w;
wire dqs_o_w ;
wire dqs_outen_n_w ;
wire dqs_bb_out_w ;
wire dqts_w ;
wire GND ;
wire sw270_out_w ;
wire dqswout_w ;
wire burst_detect_o ;
wire burst_detect_sclk_o ;
wire data_valid_o ;
wire dqsw_rd_section_o ;
wire VCC ;
wire rd_cout_o ;
wire sr90_out_w ;
wire wr_cout_o ;
wire wrvl_cout_o ;
// @47:1900
  BB \DQS_BLOCK.u_DQS_BB  (
	.B(dqs1_io),
	.I(dqs_o_w),
	.T(dqs_outen_n_w),
	.O(dqs_bb_out_w)
);
// @47:2022
  BB \DQ_BLOCK[6].u_DQ_BB  (
	.B(dq_dqs1_io[6]),
	.I(dout_w[6]),
	.T(dqts_w),
	.O(bb_o_di[6])
);
// @47:2022
  BB \DQ_BLOCK[2].u_DQ_BB  (
	.B(dq_dqs1_io[2]),
	.I(dout_w[2]),
	.T(dqts_w),
	.O(bb_o_di[2])
);
// @47:2022
  BB \DQ_BLOCK[3].u_DQ_BB  (
	.B(dq_dqs1_io[3]),
	.I(dout_w[3]),
	.T(dqts_w),
	.O(bb_o_di[3])
);
// @47:2022
  BB \DQ_BLOCK[4].u_DQ_BB  (
	.B(dq_dqs1_io[4]),
	.I(dout_w[4]),
	.T(dqts_w),
	.O(bb_o_di[4])
);
// @47:2022
  BB \DQ_BLOCK[1].u_DQ_BB  (
	.B(dq_dqs1_io[1]),
	.I(dout_w[1]),
	.T(dqts_w),
	.O(bb_o_di[1])
);
// @47:2022
  BB \DQ_BLOCK[0].u_DQ_BB  (
	.B(dq_dqs1_io[0]),
	.I(dout_w[0]),
	.T(dqts_w),
	.O(bb_o_di[0])
);
// @47:2022
  BB \DQ_BLOCK[5].u_DQ_BB  (
	.B(dq_dqs1_io[5]),
	.I(dout_w[5]),
	.T(dqts_w),
	.O(bb_o_di[5])
);
// @47:2022
  BB \DQ_BLOCK[7].u_DQ_BB  (
	.B(dq_dqs1_io[7]),
	.I(dout_w[7]),
	.T(dqts_w),
	.O(bb_o_di[7])
);
// @47:2116
  ODDRX2DQ \DM_BLOCK.DM_X2.u_DM_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dm_dqs1_o_c)
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[2])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[5])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[7])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[4])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[3])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[1])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[0])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[6])
);
// @47:1973
  TSHX2DQS \TS_BLOCK.TS_X2.u_TSHX2DQS  (
	.T0(GND),
	.T1(GND),
	.DQSW(dqswout_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dqs_outen_n_w)
);
// @47:1960
  TSHX2DQ \TS_BLOCK.TS_X2.u_TSHX2DQ  (
	.T0(GND),
	.T1(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dqts_w)
);
// @47:1911
  ODDRX2DQS \DQS_BLOCK.DQS_X2.u_ODDRX2DQS  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW(dqswout_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dqs_o_w)
);
// @47:1861
  DQSBUF u0_DQSBUF (
	.BTDETECT(burst_detect_o),
	.BURSTDETECT(burst_detect_sclk_o),
	.DATAVALID(data_valid_o),
	.DQSI(dqs_bb_out_w),
	.DQSW(dqswout_w),
	.DQSWRD(dqsw_rd_section_o),
	.PAUSE(GND),
	.RDCLKSEL({GND, GND, GND, GND}),
	.RDDIR(GND),
	.RDLOADN(VCC),
	.RDPNTR(rdpntr_w[2:0]),
	.READ({GND, GND, GND, GND}),
	.READCOUT(rd_cout_o),
	.READMOVE(GND),
	.RST(GND),
	.SCLK(sclk_o),
	.SELCLK(GND),
	.DQSR90(sr90_out_w),
	.DQSW270(sw270_out_w),
	.WRCOUT(wr_cout_o),
	.WRDIR(GND),
	.WRLOAD_N(VCC),
	.WRLVCOUT(wrvl_cout_o),
	.WRLVDIR(GND),
	.WRLVLOAD_N(VCC),
	.WRLVMOVE(GND),
	.WRMOVE(GND),
	.WRPNTR(wrpntr_w[2:0]),
	.ECLKIN(eclkout_w),
	.RSTSMCNT(GND),
	.DLLCODE(code_w[8:0])
);
defparam u0_DQSBUF.GSR = "ENABLED";
defparam u0_DQSBUF.ENABLE_FIFO = "ENABLED";
defparam u0_DQSBUF.FORCE_READ = "ENABLED";
defparam u0_DQSBUF.FREE_WHEEL = "DDR";
defparam u0_DQSBUF.MODX = "MDDRX2";
defparam u0_DQSBUF.MT_EN_READ = "ENABLED";
defparam u0_DQSBUF.MT_EN_WRITE = "ENABLED";
defparam u0_DQSBUF.MT_EN_WRITE_LEVELING = "ENABLED";
defparam u0_DQSBUF.RD_PNTR = "0b000";
defparam u0_DQSBUF.READ_ENABLE = "ENABLED";
defparam u0_DQSBUF.RX_CENTERED = "ENABLED";
defparam u0_DQSBUF.S_READ = "0";
defparam u0_DQSBUF.S_WRITE = "0";
defparam u0_DQSBUF.SIGN_READ = "POSITIVE";
defparam u0_DQSBUF.SIGN_WRITE = "POSITIVE";
defparam u0_DQSBUF.UPDATE_QU = "UP1_AND_UP0_SAME";
defparam u0_DQSBUF.WRITE_ENABLE = "ENABLED";
defparam u0_DQSBUF.SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
defparam u0_DQSBUF.BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
defparam u0_DQSBUF.BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
defparam u0_DQSBUF.BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 */

module DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0 (
  code_w,
  dq_dqs0_io,
  dm_dqs0_o_c,
  sclk_o,
  eclkout_w,
  dqs0_io
)
;
input [8:0] code_w ;
inout [7:0] dq_dqs0_io /* synthesis syn_tristate = 1 */ ;
output dm_dqs0_o_c ;
input sclk_o ;
input eclkout_w ;
inout dqs0_io /* synthesis syn_tristate = 1 */ ;
wire dm_dqs0_o_c ;
wire sclk_o ;
wire eclkout_w ;
wire dqs0_io ;
wire [7:0] dout_w;
wire [7:0] bb_o_di;
wire [2:0] rdpntr_w;
wire [2:0] wrpntr_w;
wire dqs_o_w ;
wire dqs_outen_n_w ;
wire dqs_bb_out_w ;
wire dqts_w ;
wire GND ;
wire sw270_out_w ;
wire dqswout_w ;
wire burst_detect_o ;
wire burst_detect_sclk_o ;
wire data_valid_o ;
wire dqsw_rd_section_o ;
wire VCC ;
wire rd_cout_o ;
wire sr90_out_w ;
wire wr_cout_o ;
wire wrvl_cout_o ;
// @47:1900
  BB \DQS_BLOCK.u_DQS_BB  (
	.B(dqs0_io),
	.I(dqs_o_w),
	.T(dqs_outen_n_w),
	.O(dqs_bb_out_w)
);
// @47:2022
  BB \DQ_BLOCK[6].u_DQ_BB  (
	.B(dq_dqs0_io[6]),
	.I(dout_w[6]),
	.T(dqts_w),
	.O(bb_o_di[6])
);
// @47:2022
  BB \DQ_BLOCK[2].u_DQ_BB  (
	.B(dq_dqs0_io[2]),
	.I(dout_w[2]),
	.T(dqts_w),
	.O(bb_o_di[2])
);
// @47:2022
  BB \DQ_BLOCK[3].u_DQ_BB  (
	.B(dq_dqs0_io[3]),
	.I(dout_w[3]),
	.T(dqts_w),
	.O(bb_o_di[3])
);
// @47:2022
  BB \DQ_BLOCK[4].u_DQ_BB  (
	.B(dq_dqs0_io[4]),
	.I(dout_w[4]),
	.T(dqts_w),
	.O(bb_o_di[4])
);
// @47:2022
  BB \DQ_BLOCK[1].u_DQ_BB  (
	.B(dq_dqs0_io[1]),
	.I(dout_w[1]),
	.T(dqts_w),
	.O(bb_o_di[1])
);
// @47:2022
  BB \DQ_BLOCK[0].u_DQ_BB  (
	.B(dq_dqs0_io[0]),
	.I(dout_w[0]),
	.T(dqts_w),
	.O(bb_o_di[0])
);
// @47:2022
  BB \DQ_BLOCK[5].u_DQ_BB  (
	.B(dq_dqs0_io[5]),
	.I(dout_w[5]),
	.T(dqts_w),
	.O(bb_o_di[5])
);
// @47:2022
  BB \DQ_BLOCK[7].u_DQ_BB  (
	.B(dq_dqs0_io[7]),
	.I(dout_w[7]),
	.T(dqts_w),
	.O(bb_o_di[7])
);
// @47:2116
  ODDRX2DQ \DM_BLOCK.DM_X2.u_DM_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dm_dqs0_o_c)
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[2])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[5])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[7])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[4])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[3])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[1])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[0])
);
// @47:2052
  ODDRX2DQ \DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dout_w[6])
);
// @47:1973
  TSHX2DQS \TS_BLOCK.TS_X2.u_TSHX2DQS  (
	.T0(GND),
	.T1(GND),
	.DQSW(dqswout_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dqs_outen_n_w)
);
// @47:1960
  TSHX2DQ \TS_BLOCK.TS_X2.u_TSHX2DQ  (
	.T0(GND),
	.T1(GND),
	.DQSW270(sw270_out_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dqts_w)
);
// @47:1911
  ODDRX2DQS \DQS_BLOCK.DQS_X2.u_ODDRX2DQS  (
	.D0(GND),
	.D1(GND),
	.D2(GND),
	.D3(GND),
	.DQSW(dqswout_w),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(dqs_o_w)
);
// @47:1861
  DQSBUF u0_DQSBUF (
	.BTDETECT(burst_detect_o),
	.BURSTDETECT(burst_detect_sclk_o),
	.DATAVALID(data_valid_o),
	.DQSI(dqs_bb_out_w),
	.DQSW(dqswout_w),
	.DQSWRD(dqsw_rd_section_o),
	.PAUSE(GND),
	.RDCLKSEL({GND, GND, GND, GND}),
	.RDDIR(GND),
	.RDLOADN(VCC),
	.RDPNTR(rdpntr_w[2:0]),
	.READ({GND, GND, GND, GND}),
	.READCOUT(rd_cout_o),
	.READMOVE(GND),
	.RST(GND),
	.SCLK(sclk_o),
	.SELCLK(GND),
	.DQSR90(sr90_out_w),
	.DQSW270(sw270_out_w),
	.WRCOUT(wr_cout_o),
	.WRDIR(GND),
	.WRLOAD_N(VCC),
	.WRLVCOUT(wrvl_cout_o),
	.WRLVDIR(GND),
	.WRLVLOAD_N(VCC),
	.WRLVMOVE(GND),
	.WRMOVE(GND),
	.WRPNTR(wrpntr_w[2:0]),
	.ECLKIN(eclkout_w),
	.RSTSMCNT(GND),
	.DLLCODE(code_w[8:0])
);
defparam u0_DQSBUF.GSR = "ENABLED";
defparam u0_DQSBUF.ENABLE_FIFO = "ENABLED";
defparam u0_DQSBUF.FORCE_READ = "ENABLED";
defparam u0_DQSBUF.FREE_WHEEL = "DDR";
defparam u0_DQSBUF.MODX = "MDDRX2";
defparam u0_DQSBUF.MT_EN_READ = "ENABLED";
defparam u0_DQSBUF.MT_EN_WRITE = "ENABLED";
defparam u0_DQSBUF.MT_EN_WRITE_LEVELING = "ENABLED";
defparam u0_DQSBUF.RD_PNTR = "0b000";
defparam u0_DQSBUF.READ_ENABLE = "ENABLED";
defparam u0_DQSBUF.RX_CENTERED = "ENABLED";
defparam u0_DQSBUF.S_READ = "0";
defparam u0_DQSBUF.S_WRITE = "0";
defparam u0_DQSBUF.SIGN_READ = "POSITIVE";
defparam u0_DQSBUF.SIGN_WRITE = "POSITIVE";
defparam u0_DQSBUF.UPDATE_QU = "UP1_AND_UP0_SAME";
defparam u0_DQSBUF.WRITE_ENABLE = "ENABLED";
defparam u0_DQSBUF.SEL_READ_BIT_ENABLE_CYCLES = "NORMAL";
defparam u0_DQSBUF.BYPASS_WR_LEVEL_SMTH_LATCH = "SMOOTHING_PATH";
defparam u0_DQSBUF.BYPASS_WR_SMTH_LATCH = "SMOOTHING_PATH";
defparam u0_DQSBUF.BYPASS_READ_SMTH_LATCH = "SMOOTHING_PATH";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0 */

module DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK (
  DDR_MEM_1_csn_o_c_0,
  sclk_o,
  eclkout_w
)
;
output DDR_MEM_1_csn_o_c_0 ;
input sclk_o ;
input eclkout_w ;
wire DDR_MEM_1_csn_o_c_0 ;
wire sclk_o ;
wire eclkout_w ;
wire [0:0] q_out_csn_w;
wire GND ;
wire VCC ;
// @47:2858
  OSHX2 \DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2  (
	.D0(GND),
	.D1(GND),
	.ECLK(eclkout_w),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(q_out_csn_w[0])
);
// @47:2852
  DELAYB \DDR_CSN[0].u_DELAYB  (
	.A(q_out_csn_w[0]),
	.Z(DDR_MEM_1_csn_o_c_0)
);
defparam \DDR_CSN[0].u_DELAYB .DEL_VALUE = "0";
defparam \DDR_CSN[0].u_DELAYB .COARSE_DELAY = "0NS";
defparam \DDR_CSN[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK */

module DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 (
  DDR_MEM_1_addr_o_c,
  DDR_MEM_1_ba_o_c,
  DDR_MEM_1_odt_o_c_0,
  DDR_MEM_1_cke_o_c_0,
  DDR_MEM_1_casn_o_c,
  DDR_MEM_1_rasn_o_c,
  DDR_MEM_1_wen_o_c,
  sclk_o
)
;
output [13:0] DDR_MEM_1_addr_o_c ;
output [2:0] DDR_MEM_1_ba_o_c ;
output DDR_MEM_1_odt_o_c_0 ;
output DDR_MEM_1_cke_o_c_0 ;
output DDR_MEM_1_casn_o_c ;
output DDR_MEM_1_rasn_o_c ;
output DDR_MEM_1_wen_o_c ;
input sclk_o ;
wire DDR_MEM_1_odt_o_c_0 ;
wire DDR_MEM_1_cke_o_c_0 ;
wire DDR_MEM_1_casn_o_c ;
wire DDR_MEM_1_rasn_o_c ;
wire DDR_MEM_1_wen_o_c ;
wire sclk_o ;
wire GND ;
wire VCC ;
// @47:1049
  ODDRX1 \DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_cke_o_c_0)
);
// @47:1012
  ODDRX1 \DDR_ODT[0].DDR_ODT_X2.u_ODT_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_odt_o_c_0)
);
// @47:975
  ODDRX1 \DDR_WEN.DDR_WEN_X2.u_WEN_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_wen_o_c)
);
// @47:939
  ODDRX1 \DDR_RASN.DDR_RASN_X2.u_RASN_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_rasn_o_c)
);
// @47:903
  ODDRX1 \DDR_CASN.DDR_CASN_X2.u_CASN_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_casn_o_c)
);
// @47:867
  ODDRX1 \DDR_BA[1].DDR_BA_X2.u_BA_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_ba_o_c[1])
);
// @47:867
  ODDRX1 \DDR_BA[2].DDR_BA_X2.u_BA_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_ba_o_c[2])
);
// @47:867
  ODDRX1 \DDR_BA[0].DDR_BA_X2.u_BA_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_ba_o_c[0])
);
// @47:830
  ODDRX1 \DDR_ADDR[12].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[12])
);
// @47:830
  ODDRX1 \DDR_ADDR[4].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[4])
);
// @47:830
  ODDRX1 \DDR_ADDR[10].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[10])
);
// @47:830
  ODDRX1 \DDR_ADDR[3].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[3])
);
// @47:830
  ODDRX1 \DDR_ADDR[0].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[0])
);
// @47:830
  ODDRX1 \DDR_ADDR[6].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[6])
);
// @47:830
  ODDRX1 \DDR_ADDR[1].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[1])
);
// @47:830
  ODDRX1 \DDR_ADDR[5].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[5])
);
// @47:830
  ODDRX1 \DDR_ADDR[11].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[11])
);
// @47:830
  ODDRX1 \DDR_ADDR[8].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[8])
);
// @47:830
  ODDRX1 \DDR_ADDR[2].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[2])
);
// @47:830
  ODDRX1 \DDR_ADDR[9].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[9])
);
// @47:830
  ODDRX1 \DDR_ADDR[7].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[7])
);
// @47:830
  ODDRX1 \DDR_ADDR[13].DDR_ADDR_X2.u_ADDR_ODDRX1  (
	.D0(GND),
	.D1(GND),
	.SCLK(sclk_o),
	.RST(GND),
	.Q(DDR_MEM_1_addr_o_c[13])
);
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 */

module DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK (
  DDR_MEM_1_ck_o_c_0,
  eclkout_w,
  sclk_o
)
;
output DDR_MEM_1_ck_o_c_0 ;
input eclkout_w ;
input sclk_o ;
wire DDR_MEM_1_ck_o_c_0 ;
wire eclkout_w ;
wire sclk_o ;
wire [0:0] q_out_clk_w;
wire GND ;
wire VCC ;
// @47:680
  ODDRX2 \DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2  (
	.D0(GND),
	.D1(VCC),
	.D2(GND),
	.D3(VCC),
	.SCLK(sclk_o),
	.RST(GND),
	.ECLK(eclkout_w),
	.Q(q_out_clk_w[0])
);
// @47:674
  DELAYB \DDR_CLK[0].u_DELAYB  (
	.A(q_out_clk_w[0]),
	.Z(DDR_MEM_1_ck_o_c_0)
);
defparam \DDR_CLK[0].u_DELAYB .DEL_VALUE = "0";
defparam \DDR_CLK[0].u_DELAYB .COARSE_DELAY = "0NS";
defparam \DDR_CLK[0].u_DELAYB .DEL_MODE = "DQS_CMD_CLK";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK */

module DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 (
  DDR_MEM_1_ck_o_c_0,
  DDR_MEM_1_cke_o_c_0,
  DDR_MEM_1_odt_o_c_0,
  DDR_MEM_1_ba_o_c,
  DDR_MEM_1_addr_o_c,
  DDR_MEM_1_csn_o_c_0,
  dq_dqs0_io,
  dq_dqs1_io,
  DDR_MEM_1_wen_o_c,
  DDR_MEM_1_rasn_o_c,
  DDR_MEM_1_casn_o_c,
  dqs0_io,
  dm_dqs0_o_c,
  dqs1_io,
  dm_dqs1_o_c,
  PLL_1_clkos_o
)
;
output DDR_MEM_1_ck_o_c_0 ;
output DDR_MEM_1_cke_o_c_0 ;
output DDR_MEM_1_odt_o_c_0 ;
output [2:0] DDR_MEM_1_ba_o_c ;
output [13:0] DDR_MEM_1_addr_o_c ;
output DDR_MEM_1_csn_o_c_0 ;
inout [7:0] dq_dqs0_io /* synthesis syn_tristate = 1 */ ;
inout [7:0] dq_dqs1_io /* synthesis syn_tristate = 1 */ ;
output DDR_MEM_1_wen_o_c ;
output DDR_MEM_1_rasn_o_c ;
output DDR_MEM_1_casn_o_c ;
inout dqs0_io /* synthesis syn_tristate = 1 */ ;
output dm_dqs0_o_c ;
inout dqs1_io /* synthesis syn_tristate = 1 */ ;
output dm_dqs1_o_c ;
input PLL_1_clkos_o ;
wire DDR_MEM_1_ck_o_c_0 ;
wire DDR_MEM_1_cke_o_c_0 ;
wire DDR_MEM_1_odt_o_c_0 ;
wire DDR_MEM_1_csn_o_c_0 ;
wire DDR_MEM_1_wen_o_c ;
wire DDR_MEM_1_rasn_o_c ;
wire DDR_MEM_1_casn_o_c ;
wire dqs0_io ;
wire dm_dqs0_o_c ;
wire dqs1_io ;
wire dm_dqs1_o_c ;
wire PLL_1_clkos_o ;
wire [8:0] code_w;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire eclkout_w ;
wire sclk_o ;
wire GND ;
wire VCC ;
// @47:4206
  DDR_MEM_1_ipgen_common_logic_2s_2 u1_common_logic (
	.code_w(code_w[8:0]),
	.PLL_1_clkos_o(PLL_1_clkos_o),
	.eclkout_w(eclkout_w),
	.sclk_o(sclk_o)
);
// @47:4573
  DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0 \DW_16.u1_dq_dqs_dm_unit  (
	.code_w(code_w[8:0]),
	.dq_dqs1_io(dq_dqs1_io[7:0]),
	.dm_dqs1_o_c(dm_dqs1_o_c),
	.sclk_o(sclk_o),
	.eclkout_w(eclkout_w),
	.dqs1_io(dqs1_io)
);
// @47:4622
  DDR_MEM_1_ipgen_dq_dqs_dm_unit_Z2_layer0_0 \DW_8.u1_dq_dqs_dm_unit  (
	.code_w(code_w[8:0]),
	.dq_dqs0_io(dq_dqs0_io[7:0]),
	.dm_dqs0_o_c(dm_dqs0_o_c),
	.sclk_o(sclk_o),
	.eclkout_w(eclkout_w),
	.dqs0_io(dqs0_io)
);
// @47:4665
  DDR_MEM_1_ipgen_moshx2_4_csn_SSTL15_II_SSTL15D_II_2s_1s_DQS_CMD_CLK \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn  (
	.DDR_MEM_1_csn_o_c_0(DDR_MEM_1_csn_o_c_0),
	.sclk_o(sclk_o),
	.eclkout_w(eclkout_w)
);
// @47:4676
  DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt_SSTL15_II_14s_2s_2s_3s_1s_1s_ODDRX1_SCLK_3_layer0 \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt  (
	.DDR_MEM_1_addr_o_c(DDR_MEM_1_addr_o_c[13:0]),
	.DDR_MEM_1_ba_o_c(DDR_MEM_1_ba_o_c[2:0]),
	.DDR_MEM_1_odt_o_c_0(DDR_MEM_1_odt_o_c_0),
	.DDR_MEM_1_cke_o_c_0(DDR_MEM_1_cke_o_c_0),
	.DDR_MEM_1_casn_o_c(DDR_MEM_1_casn_o_c),
	.DDR_MEM_1_rasn_o_c(DDR_MEM_1_rasn_o_c),
	.DDR_MEM_1_wen_o_c(DDR_MEM_1_wen_o_c),
	.sclk_o(sclk_o)
);
// @47:4695
  DDR_MEM_1_ipgen_oddrx2_4_ck_SSTL15_II_1s_2s_DQS_CMD_CLK \DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck  (
	.DDR_MEM_1_ck_o_c_0(DDR_MEM_1_ck_o_c_0),
	.eclkout_w(eclkout_w),
	.sclk_o(sclk_o)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 */

module DDR_MEM_1 (
  dq_dqs1_io,
  dq_dqs0_io,
  DDR_MEM_1_csn_o_c_0,
  DDR_MEM_1_addr_o_c,
  DDR_MEM_1_ba_o_c,
  DDR_MEM_1_odt_o_c_0,
  DDR_MEM_1_cke_o_c_0,
  DDR_MEM_1_ck_o_c_0,
  PLL_1_clkos_o,
  dm_dqs1_o_c,
  dqs1_io,
  dm_dqs0_o_c,
  dqs0_io,
  DDR_MEM_1_casn_o_c,
  DDR_MEM_1_rasn_o_c,
  DDR_MEM_1_wen_o_c
)
;
inout [7:0] dq_dqs1_io /* synthesis syn_tristate = 1 */ ;
inout [7:0] dq_dqs0_io /* synthesis syn_tristate = 1 */ ;
output DDR_MEM_1_csn_o_c_0 ;
output [13:0] DDR_MEM_1_addr_o_c ;
output [2:0] DDR_MEM_1_ba_o_c ;
output DDR_MEM_1_odt_o_c_0 ;
output DDR_MEM_1_cke_o_c_0 ;
output DDR_MEM_1_ck_o_c_0 ;
input PLL_1_clkos_o ;
output dm_dqs1_o_c ;
inout dqs1_io /* synthesis syn_tristate = 1 */ ;
output dm_dqs0_o_c ;
inout dqs0_io /* synthesis syn_tristate = 1 */ ;
output DDR_MEM_1_casn_o_c ;
output DDR_MEM_1_rasn_o_c ;
output DDR_MEM_1_wen_o_c ;
wire DDR_MEM_1_csn_o_c_0 ;
wire DDR_MEM_1_odt_o_c_0 ;
wire DDR_MEM_1_cke_o_c_0 ;
wire DDR_MEM_1_ck_o_c_0 ;
wire PLL_1_clkos_o ;
wire dm_dqs1_o_c ;
wire dqs1_io ;
wire dm_dqs0_o_c ;
wire dqs0_io ;
wire DDR_MEM_1_casn_o_c ;
wire DDR_MEM_1_rasn_o_c ;
wire DDR_MEM_1_wen_o_c ;
wire GND ;
wire VCC ;
// @47:251
  DDR_MEM_1_ipgen_lscc_ddr_mem_Z1_layer0 lscc_ddr_mem_inst (
	.DDR_MEM_1_ck_o_c_0(DDR_MEM_1_ck_o_c_0),
	.DDR_MEM_1_cke_o_c_0(DDR_MEM_1_cke_o_c_0),
	.DDR_MEM_1_odt_o_c_0(DDR_MEM_1_odt_o_c_0),
	.DDR_MEM_1_ba_o_c(DDR_MEM_1_ba_o_c[2:0]),
	.DDR_MEM_1_addr_o_c(DDR_MEM_1_addr_o_c[13:0]),
	.DDR_MEM_1_csn_o_c_0(DDR_MEM_1_csn_o_c_0),
	.dq_dqs0_io(dq_dqs0_io[7:0]),
	.dq_dqs1_io(dq_dqs1_io[7:0]),
	.DDR_MEM_1_wen_o_c(DDR_MEM_1_wen_o_c),
	.DDR_MEM_1_rasn_o_c(DDR_MEM_1_rasn_o_c),
	.DDR_MEM_1_casn_o_c(DDR_MEM_1_casn_o_c),
	.dqs0_io(dqs0_io),
	.dm_dqs0_o_c(dm_dqs0_o_c),
	.dqs1_io(dqs1_io),
	.dm_dqs1_o_c(dm_dqs1_o_c),
	.PLL_1_clkos_o(PLL_1_clkos_o)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* DDR_MEM_1 */

module MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 (
  MIPI_DPHY_1_data_p_io,
  MIPI_DPHY_1_data_n_io,
  MIPI_DPHY_1_clk_p_io,
  MIPI_DPHY_1_clk_n_io,
  PLL_1_clkop_o
)
;
inout [3:0] MIPI_DPHY_1_data_p_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_1_data_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_1_clk_p_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_1_clk_n_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
wire MIPI_DPHY_1_clk_p_io ;
wire MIPI_DPHY_1_clk_n_io ;
wire PLL_1_clkop_o ;
wire [3:0] lmmi_rdata_o;
wire [1:0] un1_u_dphy_cil_5;
wire [9:0] un1_u_dphy_cil_38;
wire [9:0] un1_u_dphy_cil_39;
wire [1:0] un1_u_dphy_cil_88;
wire [1:0] un1_u_dphy_cil_89;
wire [1:0] un1_u_dphy_cil_90;
wire [9:0] un1_u_dphy_cil_64;
wire [9:0] un1_u_dphy_cil_65;
wire [1:0] un1_u_dphy_cil_66;
wire [1:0] un1_u_dphy_cil_67;
wire [1:0] un1_u_dphy_cil_68;
wire [9:0] un1_u_dphy_cil_69;
wire [9:0] un1_u_dphy_cil_70;
wire [1:0] un1_u_dphy_cil_71;
wire [1:0] un1_u_dphy_cil_72;
wire [1:0] un1_u_dphy_cil_73;
wire [9:0] un1_u_dphy_cil_74;
wire [9:0] un1_u_dphy_cil_22;
wire [1:0] un1_u_dphy_cil_23;
wire [1:0] un1_u_dphy_cil_104;
wire [9:0] un1_u_dphy_cil_105;
wire [7:0] un1_u_dphy_cil_45;
wire [15:0] dphy_hs_data_line0_w;
wire [3:0] u_rx_sync_hs_w;
wire [3:0] un1_u_dphy_cil_30;
wire [7:0] un1_u_dphy_cil_140;
wire [15:0] dphy_hs_data_line1_w;
wire [3:0] u1_rx_sync_hs_w;
wire [3:0] un1_u_dphy_cil_85;
wire [7:0] un1_u_dphy_cil_21;
wire [15:0] dphy_hs_data_line2_w;
wire [3:0] u2_rx_sync_hs_w;
wire [3:0] un1_u_dphy_cil_100;
wire [7:0] un1_u_dphy_cil_36;
wire [15:0] dphy_hs_data_line3_w;
wire [3:0] u3_rx_sync_hs_w;
wire [3:0] un1_u_dphy_cil_53;
wire VCC ;
wire GND ;
wire lmmi_rdata_valid_o ;
wire ready_o ;
wire un1_u_dphy_cil_114 ;
wire un1_u_dphy_cil_48 ;
wire un1_u_dphy_cil_49 ;
wire un1_u_dphy_cil_50 ;
wire un1_u_dphy_cil_118 ;
wire un1_u_dphy_cil_119 ;
wire un1_u_dphy_cil ;
wire un1_u_dphy_cil_1 ;
wire un1_u_dphy_cil_78 ;
wire un1_u_dphy_cil_43 ;
wire un1_u_dphy_cil_44 ;
wire un1_u_dphy_cil_3 ;
wire un1_u_dphy_cil_128 ;
wire un1_u_dphy_cil_129 ;
wire un1_u_dphy_cil_24 ;
wire un1_u_dphy_cil_25 ;
wire un1_u_dphy_cil_26 ;
wire un1_u_dphy_cil_27 ;
wire un1_u_dphy_cil_28 ;
wire un1_u_dphy_cil_29 ;
wire un1_u_dphy_cil_31 ;
wire un1_u_dphy_cil_32 ;
wire un1_u_dphy_cil_33 ;
wire un1_u_dphy_cil_34 ;
wire un1_u_dphy_cil_62 ;
wire un1_u_dphy_cil_63 ;
wire un1_u_dphy_cil_131 ;
wire un1_u_dphy_cil_132 ;
wire un1_u_dphy_cil_133 ;
wire un1_u_dphy_cil_134 ;
wire un1_u_dphy_cil_135 ;
wire un1_u_dphy_cil_136 ;
wire un1_u_dphy_cil_137 ;
wire un1_u_dphy_cil_138 ;
wire un1_u_dphy_cil_139 ;
wire un1_u_dphy_cil_8 ;
wire un1_u_dphy_cil_9 ;
wire un1_u_dphy_cil_10 ;
wire un1_u_dphy_cil_123 ;
wire un1_u_dphy_cil_40 ;
wire un1_u_dphy_cil_41 ;
wire un1_u_dphy_cil_42 ;
wire un1_u_dphy_cil_83 ;
wire un1_u_dphy_cil_84 ;
wire un1_u_dphy_cil_2 ;
wire un1_u_dphy_cil_7 ;
wire un1_u_dphy_cil_115 ;
wire un1_u_dphy_cil_116 ;
wire un1_u_dphy_cil_130 ;
wire un1_u_dphy_cil_11 ;
wire un1_u_dphy_cil_12 ;
wire un1_u_dphy_cil_13 ;
wire un1_u_dphy_cil_14 ;
wire un1_u_dphy_cil_15 ;
wire un1_u_dphy_cil_16 ;
wire un1_u_dphy_cil_17 ;
wire un1_u_dphy_cil_18 ;
wire un1_u_dphy_cil_19 ;
wire un1_u_dphy_cil_20 ;
wire un1_u_dphy_cil_117 ;
wire un1_u_dphy_cil_91 ;
wire un1_u_dphy_cil_92 ;
wire un1_u_dphy_cil_94 ;
wire un1_u_dphy_cil_95 ;
wire un1_u_dphy_cil_96 ;
wire un1_u_dphy_cil_97 ;
wire un1_u_dphy_cil_98 ;
wire un1_u_dphy_cil_99 ;
wire un1_u_dphy_cil_141 ;
wire un1_u_dphy_cil_35 ;
wire un1_u_dphy_cil_103 ;
wire un1_u_dphy_cil_37 ;
wire un1_u_dphy_cil_122 ;
wire un1_u_dphy_cil_127 ;
wire un1_u_dphy_cil_80 ;
wire un1_u_dphy_cil_81 ;
wire un1_u_dphy_cil_82 ;
wire un1_u_dphy_cil_87 ;
wire un1_u_dphy_cil_124 ;
wire un1_u_dphy_cil_125 ;
wire un1_u_dphy_cil_6 ;
wire un1_u_dphy_cil_47 ;
wire un1_u_dphy_cil_75 ;
wire un1_u_dphy_cil_126 ;
wire un1_u_dphy_cil_52 ;
wire un1_u_dphy_cil_120 ;
wire un1_u_dphy_cil_86 ;
wire un1_u_dphy_cil_56 ;
wire un1_u_dphy_cil_76 ;
wire un1_u_dphy_cil_54 ;
wire un1_u_dphy_cil_46 ;
wire un1_u_dphy_cil_60 ;
wire un1_u_dphy_cil_102 ;
wire un1_u_dphy_cil_77 ;
wire un1_u_dphy_cil_51 ;
wire un1_u_dphy_cil_57 ;
wire un1_u_dphy_cil_93 ;
wire un1_u_dphy_cil_121 ;
wire un1_u_dphy_cil_55 ;
wire un1_u_dphy_cil_61 ;
wire un1_u_dphy_cil_58 ;
wire clk_byte_o ;
wire un1_u_dphy_cil_59 ;
wire int_clk ;
wire un1_u_dphy_cil_101 ;
// @46:1205
  DPHY \HARD_IP.CIL.u_dphy_cil  (
	.LMMICLK(PLL_1_clkop_o),
	.LMMIRESET_N(VCC),
	.LMMIREQUEST(GND),
	.LMMIWRRD_N(GND),
	.LMMIOFFSET({GND, GND, GND, GND, GND}),
	.LMMIWDATA({GND, GND, GND, GND}),
	.LMMIRDATA(lmmi_rdata_o[3:0]),
	.LMMIRDATAVALID(lmmi_rdata_valid_o),
	.LMMIREADY(ready_o),
	.BITCKEXT(VCC),
	.CKN(MIPI_DPHY_1_clk_n_io),
	.CKP(MIPI_DPHY_1_clk_p_io),
	.CLKREF(VCC),
	.D0ACTIVE(un1_u_dphy_cil_5[1:0]),
	.D0BYTCNT(un1_u_dphy_cil_38[9:0]),
	.D0ERRCNT(un1_u_dphy_cil_39[9:0]),
	.D0PASS(un1_u_dphy_cil_88[1:0]),
	.D0VALID(un1_u_dphy_cil_89[1:0]),
	.D1ACTIVE(un1_u_dphy_cil_90[1:0]),
	.D1BYTCNT(un1_u_dphy_cil_64[9:0]),
	.D1ERRCNT(un1_u_dphy_cil_65[9:0]),
	.D1PASS(un1_u_dphy_cil_66[1:0]),
	.D1VALID(un1_u_dphy_cil_67[1:0]),
	.D2ACTIVE(un1_u_dphy_cil_68[1:0]),
	.D2BYTCNT(un1_u_dphy_cil_69[9:0]),
	.D2ERRCNT(un1_u_dphy_cil_70[9:0]),
	.D2PASS(un1_u_dphy_cil_71[1:0]),
	.D2VALID(un1_u_dphy_cil_72[1:0]),
	.D3ACTIVE(un1_u_dphy_cil_73[1:0]),
	.D3BYTCNT(un1_u_dphy_cil_74[9:0]),
	.D3ERRCNT(un1_u_dphy_cil_22[9:0]),
	.D3PASS(un1_u_dphy_cil_23[1:0]),
	.D3VALID(un1_u_dphy_cil_104[1:0]),
	.DCTSTOUT(un1_u_dphy_cil_105[9:0]),
	.DN0(MIPI_DPHY_1_data_n_io[0]),
	.DN1(MIPI_DPHY_1_data_n_io[1]),
	.DN2(MIPI_DPHY_1_data_n_io[2]),
	.DN3(MIPI_DPHY_1_data_n_io[3]),
	.DP0(MIPI_DPHY_1_data_p_io[0]),
	.DP1(MIPI_DPHY_1_data_p_io[1]),
	.DP2(MIPI_DPHY_1_data_p_io[2]),
	.DP3(MIPI_DPHY_1_data_p_io[3]),
	.LOCK(un1_u_dphy_cil_114),
	.PDDPHY(GND),
	.PDPLL(VCC),
	.SCCLKIN(VCC),
	.UDIR(un1_u_dphy_cil_48),
	.UED0THEN(VCC),
	.UERCLP0(un1_u_dphy_cil_49),
	.UERCLP1(un1_u_dphy_cil_50),
	.UERCTRL(un1_u_dphy_cil_118),
	.UERE(un1_u_dphy_cil_119),
	.UERSTHS(un1_u_dphy_cil),
	.UERSSHS(un1_u_dphy_cil_1),
	.UERSE(un1_u_dphy_cil_78),
	.UFRXMODE(GND),
	.UTXMDTX(GND),
	.URXACTHS(un1_u_dphy_cil_43),
	.URXCKE(un1_u_dphy_cil_44),
	.URXCKINE(GND),
	.URXDE(un1_u_dphy_cil_45[7:0]),
	.URXDHS(dphy_hs_data_line0_w[15:0]),
	.URXLPDTE(un1_u_dphy_cil_3),
	.URXSKCHS(un1_u_dphy_cil_128),
	.URXDRX(un1_u_dphy_cil_129),
	.URXSHS(u_rx_sync_hs_w[3:0]),
	.URE0D3DP(un1_u_dphy_cil_24),
	.URE1D3DN(un1_u_dphy_cil_25),
	.URE2CKDP(un1_u_dphy_cil_26),
	.URE3CKDN(un1_u_dphy_cil_27),
	.URXULPSE(un1_u_dphy_cil_28),
	.URXVDE(un1_u_dphy_cil_29),
	.URXVDHS(un1_u_dphy_cil_30[3:0]),
	.USSTT(un1_u_dphy_cil_31),
	.UTDIS(GND),
	.UTXCKE(GND),
	.UDE0D0TN(GND),
	.UDE1D1TN(GND),
	.UDE2D2TN(GND),
	.UDE3D3TN(GND),
	.UDE4CKTN(GND),
	.UDE5D0RN(GND),
	.UDE6D1RN(GND),
	.UDE7D2RN(GND),
	.UTXDHS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.UTXENER(GND),
	.UTXRRS(un1_u_dphy_cil_32),
	.UTXRYP(un1_u_dphy_cil_33),
	.UTXRYSK(un1_u_dphy_cil_34),
	.UTXRD0EN(GND),
	.UTRD0SEN(GND),
	.UTXSKD0N(GND),
	.UTXTGE0(GND),
	.UTXTGE1(GND),
	.UTXTGE2(GND),
	.UTXTGE3(GND),
	.UTXULPSE(GND),
	.UTXUPSEX(GND),
	.UTXVDE(GND),
	.UTXWVDHS({VCC, VCC, VCC, VCC}),
	.UUSAN(un1_u_dphy_cil_62),
	.U1DIR(un1_u_dphy_cil_63),
	.U1ENTHEN(VCC),
	.U1ERCLP0(un1_u_dphy_cil_131),
	.U1ERCLP1(un1_u_dphy_cil_132),
	.U1ERCTRL(un1_u_dphy_cil_133),
	.U1ERE(un1_u_dphy_cil_134),
	.U1ERSTHS(un1_u_dphy_cil_135),
	.U1ERSSHS(un1_u_dphy_cil_136),
	.U1ERSE(un1_u_dphy_cil_137),
	.U1FRXMD(GND),
	.U1FTXST(GND),
	.U1RXATHS(un1_u_dphy_cil_138),
	.U1RXCKE(un1_u_dphy_cil_139),
	.U1RXDE(un1_u_dphy_cil_140[7:0]),
	.U1RXDHS(dphy_hs_data_line1_w[15:0]),
	.U1RXDTE(un1_u_dphy_cil_8),
	.U1RXSKS(un1_u_dphy_cil_9),
	.U1RXSK(un1_u_dphy_cil_10),
	.U1RXSHS(u1_rx_sync_hs_w[3:0]),
	.U1RE0D(un1_u_dphy_cil_123),
	.U1RE1CN(un1_u_dphy_cil_40),
	.U1RE2D(un1_u_dphy_cil_41),
	.U1RE3N(un1_u_dphy_cil_42),
	.U1RXUPSE(un1_u_dphy_cil_83),
	.U1RXVDE(un1_u_dphy_cil_84),
	.U1RXVDHS(un1_u_dphy_cil_85[3:0]),
	.U1SSTT(un1_u_dphy_cil_2),
	.U1TDIS(GND),
	.U1TREQ(GND),
	.U1TDE0D3(GND),
	.U1TDE1CK(GND),
	.U1TDE2D0(GND),
	.U1TDE3D1(GND),
	.U1TDE4D2(GND),
	.U1TDE5D3(GND),
	.U1TDE6(GND),
	.U1TDE7(GND),
	.U1TXDHS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.U1TXLPD(GND),
	.U1TXRYE(un1_u_dphy_cil_7),
	.U1TXRY(un1_u_dphy_cil_115),
	.U1TXRYSK(un1_u_dphy_cil_116),
	.U1TXREQ(GND),
	.U1TXREQH(GND),
	.U1TXSK(GND),
	.U1TXTGE0(GND),
	.U1TXTGE1(GND),
	.U1TXTGE2(GND),
	.U1TXTGE3(GND),
	.U1TXUPSE(GND),
	.U1TXUPSX(GND),
	.U1TXVDE(GND),
	.U1TXWVHS({VCC, VCC, VCC, VCC}),
	.U1USAN(un1_u_dphy_cil_130),
	.U2DIR(un1_u_dphy_cil_11),
	.U2END2(VCC),
	.U2ERCLP0(un1_u_dphy_cil_12),
	.U2ERCLP1(un1_u_dphy_cil_13),
	.U2ERCTRL(un1_u_dphy_cil_14),
	.U2ERE(un1_u_dphy_cil_15),
	.U2ERSTHS(un1_u_dphy_cil_16),
	.U2ERSSHS(un1_u_dphy_cil_17),
	.U2ERSE(un1_u_dphy_cil_18),
	.U2FRXMD(GND),
	.U2FTXST(GND),
	.U2RXACHS(un1_u_dphy_cil_19),
	.U2RXCKE(un1_u_dphy_cil_20),
	.U2RXDE(un1_u_dphy_cil_21[7:0]),
	.U2RXDHS(dphy_hs_data_line2_w[15:0]),
	.U2RPDTE(un1_u_dphy_cil_117),
	.U2RXSK(un1_u_dphy_cil_91),
	.U2RXSKC(un1_u_dphy_cil_92),
	.U2RXSHS(u2_rx_sync_hs_w[3:0]),
	.U2RE0D2(un1_u_dphy_cil_94),
	.U2RE1D2(un1_u_dphy_cil_95),
	.U2RE2D3(un1_u_dphy_cil_96),
	.U2RE3D3(un1_u_dphy_cil_97),
	.U2RXUPSE(un1_u_dphy_cil_98),
	.U2RXVDE(un1_u_dphy_cil_99),
	.U2RXVDHS(un1_u_dphy_cil_100[3:0]),
	.U2SSTT(un1_u_dphy_cil_141),
	.U2TDIS(GND),
	.U2TREQ(GND),
	.U2TDE0D0(GND),
	.U2TDE1D1(GND),
	.U2TDE2D2(GND),
	.U2TDE3D3(GND),
	.U2TDE4CK(GND),
	.U2TDE5D0(GND),
	.U2TDE6D1(GND),
	.U2TDE7D2(GND),
	.U2TXDHS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.U2TPDTE(GND),
	.U2TXRYE(un1_u_dphy_cil_35),
	.U2TXRYH(un1_u_dphy_cil_103),
	.U2TXRYSK(un1_u_dphy_cil_37),
	.U2TXREQ(GND),
	.U2TXREQH(GND),
	.U2TXSKC(GND),
	.U2TXTGE0(GND),
	.U2TXTGE1(GND),
	.U2TXTGE2(GND),
	.U2TXTGE3(GND),
	.U2TXUPSE(GND),
	.U2TXUPSX(GND),
	.U2TXVDE(GND),
	.U2TXWVHS({VCC, VCC, VCC, VCC}),
	.U2USAN(un1_u_dphy_cil_122),
	.U3DIR(un1_u_dphy_cil_127),
	.U3END3(VCC),
	.U3ERCLP0(un1_u_dphy_cil_80),
	.U3ERCLP1(un1_u_dphy_cil_81),
	.U3ERCTRL(un1_u_dphy_cil_82),
	.U3ERE(un1_u_dphy_cil_87),
	.U3ERSTHS(un1_u_dphy_cil_124),
	.U3ERSSHS(un1_u_dphy_cil_125),
	.U3ERSE(un1_u_dphy_cil_6),
	.U3FRXMD(GND),
	.U3FTXST(GND),
	.U3RXATHS(un1_u_dphy_cil_47),
	.U3RXCKE(un1_u_dphy_cil_75),
	.U3RXDE(un1_u_dphy_cil_36[7:0]),
	.U3RXDHS(dphy_hs_data_line3_w[15:0]),
	.U3RPDTE(un1_u_dphy_cil_126),
	.U3RXSK(un1_u_dphy_cil_52),
	.U3RXSKC(un1_u_dphy_cil_120),
	.U3RXSHS(u3_rx_sync_hs_w[3:0]),
	.U3RE0CK(un1_u_dphy_cil_86),
	.U3RE1CK(un1_u_dphy_cil_56),
	.U3RE2(un1_u_dphy_cil_76),
	.U3RE3(un1_u_dphy_cil_54),
	.U3RXUPSE(un1_u_dphy_cil_46),
	.U3RXVDE(un1_u_dphy_cil_60),
	.U3RXVDHS(un1_u_dphy_cil_53[3:0]),
	.U3SSTT(un1_u_dphy_cil_102),
	.U3TDISD2(GND),
	.U3TREQD2(GND),
	.U3TDE0D3(GND),
	.U3TDE1D0(GND),
	.U3TDE2D1(GND),
	.U3TDE3D2(GND),
	.U3TDE4D3(GND),
	.U3TDE5CK(GND),
	.U3TDE6(GND),
	.U3TDE7(GND),
	.U3TXDHS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.U3TXLPDT(GND),
	.U3TXRY(un1_u_dphy_cil_77),
	.U3TXRYHS(un1_u_dphy_cil_51),
	.U3TXRYSK(un1_u_dphy_cil_57),
	.U3TXREQ(GND),
	.U3TXREQH(GND),
	.U3TXSKC(GND),
	.U3TXTGE0(GND),
	.U3TXTGE1(GND),
	.U3TXTGE2(GND),
	.U3TXTGE3(GND),
	.U3TXULPS(GND),
	.U3TXUPSX(GND),
	.U3TXVD3(GND),
	.U3TXWVHS({VCC, VCC, VCC, VCC}),
	.U3USAN(un1_u_dphy_cil_93),
	.UCENCK(VCC),
	.UCRXCKAT(un1_u_dphy_cil_121),
	.UCRXUCKN(un1_u_dphy_cil_55),
	.UCSSTT(un1_u_dphy_cil_61),
	.UCTXREQH(GND),
	.UCTXUPSC(GND),
	.UCTXUPSX(GND),
	.UCUSAN(un1_u_dphy_cil_58),
	.LTSTEN(GND),
	.LTSTLANE({GND, GND}),
	.URWDCKHS(clk_byte_o),
	.UTRNREQ(GND),
	.UTWDCKHS(un1_u_dphy_cil_59),
	.UCRXWCHS(int_clk),
	.CLKLBACT(un1_u_dphy_cil_101)
);
defparam \HARD_IP.CIL.u_dphy_cil .GSR = "ENABLED";
defparam \HARD_IP.CIL.u_dphy_cil .AUTO_PD_EN = "POWERED_UP";
defparam \HARD_IP.CIL.u_dphy_cil .CFG_NUM_LANES = "FOUR_LANES";
defparam \HARD_IP.CIL.u_dphy_cil .CM = "0b00000000";
defparam \HARD_IP.CIL.u_dphy_cil .CN = "0b00000";
defparam \HARD_IP.CIL.u_dphy_cil .CO = "0b000";
defparam \HARD_IP.CIL.u_dphy_cil .CONT_CLK_MODE = "ENABLED";
defparam \HARD_IP.CIL.u_dphy_cil .DESKEW_EN = "DISABLED";
defparam \HARD_IP.CIL.u_dphy_cil .DSI_CSI = "CSI2_APP";
defparam \HARD_IP.CIL.u_dphy_cil .EN_CIL = "CIL_ENABLED";
defparam \HARD_IP.CIL.u_dphy_cil .HSEL = "DISABLED";
defparam \HARD_IP.CIL.u_dphy_cil .LANE0_SEL = "LANE_0";
defparam \HARD_IP.CIL.u_dphy_cil .LOCK_BYP = "GATE_TXBYTECLKHS";
defparam \HARD_IP.CIL.u_dphy_cil .MASTER_SLAVE = "SLAVE";
defparam \HARD_IP.CIL.u_dphy_cil .PLLCLKBYPASS = "BYPASSED";
defparam \HARD_IP.CIL.u_dphy_cil .RSEL = "0b00";
defparam \HARD_IP.CIL.u_dphy_cil .RXCDRP = "0b01";
defparam \HARD_IP.CIL.u_dphy_cil .RXDATAWIDTHHS = "0b00";
defparam \HARD_IP.CIL.u_dphy_cil .RXLPRP = "0b001";
defparam \HARD_IP.CIL.u_dphy_cil .TEST_ENBL = "0b000000";
defparam \HARD_IP.CIL.u_dphy_cil .TEST_PATTERN = "0b10000000001000000000000000000000";
defparam \HARD_IP.CIL.u_dphy_cil .TST = "0b0000";
defparam \HARD_IP.CIL.u_dphy_cil .TXDATAWIDTHHS = "0b00";
defparam \HARD_IP.CIL.u_dphy_cil .U_PRG_HS_PREPARE = "0b00";
defparam \HARD_IP.CIL.u_dphy_cil .U_PRG_HS_TRAIL = "0b000000";
defparam \HARD_IP.CIL.u_dphy_cil .U_PRG_HS_ZERO = "0b000000";
defparam \HARD_IP.CIL.u_dphy_cil .U_PRG_RXHS_SETTLE = "0b000011";
defparam \HARD_IP.CIL.u_dphy_cil .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
defparam \HARD_IP.CIL.u_dphy_cil .UC_PRG_HS_TRAIL = "0b00000";
defparam \HARD_IP.CIL.u_dphy_cil .UC_PRG_HS_ZERO = "0b0000000";
defparam \HARD_IP.CIL.u_dphy_cil .UC_PRG_RXHS_SETTLE = "0b000010";
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 */

module MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 (
  MIPI_DPHY_1_data_n_io,
  MIPI_DPHY_1_data_p_io,
  PLL_1_clkop_o,
  MIPI_DPHY_1_clk_n_io,
  MIPI_DPHY_1_clk_p_io
)
;
inout [3:0] MIPI_DPHY_1_data_n_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_1_data_p_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
inout MIPI_DPHY_1_clk_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_1_clk_p_io /* synthesis syn_tristate = 1 */ ;
wire PLL_1_clkop_o ;
wire MIPI_DPHY_1_clk_n_io ;
wire MIPI_DPHY_1_clk_p_io ;
wire GND ;
wire VCC ;
// @46:5715
  MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx_Z5_layer0 \RECEIVER.lscc_mipi_wrapper_rx  (
	.MIPI_DPHY_1_data_p_io(MIPI_DPHY_1_data_p_io[3:0]),
	.MIPI_DPHY_1_data_n_io(MIPI_DPHY_1_data_n_io[3:0]),
	.MIPI_DPHY_1_clk_p_io(MIPI_DPHY_1_clk_p_io),
	.MIPI_DPHY_1_clk_n_io(MIPI_DPHY_1_clk_n_io),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 */

module MIPI_DPHY_1 (
  MIPI_DPHY_1_data_p_io,
  MIPI_DPHY_1_data_n_io,
  MIPI_DPHY_1_clk_p_io,
  MIPI_DPHY_1_clk_n_io,
  PLL_1_clkop_o
)
;
inout [3:0] MIPI_DPHY_1_data_p_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_1_data_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_1_clk_p_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_1_clk_n_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
wire MIPI_DPHY_1_clk_p_io ;
wire MIPI_DPHY_1_clk_n_io ;
wire PLL_1_clkop_o ;
wire GND ;
wire VCC ;
// @46:164
  MIPI_DPHY_1_ipgen_lscc_mipi_dphy_Z4_layer0 lscc_mipi_dphy_inst (
	.MIPI_DPHY_1_data_n_io(MIPI_DPHY_1_data_n_io[3:0]),
	.MIPI_DPHY_1_data_p_io(MIPI_DPHY_1_data_p_io[3:0]),
	.PLL_1_clkop_o(PLL_1_clkop_o),
	.MIPI_DPHY_1_clk_n_io(MIPI_DPHY_1_clk_n_io),
	.MIPI_DPHY_1_clk_p_io(MIPI_DPHY_1_clk_p_io)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* MIPI_DPHY_1 */

module MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 (
  MIPI_DPHY_2_data_p_io,
  MIPI_DPHY_2_data_n_io,
  MIPI_DPHY_2_clk_p_io,
  MIPI_DPHY_2_clk_n_io,
  PLL_1_clkop_o
)
;
inout [3:0] MIPI_DPHY_2_data_p_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_2_data_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_p_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_n_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
wire MIPI_DPHY_2_clk_p_io ;
wire MIPI_DPHY_2_clk_n_io ;
wire PLL_1_clkop_o ;
wire [3:0] lmmi_rdata_o;
wire [1:0] un1_u_DPHY_CIL_tx_37;
wire [9:0] un1_u_DPHY_CIL_tx_38;
wire [9:0] un1_u_DPHY_CIL_tx_87;
wire [1:0] un1_u_DPHY_CIL_tx_74;
wire [1:0] un1_u_DPHY_CIL_tx_70;
wire [1:0] un1_u_DPHY_CIL_tx_71;
wire [9:0] un1_u_DPHY_CIL_tx_72;
wire [9:0] un1_u_DPHY_CIL_tx_69;
wire [1:0] un1_u_DPHY_CIL_tx_73;
wire [1:0] un1_u_DPHY_CIL_tx_14;
wire [1:0] un1_u_DPHY_CIL_tx_15;
wire [9:0] un1_u_DPHY_CIL_tx_16;
wire [9:0] un1_u_DPHY_CIL_tx_17;
wire [1:0] un1_u_DPHY_CIL_tx_18;
wire [1:0] un1_u_DPHY_CIL_tx_19;
wire [1:0] un1_u_DPHY_CIL_tx_20;
wire [9:0] un1_u_DPHY_CIL_tx_21;
wire [9:0] un1_u_DPHY_CIL_tx_22;
wire [1:0] un1_u_DPHY_CIL_tx_23;
wire [1:0] un1_u_DPHY_CIL_tx_24;
wire [9:0] un1_u_DPHY_CIL_tx_25;
wire [7:0] un1_u_DPHY_CIL_tx_1;
wire [15:0] un1_u_DPHY_CIL_tx_2;
wire [3:0] un1_u_DPHY_CIL_tx_31;
wire [3:0] un1_u_DPHY_CIL_tx_57;
wire [3:0] data_lane_ss_w;
wire [3:0] hs_tx_cil_ready_w;
wire [7:0] un1_u_DPHY_CIL_tx_109;
wire [15:0] un1_u_DPHY_CIL_tx_114;
wire [3:0] un1_u_DPHY_CIL_tx_122;
wire [3:0] un1_u_DPHY_CIL_tx_5;
wire [7:0] un1_u_DPHY_CIL_tx_101;
wire [15:0] un1_u_DPHY_CIL_tx_102;
wire [3:0] un1_u_DPHY_CIL_tx_66;
wire [3:0] un1_u_DPHY_CIL_tx_132;
wire [7:0] un1_u_DPHY_CIL_tx_124;
wire [15:0] un1_u_DPHY_CIL_tx_50;
wire [3:0] un1_u_DPHY_CIL_tx_85;
wire [3:0] un1_u_DPHY_CIL_tx_48;
wire GND ;
wire lmmi_rdata_valid_o ;
wire lmmi_ready_o ;
wire VCC ;
wire ready_o ;
wire un1_u_DPHY_CIL_tx_43 ;
wire un1_u_DPHY_CIL_tx_116 ;
wire un1_u_DPHY_CIL_tx_117 ;
wire un1_u_DPHY_CIL_tx_118 ;
wire un1_u_DPHY_CIL_tx_47 ;
wire un1_u_DPHY_CIL_tx_76 ;
wire un1_u_DPHY_CIL_tx_77 ;
wire un1_u_DPHY_CIL_tx_78 ;
wire un1_u_DPHY_CIL_tx_123 ;
wire un1_u_DPHY_CIL_tx ;
wire un1_u_DPHY_CIL_tx_127 ;
wire un1_u_DPHY_CIL_tx_34 ;
wire un1_u_DPHY_CIL_tx_30 ;
wire un1_u_DPHY_CIL_tx_32 ;
wire un1_u_DPHY_CIL_tx_29 ;
wire un1_u_DPHY_CIL_tx_33 ;
wire un1_u_DPHY_CIL_tx_54 ;
wire un1_u_DPHY_CIL_tx_55 ;
wire un1_u_DPHY_CIL_tx_56 ;
wire un1_u_DPHY_CIL_tx_59 ;
wire un1_u_DPHY_CIL_tx_61 ;
wire un1_u_DPHY_CIL_tx_62 ;
wire un1_u_DPHY_CIL_tx_63 ;
wire un1_u_DPHY_CIL_tx_64 ;
wire un1_u_DPHY_CIL_tx_65 ;
wire un1_u_DPHY_CIL_tx_26 ;
wire un1_u_DPHY_CIL_tx_27 ;
wire un1_u_DPHY_CIL_tx_28 ;
wire un1_u_DPHY_CIL_tx_110 ;
wire un1_u_DPHY_CIL_tx_113 ;
wire un1_u_DPHY_CIL_tx_111 ;
wire un1_u_DPHY_CIL_tx_112 ;
wire un1_u_DPHY_CIL_tx_3 ;
wire un1_u_DPHY_CIL_tx_120 ;
wire un1_u_DPHY_CIL_tx_121 ;
wire un1_u_DPHY_CIL_tx_7 ;
wire un1_u_DPHY_CIL_tx_40 ;
wire un1_u_DPHY_CIL_tx_41 ;
wire un1_u_DPHY_CIL_tx_42 ;
wire un1_u_DPHY_CIL_tx_115 ;
wire un1_u_DPHY_CIL_tx_4 ;
wire un1_u_DPHY_CIL_tx_119 ;
wire un1_u_DPHY_CIL_tx_13 ;
wire un1_u_DPHY_CIL_tx_10 ;
wire un1_u_DPHY_CIL_tx_11 ;
wire un1_u_DPHY_CIL_tx_9 ;
wire un1_u_DPHY_CIL_tx_12 ;
wire un1_u_DPHY_CIL_tx_94 ;
wire un1_u_DPHY_CIL_tx_95 ;
wire un1_u_DPHY_CIL_tx_96 ;
wire un1_u_DPHY_CIL_tx_97 ;
wire un1_u_DPHY_CIL_tx_58 ;
wire un1_u_DPHY_CIL_tx_99 ;
wire un1_u_DPHY_CIL_tx_60 ;
wire un1_u_DPHY_CIL_tx_103 ;
wire un1_u_DPHY_CIL_tx_104 ;
wire un1_u_DPHY_CIL_tx_105 ;
wire un1_u_DPHY_CIL_tx_67 ;
wire un1_u_DPHY_CIL_tx_68 ;
wire un1_u_DPHY_CIL_tx_129 ;
wire un1_u_DPHY_CIL_tx_133 ;
wire un1_u_DPHY_CIL_tx_130 ;
wire un1_u_DPHY_CIL_tx_131 ;
wire un1_u_DPHY_CIL_tx_35 ;
wire un1_u_DPHY_CIL_tx_125 ;
wire un1_u_DPHY_CIL_tx_126 ;
wire un1_u_DPHY_CIL_tx_39 ;
wire un1_u_DPHY_CIL_tx_80 ;
wire un1_u_DPHY_CIL_tx_81 ;
wire un1_u_DPHY_CIL_tx_82 ;
wire un1_u_DPHY_CIL_tx_75 ;
wire un1_u_DPHY_CIL_tx_44 ;
wire un1_u_DPHY_CIL_tx_91 ;
wire un1_u_DPHY_CIL_tx_6 ;
wire un1_u_DPHY_CIL_tx_88 ;
wire un1_u_DPHY_CIL_tx_8 ;
wire un1_u_DPHY_CIL_tx_79 ;
wire un1_u_DPHY_CIL_tx_49 ;
wire un1_u_DPHY_CIL_tx_84 ;
wire un1_u_DPHY_CIL_tx_86 ;
wire un1_u_DPHY_CIL_tx_52 ;
wire un1_u_DPHY_CIL_tx_45 ;
wire un1_u_DPHY_CIL_tx_98 ;
wire un1_u_DPHY_CIL_tx_46 ;
wire un1_u_DPHY_CIL_tx_100 ;
wire un1_u_DPHY_CIL_tx_51 ;
wire un1_u_DPHY_CIL_tx_53 ;
wire un1_u_DPHY_CIL_tx_106 ;
wire un1_u_DPHY_CIL_tx_107 ;
wire un1_u_DPHY_CIL_tx_108 ;
wire un1_u_DPHY_CIL_tx_89 ;
wire un1_u_DPHY_CIL_tx_93 ;
wire un1_u_DPHY_CIL_tx_90 ;
wire clk_byte_o ;
wire un1_u_DPHY_CIL_tx_92 ;
wire un1_u_DPHY_CIL_tx_128 ;
// @48:2331
  DPHY \HARD_IP.genblk1.u_DPHY_CIL_tx  (
	.LMMICLK(PLL_1_clkop_o),
	.LMMIRESET_N(GND),
	.LMMIREQUEST(GND),
	.LMMIWRRD_N(GND),
	.LMMIOFFSET({GND, GND, GND, GND, GND}),
	.LMMIWDATA({GND, GND, GND, GND}),
	.LMMIRDATA(lmmi_rdata_o[3:0]),
	.LMMIRDATAVALID(lmmi_rdata_valid_o),
	.LMMIREADY(lmmi_ready_o),
	.BITCKEXT(VCC),
	.CKN(MIPI_DPHY_2_clk_n_io),
	.CKP(MIPI_DPHY_2_clk_p_io),
	.CLKREF(GND),
	.D0ACTIVE(un1_u_DPHY_CIL_tx_37[1:0]),
	.D0BYTCNT(un1_u_DPHY_CIL_tx_38[9:0]),
	.D0ERRCNT(un1_u_DPHY_CIL_tx_87[9:0]),
	.D0PASS(un1_u_DPHY_CIL_tx_74[1:0]),
	.D0VALID(un1_u_DPHY_CIL_tx_70[1:0]),
	.D1ACTIVE(un1_u_DPHY_CIL_tx_71[1:0]),
	.D1BYTCNT(un1_u_DPHY_CIL_tx_72[9:0]),
	.D1ERRCNT(un1_u_DPHY_CIL_tx_69[9:0]),
	.D1PASS(un1_u_DPHY_CIL_tx_73[1:0]),
	.D1VALID(un1_u_DPHY_CIL_tx_14[1:0]),
	.D2ACTIVE(un1_u_DPHY_CIL_tx_15[1:0]),
	.D2BYTCNT(un1_u_DPHY_CIL_tx_16[9:0]),
	.D2ERRCNT(un1_u_DPHY_CIL_tx_17[9:0]),
	.D2PASS(un1_u_DPHY_CIL_tx_18[1:0]),
	.D2VALID(un1_u_DPHY_CIL_tx_19[1:0]),
	.D3ACTIVE(un1_u_DPHY_CIL_tx_20[1:0]),
	.D3BYTCNT(un1_u_DPHY_CIL_tx_21[9:0]),
	.D3ERRCNT(un1_u_DPHY_CIL_tx_22[9:0]),
	.D3PASS(un1_u_DPHY_CIL_tx_23[1:0]),
	.D3VALID(un1_u_DPHY_CIL_tx_24[1:0]),
	.DCTSTOUT(un1_u_DPHY_CIL_tx_25[9:0]),
	.DN0(MIPI_DPHY_2_data_n_io[0]),
	.DN1(MIPI_DPHY_2_data_n_io[1]),
	.DN2(MIPI_DPHY_2_data_n_io[2]),
	.DN3(MIPI_DPHY_2_data_n_io[3]),
	.DP0(MIPI_DPHY_2_data_p_io[0]),
	.DP1(MIPI_DPHY_2_data_p_io[1]),
	.DP2(MIPI_DPHY_2_data_p_io[2]),
	.DP3(MIPI_DPHY_2_data_p_io[3]),
	.LOCK(ready_o),
	.PDDPHY(GND),
	.PDPLL(GND),
	.SCCLKIN(VCC),
	.UDIR(un1_u_DPHY_CIL_tx_43),
	.UED0THEN(VCC),
	.UERCLP0(un1_u_DPHY_CIL_tx_116),
	.UERCLP1(un1_u_DPHY_CIL_tx_117),
	.UERCTRL(un1_u_DPHY_CIL_tx_118),
	.UERE(un1_u_DPHY_CIL_tx_47),
	.UERSTHS(un1_u_DPHY_CIL_tx_76),
	.UERSSHS(un1_u_DPHY_CIL_tx_77),
	.UERSE(un1_u_DPHY_CIL_tx_78),
	.UFRXMODE(GND),
	.UTXMDTX(GND),
	.URXACTHS(un1_u_DPHY_CIL_tx_123),
	.URXCKE(un1_u_DPHY_CIL_tx),
	.URXCKINE(GND),
	.URXDE(un1_u_DPHY_CIL_tx_1[7:0]),
	.URXDHS(un1_u_DPHY_CIL_tx_2[15:0]),
	.URXLPDTE(un1_u_DPHY_CIL_tx_127),
	.URXSKCHS(un1_u_DPHY_CIL_tx_34),
	.URXDRX(un1_u_DPHY_CIL_tx_30),
	.URXSHS(un1_u_DPHY_CIL_tx_31[3:0]),
	.URE0D3DP(un1_u_DPHY_CIL_tx_32),
	.URE1D3DN(un1_u_DPHY_CIL_tx_29),
	.URE2CKDP(un1_u_DPHY_CIL_tx_33),
	.URE3CKDN(un1_u_DPHY_CIL_tx_54),
	.URXULPSE(un1_u_DPHY_CIL_tx_55),
	.URXVDE(un1_u_DPHY_CIL_tx_56),
	.URXVDHS(un1_u_DPHY_CIL_tx_57[3:0]),
	.USSTT(data_lane_ss_w[0]),
	.UTDIS(GND),
	.UTXCKE(GND),
	.UDE0D0TN(GND),
	.UDE1D1TN(GND),
	.UDE2D2TN(GND),
	.UDE3D3TN(GND),
	.UDE4CKTN(GND),
	.UDE5D0RN(GND),
	.UDE6D1RN(GND),
	.UDE7D2RN(GND),
	.UTXDHS({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.UTXENER(GND),
	.UTXRRS(un1_u_DPHY_CIL_tx_59),
	.UTXRYP(hs_tx_cil_ready_w[0]),
	.UTXRYSK(un1_u_DPHY_CIL_tx_61),
	.UTXRD0EN(GND),
	.UTRD0SEN(GND),
	.UTXSKD0N(GND),
	.UTXTGE0(GND),
	.UTXTGE1(GND),
	.UTXTGE2(GND),
	.UTXTGE3(GND),
	.UTXULPSE(GND),
	.UTXUPSEX(GND),
	.UTXVDE(GND),
	.UTXWVDHS({GND, GND, GND, VCC}),
	.UUSAN(un1_u_DPHY_CIL_tx_62),
	.U1DIR(un1_u_DPHY_CIL_tx_63),
	.U1ENTHEN(VCC),
	.U1ERCLP0(un1_u_DPHY_CIL_tx_64),
	.U1ERCLP1(un1_u_DPHY_CIL_tx_65),
	.U1ERCTRL(un1_u_DPHY_CIL_tx_26),
	.U1ERE(un1_u_DPHY_CIL_tx_27),
	.U1ERSTHS(un1_u_DPHY_CIL_tx_28),
	.U1ERSSHS(un1_u_DPHY_CIL_tx_110),
	.U1ERSE(un1_u_DPHY_CIL_tx_113),
	.U1FRXMD(GND),
	.U1FTXST(GND),
	.U1RXATHS(un1_u_DPHY_CIL_tx_111),
	.U1RXCKE(un1_u_DPHY_CIL_tx_112),
	.U1RXDE(un1_u_DPHY_CIL_tx_109[7:0]),
	.U1RXDHS(un1_u_DPHY_CIL_tx_114[15:0]),
	.U1RXDTE(un1_u_DPHY_CIL_tx_3),
	.U1RXSKS(un1_u_DPHY_CIL_tx_120),
	.U1RXSK(un1_u_DPHY_CIL_tx_121),
	.U1RXSHS(un1_u_DPHY_CIL_tx_122[3:0]),
	.U1RE0D(un1_u_DPHY_CIL_tx_7),
	.U1RE1CN(un1_u_DPHY_CIL_tx_40),
	.U1RE2D(un1_u_DPHY_CIL_tx_41),
	.U1RE3N(un1_u_DPHY_CIL_tx_42),
	.U1RXUPSE(un1_u_DPHY_CIL_tx_115),
	.U1RXVDE(un1_u_DPHY_CIL_tx_4),
	.U1RXVDHS(un1_u_DPHY_CIL_tx_5[3:0]),
	.U1SSTT(data_lane_ss_w[1]),
	.U1TDIS(GND),
	.U1TREQ(GND),
	.U1TDE0D3(GND),
	.U1TDE1CK(GND),
	.U1TDE2D0(GND),
	.U1TDE3D1(GND),
	.U1TDE4D2(GND),
	.U1TDE5D3(GND),
	.U1TDE6(GND),
	.U1TDE7(GND),
	.U1TXDHS({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.U1TXLPD(GND),
	.U1TXRYE(un1_u_DPHY_CIL_tx_119),
	.U1TXRY(hs_tx_cil_ready_w[1]),
	.U1TXRYSK(un1_u_DPHY_CIL_tx_13),
	.U1TXREQ(GND),
	.U1TXREQH(GND),
	.U1TXSK(GND),
	.U1TXTGE0(GND),
	.U1TXTGE1(GND),
	.U1TXTGE2(GND),
	.U1TXTGE3(GND),
	.U1TXUPSE(GND),
	.U1TXUPSX(GND),
	.U1TXVDE(GND),
	.U1TXWVHS({GND, GND, GND, VCC}),
	.U1USAN(un1_u_DPHY_CIL_tx_10),
	.U2DIR(un1_u_DPHY_CIL_tx_11),
	.U2END2(VCC),
	.U2ERCLP0(un1_u_DPHY_CIL_tx_9),
	.U2ERCLP1(un1_u_DPHY_CIL_tx_12),
	.U2ERCTRL(un1_u_DPHY_CIL_tx_94),
	.U2ERE(un1_u_DPHY_CIL_tx_95),
	.U2ERSTHS(un1_u_DPHY_CIL_tx_96),
	.U2ERSSHS(un1_u_DPHY_CIL_tx_97),
	.U2ERSE(un1_u_DPHY_CIL_tx_58),
	.U2FRXMD(GND),
	.U2FTXST(GND),
	.U2RXACHS(un1_u_DPHY_CIL_tx_99),
	.U2RXCKE(un1_u_DPHY_CIL_tx_60),
	.U2RXDE(un1_u_DPHY_CIL_tx_101[7:0]),
	.U2RXDHS(un1_u_DPHY_CIL_tx_102[15:0]),
	.U2RPDTE(un1_u_DPHY_CIL_tx_103),
	.U2RXSK(un1_u_DPHY_CIL_tx_104),
	.U2RXSKC(un1_u_DPHY_CIL_tx_105),
	.U2RXSHS(un1_u_DPHY_CIL_tx_66[3:0]),
	.U2RE0D2(un1_u_DPHY_CIL_tx_67),
	.U2RE1D2(un1_u_DPHY_CIL_tx_68),
	.U2RE2D3(un1_u_DPHY_CIL_tx_129),
	.U2RE3D3(un1_u_DPHY_CIL_tx_133),
	.U2RXUPSE(un1_u_DPHY_CIL_tx_130),
	.U2RXVDE(un1_u_DPHY_CIL_tx_131),
	.U2RXVDHS(un1_u_DPHY_CIL_tx_132[3:0]),
	.U2SSTT(data_lane_ss_w[2]),
	.U2TDIS(GND),
	.U2TREQ(GND),
	.U2TDE0D0(GND),
	.U2TDE1D1(GND),
	.U2TDE2D2(GND),
	.U2TDE3D3(GND),
	.U2TDE4CK(GND),
	.U2TDE5D0(GND),
	.U2TDE6D1(GND),
	.U2TDE7D2(GND),
	.U2TXDHS({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.U2TPDTE(GND),
	.U2TXRYE(un1_u_DPHY_CIL_tx_35),
	.U2TXRYH(hs_tx_cil_ready_w[2]),
	.U2TXRYSK(un1_u_DPHY_CIL_tx_125),
	.U2TXREQ(GND),
	.U2TXREQH(GND),
	.U2TXSKC(GND),
	.U2TXTGE0(GND),
	.U2TXTGE1(GND),
	.U2TXTGE2(GND),
	.U2TXTGE3(GND),
	.U2TXUPSE(GND),
	.U2TXUPSX(GND),
	.U2TXVDE(GND),
	.U2TXWVHS({GND, GND, GND, VCC}),
	.U2USAN(un1_u_DPHY_CIL_tx_126),
	.U3DIR(un1_u_DPHY_CIL_tx_39),
	.U3END3(VCC),
	.U3ERCLP0(un1_u_DPHY_CIL_tx_80),
	.U3ERCLP1(un1_u_DPHY_CIL_tx_81),
	.U3ERCTRL(un1_u_DPHY_CIL_tx_82),
	.U3ERE(un1_u_DPHY_CIL_tx_75),
	.U3ERSTHS(un1_u_DPHY_CIL_tx_44),
	.U3ERSSHS(un1_u_DPHY_CIL_tx_91),
	.U3ERSE(un1_u_DPHY_CIL_tx_6),
	.U3FRXMD(GND),
	.U3FTXST(GND),
	.U3RXATHS(un1_u_DPHY_CIL_tx_88),
	.U3RXCKE(un1_u_DPHY_CIL_tx_8),
	.U3RXDE(un1_u_DPHY_CIL_tx_124[7:0]),
	.U3RXDHS(un1_u_DPHY_CIL_tx_50[15:0]),
	.U3RPDTE(un1_u_DPHY_CIL_tx_79),
	.U3RXSK(un1_u_DPHY_CIL_tx_49),
	.U3RXSKC(un1_u_DPHY_CIL_tx_84),
	.U3RXSHS(un1_u_DPHY_CIL_tx_85[3:0]),
	.U3RE0CK(un1_u_DPHY_CIL_tx_86),
	.U3RE1CK(un1_u_DPHY_CIL_tx_52),
	.U3RE2(un1_u_DPHY_CIL_tx_45),
	.U3RE3(un1_u_DPHY_CIL_tx_98),
	.U3RXUPSE(un1_u_DPHY_CIL_tx_46),
	.U3RXVDE(un1_u_DPHY_CIL_tx_100),
	.U3RXVDHS(un1_u_DPHY_CIL_tx_48[3:0]),
	.U3SSTT(data_lane_ss_w[3]),
	.U3TDISD2(GND),
	.U3TREQD2(GND),
	.U3TDE0D3(GND),
	.U3TDE1D0(GND),
	.U3TDE2D1(GND),
	.U3TDE3D2(GND),
	.U3TDE4D3(GND),
	.U3TDE5CK(GND),
	.U3TDE6(GND),
	.U3TDE7(GND),
	.U3TXDHS({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.U3TXLPDT(GND),
	.U3TXRY(un1_u_DPHY_CIL_tx_51),
	.U3TXRYHS(hs_tx_cil_ready_w[3]),
	.U3TXRYSK(un1_u_DPHY_CIL_tx_53),
	.U3TXREQ(GND),
	.U3TXREQH(GND),
	.U3TXSKC(GND),
	.U3TXTGE0(GND),
	.U3TXTGE1(GND),
	.U3TXTGE2(GND),
	.U3TXTGE3(GND),
	.U3TXULPS(GND),
	.U3TXUPSX(GND),
	.U3TXVD3(GND),
	.U3TXWVHS({GND, GND, GND, VCC}),
	.U3USAN(un1_u_DPHY_CIL_tx_106),
	.UCENCK(VCC),
	.UCRXCKAT(un1_u_DPHY_CIL_tx_107),
	.UCRXUCKN(un1_u_DPHY_CIL_tx_108),
	.UCSSTT(un1_u_DPHY_CIL_tx_89),
	.UCTXREQH(GND),
	.UCTXUPSC(GND),
	.UCTXUPSX(GND),
	.UCUSAN(un1_u_DPHY_CIL_tx_93),
	.LTSTEN(GND),
	.LTSTLANE({GND, GND}),
	.URWDCKHS(un1_u_DPHY_CIL_tx_90),
	.UTRNREQ(GND),
	.UTWDCKHS(clk_byte_o),
	.UCRXWCHS(un1_u_DPHY_CIL_tx_92),
	.CLKLBACT(un1_u_DPHY_CIL_tx_128)
);
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .GSR = "ENABLED";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .AUTO_PD_EN = "POWERED_UP";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .CFG_NUM_LANES = "FOUR_LANES";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .CM = "0b11010101";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .CN = "0b11111";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .CO = "0b010";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .CONT_CLK_MODE = "ENABLED";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .DESKEW_EN = "DISABLED";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .DSI_CSI = "DSI_APP";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .EN_CIL = "CIL_ENABLED";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .HSEL = "DISABLED";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .LANE0_SEL = "LANE_0";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .LOCK_BYP = "GATE_TXBYTECLKHS";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .MASTER_SLAVE = "MASTER";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .PLLCLKBYPASS = "REGISTERED";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .RSEL = "0b01";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .RXCDRP = "0b00";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .RXDATAWIDTHHS = "0b01";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .RXLPRP = "0b000";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .TEST_ENBL = "0b000000";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .TEST_PATTERN = "0b00000000000000000000000000000000";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .TST = "0b1001";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .TXDATAWIDTHHS = "0b00";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .U_PRG_HS_PREPARE = "0b01";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .U_PRG_HS_TRAIL = "0b000001";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .U_PRG_HS_ZERO = "0b000001";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .U_PRG_RXHS_SETTLE = "0b000001";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .UC_PRG_HS_PREPARE = "1P0_TXCLKESC";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .UC_PRG_HS_TRAIL = "0b00001";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .UC_PRG_HS_ZERO = "0b0000001";
defparam \HARD_IP.genblk1.u_DPHY_CIL_tx .UC_PRG_RXHS_SETTLE = "0b000001";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 */

module MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 (
  MIPI_DPHY_2_data_n_io,
  MIPI_DPHY_2_data_p_io,
  PLL_1_clkop_o,
  MIPI_DPHY_2_clk_n_io,
  MIPI_DPHY_2_clk_p_io
)
;
inout [3:0] MIPI_DPHY_2_data_n_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_2_data_p_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
inout MIPI_DPHY_2_clk_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_p_io /* synthesis syn_tristate = 1 */ ;
wire PLL_1_clkop_o ;
wire MIPI_DPHY_2_clk_n_io ;
wire MIPI_DPHY_2_clk_p_io ;
wire GND ;
wire VCC ;
// @48:5659
  MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx_Z8_layer0 \TRANSMITTER.lscc_mipi_wrapper_tx  (
	.MIPI_DPHY_2_data_p_io(MIPI_DPHY_2_data_p_io[3:0]),
	.MIPI_DPHY_2_data_n_io(MIPI_DPHY_2_data_n_io[3:0]),
	.MIPI_DPHY_2_clk_p_io(MIPI_DPHY_2_clk_p_io),
	.MIPI_DPHY_2_clk_n_io(MIPI_DPHY_2_clk_n_io),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 */

module MIPI_DPHY_2 (
  MIPI_DPHY_2_data_p_io,
  MIPI_DPHY_2_data_n_io,
  MIPI_DPHY_2_clk_p_io,
  MIPI_DPHY_2_clk_n_io,
  PLL_1_clkop_o
)
;
inout [3:0] MIPI_DPHY_2_data_p_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_2_data_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_p_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_n_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
wire MIPI_DPHY_2_clk_p_io ;
wire MIPI_DPHY_2_clk_n_io ;
wire PLL_1_clkop_o ;
wire GND ;
wire VCC ;
// @48:184
  MIPI_DPHY_2_ipgen_lscc_mipi_dphy_Z7_layer0 lscc_mipi_dphy_inst (
	.MIPI_DPHY_2_data_n_io(MIPI_DPHY_2_data_n_io[3:0]),
	.MIPI_DPHY_2_data_p_io(MIPI_DPHY_2_data_p_io[3:0]),
	.PLL_1_clkop_o(PLL_1_clkop_o),
	.MIPI_DPHY_2_clk_n_io(MIPI_DPHY_2_clk_n_io),
	.MIPI_DPHY_2_clk_p_io(MIPI_DPHY_2_clk_p_io)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* MIPI_DPHY_2 */

`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Synplicity"
`pragma protect key_keyname="SYNP15_1"
`pragma protect key_method="rsa"
`pragma protect key_block
0IQ9ET8DpNFyv7fA/xsNBVhsjLblJTTyC9wb3VKe3ZXGR6i67EepHA/sUArtTIBT
ktNgS3UfGTnIwQc1XDQIe1vafdjKiNjFulqDNXZLbIdxSYpae7aR4lx9huddppZl
Ql0vC8d5hfGIIJmDYNWVxxgslpmoetICrM7yxWomQB2oP3M77xvRqZJPQlOpCpCh
MLdjyemvQuUGiZkg1EYqzN21bzuVOUp9SCgJnUqW6orqtkFtXZdP2eGztIV8krLl
oRdQTI58DwjLOtqbnp+4Ed9MHcEepNmtKxBT6lNbv8vjOtzBgG2Nk1JIEn97AiO3
p8tq4Msk26r/qgpEqoNAJA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Synplicity"
`pragma protect key_keyname="SYNP05_001"
`pragma protect key_method="rsa"
`pragma protect key_block
a85UEzm52mIFnb/DgEULfgUyewTnoB67vF4fluiTwghtejaqEEDczNECFq7xFMgS
XjxDa9mOrBrWUpxE6C8VjNZkB1cZg8w9vggd44TzU8G+KyLWIlDBwKYc2+FNLGrw
4qLQ0R3GnfSwrMmTQIoMU6AtJKTRO26iJYavLje7S6FfZbvkrJFMAxP3H7TzAPRw
ZG0hgsulRH+qNZubOdNS7XXTXxAHCH7XqvkRzl3yvIn8fUwr1i+ZAforC+ulf04K
IB4YdoKPqzTz2XduChTuTrVClUKUPxAH0tPErtJY4LfhQ2YZazULR1yjqJHRs82+
4faFp0C+X5BYNyBRpHhAwA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
VQD6OWWRvC8wnN5aDjvknTcEvJ0JUAUwtBLNoy/fy8eTER2kEmpNJsn6dJI5Z5MH
dWOEibzd/SkZP+5U1yoX9RiYxsmoodaIqzkrhBAMpxAeFYNgKgNHRREqjjqG6ytY
8EwzzvaPOky1kwV7pgxyJvxbnKY58cvFmEd2horNCfVS86NIACMjTdaBSXzbnLop
4IKAsZF+NnsgI/phYFa6yYvC0d3Tk1lXAOP+dMZ0eumzl/uq+Km50A8W139KDJdR
aL6KdTIoeAN/kOks0qUexeW1a11u4OixIRtu/v2ysOlG2OA7UsKSkXYbvwQ1hDb0
La6wv+nGkLTw5hWVL8V68w==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
iHx/bssSgWZK1BgRBWgdv9qyjV+vuLMAC+oNH+HOor5ZrxqDWotgsBK3+QPZcH/7
R7atpC1foxbUJ38KPM49FpcNPXbmgCq9PnxPspXlprnqadDCuEe9kNe0Tjnr0pkL
VKDhDZz54lXVIZMDE7YX4w3oqXF7lRJtxlMeEHBafW8=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
Ltaf3udVTyyNqjcX0D18cVMFd7gaW/SAFJK2qEVAuPe0KvUlT6hlelcF5uTQA4XU
MbBKGgtTl2d7onexTeNszN3qnarBpMZkZuPgiRzWlgm3u/vPWdJ2w9GKsLi/YVnP
MbHboITb+mMMZV3Z+n9scixcmPcTMYV7k6PQrmv9RZHLXjbjulL9udkdHG8kF5Ms
Wh8C2IZaZQ1NHS1ojETnLASzlkwnymI1hJEhCe/P3sMswukjnUgNBM6cFao5vYTf
mxeS+ZLgMUrBmDcIli/Gj+1DnTEtF/g/4sdvA3JAMUWZzjqKP4pg6Nlff8d3zY0Y
+BAshTTH8zOqZLNT9W83xg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
mXTAeOI3tvRdpdsKE4jxVc0bW217FnZZxGRD0toIuu0LcklRyr7H0Rw3WhIgveeF
yCkRsxbQABjYXEnuNxKoeCK0f19QdaP9TmeiAgrpq/w01NdXwaapBWt7Cs5mIJid
q93DHW5gfC6539kM2tS8eSj6AlfUUENXsH3fnkXy9OnG9lF8t1i6pGURd5oDHxpz
IdNGZ1k/LTxNY2uVZF53SZkdZ7zCtNfr4m3HNkWcpoRUZMyxhTy9OncPExZgneMI
74TunHPovImSQmSUPEggy12XsQZy0eChdwib+brtNuulm1YjYC0F3lTE2v2XtaZI
Slb3yTPw/KR6KFx8p1ljjQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
V09EDyHNhBw4v7B2MDrK7k5ZTGhP2wjFIM/d3LQ9QTCI9gv96oHiEBbOj8Fmobab
rBNETpirqel6XYBNfnCy5/aqu2PVXJBigmECc21zxdpxk4o9grA3Irmmj7RxfF3K
MhXmMXtq7rO8pZU1bVYJdXlqmx+gZQRMXqRit8uAW3QqEALm+SeU2oT19E6g7mGb
WEVj6oHSvwJyp/UrFDqyzp4qlB6OxZmKhx9pCl40Vsm4FzGUD98XTErvQFOFXZ7i
3MiLjy9sJdobbZC0kv+JHJzAlcMrgm4DD6fyd0VZDlpemQ9c2VEks/Td8z3X7098
PUaF2yoyFTykPcazpv/TQw==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
k+Sy7ZpCnwFifWltn1Xs5RBEwm2/M18X8HP1tfYyvMLA/OOIocQbDzwBYl8r6rqw
gWWvARnGpr0CjEJEi9k8m/3fQu2ta+C7VoRSXkQkXPBhyBFEof3dGsneuNjUj8yC
ExKA/LRtzN3B+VhdPjrWtkLWXaCkNIYwQ52uRdXokuG42GE4pOxEqdl4IeluNf/l
AoUGX5JE2TmacLn6Kwlm56KwciIaAo3TSND43dxuEdv0RmlDhMGeddWF3BnA6Ecd
d1y+QE5LEJ/VBZ5KkapJatHdy0K434pyB0R2KNcQZyuVLWORjVllm+RDjRrZUazi
D4a+t1fAoJwXRJvz9YMgwwd1rAdkhtJjt1Ok+a74tbLrSeRvP8eqZxiexo9ZvlkL
0/jWCqgz8X9y6WWDlC8907RSC3caJygpE8aKKjMSvMwpgpXP4n2MuBhkHMApcgqN
LfH3WE/uSyyZf6XayG2deXo9Vt4UTJZ5YP9EP7gO6fpQQk2ouVCYbXX06MmF2R8a

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=3680)
`pragma protect data_block
xj746jsNFwKWR3J/eNcPjLmlAp6OEHirqNsz5z8a8Ef1OjAik1GbWdndwRNXFdWM
07akknBV0hEicA8H1fC8O4p39QWDyjv9bOVMtKbhTQzc/ysbpiOD+wfirIhLs4FF
lDKUOKpV4Zy58Pgi8M1Cy29PmDXNr5rqQ6hCwkqfmsjf1dKJThgf3wtyr/Ambr6m
MFeiOXcM/PnrE2laa+Z+nmrfnVJdXP7DCg+ZzUgbCseD6jnO1ma14VEVSjt5w5jz
qgr6rytGtpqdYErwMWSP2mvnPAvxlM739na9rgj0lG8oTiRX2VIr+HQZi2LiPlna
MzvR8fDzRFlpZrff258v6uLRgjKg88wiQq656AHNAUAvvEaOi39hdIw42DiWnkag
h2mF/bM0SVDbYvZIPfcAQEFWnah86L8Vty2g+1GPXJ2HDsBzDtEvAzjexD1fwU3k
fvrK29I73gWZLeyafKSVRdXcqnCA4oxoVBX6V2rhwqAhdIaTu/BNvcEdNkPLVBGM
6xCo0VsLK63UTri8TJd/zNmrS/Kym6ifyYtxp9NBD7sxM1zg1wgL29oBUIxTsU/3
5pOksJ/SkIwLYCLQ3g/YAAAMNipVHtyZVkXsQrBDtUIDhaYXf+C4cmNrZqT7pxLf
E4aDMhpr9eblNunNrx8QSy9w5bBDrMHy93Xdp4xyv6Z3+EsuNgxvt08IVR18mN8z
QAu6om0FhQyiYKHuN5EaXGslFrqiDucdsY8tGAiIUf6FzpKtsoziW0fBFJ+KaYS+
tGYHIRckaFtUw8IGN9KciZllYG+LAOAdHsS1HUWJL8ccpf55de9caCjgPfxZFyxs
vJQkXKMCZ6lHn3LdcPrBTfeMHpdj2CGcT6nMvouXPuFItwL+cfAWKcZNEU5ptWuX
yTqROtIV6nMUqFhdSufQDrYgEcCz3OEjuyAdfBVdrGja69AynJtQXbkM7da1hzai
k0nYWfCZUhcTtV9N+wKZHw0kec3/vej24DX/dc/RY2VH8HGqXQ968Ek0lKzmXeix
EjGaX0Jrr8xjbicAofG9fUFcstyNTiqw2jXG6mBTGfuoZepInWI49aEwNr50h9f1
eW2sY9Fyl5mazlMXLPSJduhVrkwUFxgS8T59iWla0s4ugSGStpJDn+LeBpeArjiq
TqLKgsxTwjm6nsW4rRBGO0lj4TJq7qK+3MD4dttofvArnn4JiE7YYJVVpWmf3MCJ
dnz0u/H+XT02JvqcRkQ0nGmLISrjLim0qhquSmCP8S+m5EjIqk6M+xcsflzIHKcX
zTTtYbDj2pQJRiXv2MGsrb+qHIS/49JAckR0gYjZTQCyAqDrqCNB/dappiZPDEdi
2BI1IDQpdVUgdX74K3/N0OoQNecRfUp1/ggufVfm79+wENcTbGV5lUUuFwGatVJe
jhX9DM4nlG/zTEjOFGROwk+pRAtr0lb26E6lj1X6Qjxthwk3+VlDfmakwsUP6e9R
VzQoOyhA+akJ29PO/K8qwUE0emLzWar3VwMI93QajHN8vw0qL5Z6Gui1n32Vi95P
Cgpotp3FbcyebQWFlhIjI5gflN2j/h2WhILi6H45L4LRzM3zNzWj/7HwGuam4cZe
o5TUsTOHl6RkQ8ifYWNdLBrCCNMlGXijO6/QnVqTmSiZEXq6eixev7r4jqg0e6fp
EZn2PeGfUkIlTsUYPyjfP1aJ9/AdHZDGxb+MWCIkXFdaOhEvW9FCDiMMNNYKAIut
u8PwuRiHerIMvJnkMDOq0niMvOxco4eviZMZecuOxl9OyVxP1sWm0mzdWzKopJuQ
NTSS+wsMFk4v5TQa+VYBW4jcOOsqLFA4cf7neRSlR8wxw2o+EfdYuUKIKka0cVHg
SZRmaiY+q/Qm0j/xOxUAc53DG0AhZNLIiVIMMohcL8JVOYBctFq7BttfCeJl6G8m
IR7FIE49gDHSV/ku61NLRbvg694TaWBLHYupgeUSapWrpWRE8HLO6dCxiY9uKh3k
6Ujh45+pE6dlTkaqjlLpsIJ8pU/ib3R5+u7K8Q/tXq+eZbmJmo5z33xvU3efIFt3
Dpm/RZel1OcqfnfTLJynCftyqRNB+UaApzFWd3iQcfcpQYEwtycu2CEZpsbwXZkt
VN2pk5oINV3Sap1BxyMoPTqvkfq/Gn3FqUo6Gb+Y0CaQyjwul9+L2WnzEAWq11S2
1akseVF5YgcaVyaA074si1eCG1K/H580J2hArqJ8ciyjCCg+qnXWq/p7V/BPS8m9
7Dtun7arZAqlABTIqSAmFJURL+pPIejeWzxNaSGyUlgPWbNo8886+6Bxkl7MLjb6
sE5z0wx6ufVU3I0SdafZwBkUpRj8PBacsNJfXpQSxAgCYQ+sxv7FiImMQXDHXOEt
iJkdLpWur4ZnBQTiTy5C3jT3+Uz9GOLDfLoMp5N5gFGL78sz1lDmXA1tKOuvVY0N
oDl63stwdXZGW3PSBnQqG9XYSCVmzK+GBCYN4aDBu0S5EMVmdyZtpA1cvOlXtT9j
3s1OA/icUXXKz9t//HcebjnPUOFmn1lY+erv5HtDhdsfkYEc73V5uXxChLvzqWEY
Y0/f0HJJ567ILOVqxUSOqhb5bVztWGXGULFz5GN9vu2nREx52BC3WTnYvQWPK8dR
UgjupsanrpUqCtwa6e094bIGNnmGZOgm/sVNvQX4dwo59ihh7dRDBGFX/T6v1uuy
GgmgY7FNAGGfnHYQluijCFUnjgcyS7ERDx8G6dPzUxd0Ininr5sj9oIryc7nMyZl
exEV/XJBvvgnTb+n1wfoVLvwgD/jNMiXYuRbVJHpW4I7XjH8O6i0ukzB0weNvTfL
rUDeh5RpssQOk42PSdoRr3eNdLH8xRm6qsYfktacIfz0ROmJCaY0sGHmeDDOvLOw
xo9wAKb9O9v7cS9bfhSWItdsrv3BHO43BXmiuLjPgWyGMAEEMmur2BWelTGb4VUU
zlSjvAvAvzMAX6oq3JvGjneGqIQ+8WERi42R/uLZZ/VE4Q/FNrcWDaEbMEFB0Pi0
kSavL0Cd0VU6cqa9BhURacXJkrYpilK0xwTC0iEux/q+BEblMrKGU3Zfpv7iLbsX
Jp65WxXuANWT0HZquky/SFNBzzgcBTcMg0w3zXYsv57TyaKAsgh9wjXpjQ+h+9aS
QrNLm3kEh0Il2crXArLKjkrjQg6MwJ9aKfkjXy9x8IemCdVezM2fXCwVQlig5gld
E74jnhwWWdkgK3axiRCDSE9hKGv3rPlP59jr4aHht7vJqYbfIYU4OssVZXIy94Ke
sbkP1ig5fbjqrxi+9x/ImraNxQdgf2SZiWVKFdiTQr7tuYJEjDOVR/gvCJPFF1yK
e1FJkyYDUP5sG6IBQetKODTj/y2XxGGgKeF/l7MIznWwWTNGBiJNkTsZ4xi+bcEe
+yb7hP4AMtZQboeczs/6cqSBuYtpg8XbDeVFPocF3niHW4FD8vpZ4hqbRGLQRTlT
H4QkLE9dWIKXd6b4qqr5jcUKSYRpbN5Bs9l9sstsboRgWn6qpv2M0HNFG9HpHr0y
WJRNynOwi+OSJEaTjrCNHBEXGs8rXkI9BXSEHLv2TlSHAt6iDjrtrkKLStFPiImi
U3EXdvqQJwBn3Vv2okvmcSu10USdhkyjLS1Eh8w5KOBq0zTY8I3ZpzHniulCux81
3+pPs+eHGt4qOBlgwLKGv1o6KPsNIFejcOtf6yX/zxyC2kAS7nPGEPdguRK4ejEG
XoyXSQrB+0c44UrsjMLpep7+qJyJm096jdCP4yNqvE3KATatUS0G7WNnhdpJyirO
Yjwg7bv6Xv3MH5k0/YI3Q7+aUQagesOf7FPPBP0mgltOVi+SltwhmqvL2RShFqbd
p6qNYhY7h3DdwcqwEtHXlg60CEG7MPi1XFZGYRscAxpaTIdOQhDnFFY0TsXgx4BA
uv1pPmYbhHem1li++l9ji1xlZbjlzXCqMWHBkyXc24kjcNMhgsoYNQRhyAVDvHCY
/Uc8xfsr1LTGumDnWpOG6ooXx+b7zJGkw+N8Ob3htaHNOomx8yo7NYG4VoOO0QIc
PKnX2fYLU+blYpbVoYLsrHLG72b3N31OBt8JKHv+Ngu4ma7ued4NnrR3cf7ezJ+l
fwGlTQ6qLYJvlUZ6HzAL3MuPhoZFRTh6YYdJ62QuZ1jnD8cmHM/kDjf7HpW8Kd1S
qU6H3NC3h3oTd0F/jk18t59u7G8U4rKsbMZeS1UGDXXHTkEYcgul2D9tQCqdumfJ
xSaHAj7Cy54+vQ+WgccLw7hhrq2uO7mPT9+DsJ0vxRx9JjzJ4WYDSB9I41cA7Kcr
LthfsL3vja3MouZLMJQ/y6Ic3UAxd29Z7kxcqtMEmynrHb8y8r12kdgGJ8qjIJnd
vpEN/smDFCQIm3iOCXVn9axVrIzGZ6OIQ9F/LaEHXbod3/691b0F+iA+coCpBpym
mpIHyeThqO0TYl2yUOUgC5uo0J/UIQsdh3FBo53bjdpoWwadcXQUWobD211aFY1t
e3atyTsXRzxHmzQZd2T5WSIJtqhuvNvLTJLdlRPwqdhiWacTMWQvLCodFH306FY7
as68zqfK3I4kxENlnYiIiK3dICCuXRo52pue0ZXE1yZmJ+fE7Kh3uBXZqugLORVT
YMlBs1h6GXs7+ausBbnOrRhTSZvFmEPJYgHtmY0x+5N8DPaBeoDcweIlCaMFOF7O
S9PA1MGHrW3j2NXJVECDafBL5Uh52fockxwp0zEHMFxhPpgNH0h2Zsd7WXx2NaSi
woC+DVn70Mgz7aJGfXtgvp132QJju/gUZ3NuDd4/4/tdctdhLrP67v3PXIeisP/t
AMMgNQXEx6U9sVcNehUySwlvAZK0zYGq4AJmtc8Vs2USacNrQA/TKBaWwo0GKmVF
wcFnsMxNGmZ3BZyKmSE0AQPzz8p7HLC5yI2iArZInXA=
`pragma protect end_protected
module I2C_DPHY_1 (
  I2C_DPHY_1_sda_io,
  I2C_DPHY_1_scl_io,
  PLL_1_clkop_o
)
;
inout I2C_DPHY_1_sda_io /* synthesis syn_tristate = 1 */ ;
inout I2C_DPHY_1_scl_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
wire I2C_DPHY_1_sda_io ;
wire I2C_DPHY_1_scl_io ;
wire PLL_1_clkop_o ;
wire [7:0] lmmi_rdata_o;
wire [31:0] apb_prdata_o;
wire GND ;
wire lmmi_rdata_valid_o ;
wire lmmi_ready_o ;
wire int_o ;
wire apb_pready_o ;
wire apb_pslverr_o ;
wire VCC ;
// @50:42
  I2C_DPHY_1_ipgen_lscc_i2c_master_Z21_layer0 lscc_i2c_master_inst (
	.clk_i(PLL_1_clkop_o),
	.rst_n_i(GND),
	.lmmi_wdata_i({GND, GND, GND, GND, GND, GND, GND, GND}),
	.lmmi_rdata_o(lmmi_rdata_o[7:0]),
	.lmmi_rdata_valid_o(lmmi_rdata_valid_o),
	.lmmi_ready_o(lmmi_ready_o),
	.lmmi_wr_rdn_i(GND),
	.lmmi_offset_i({GND, GND, GND, GND}),
	.lmmi_request_i(GND),
	.int_o(int_o),
	.scl_io(I2C_DPHY_1_scl_io),
	.sda_io(I2C_DPHY_1_sda_io),
	.apb_penable_i(GND),
	.apb_psel_i(GND),
	.apb_pwrite_i(GND),
	.apb_paddr_i({GND, GND, GND, GND, GND, GND}),
	.apb_pwdata_i({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.apb_pready_o(apb_pready_o),
	.apb_pslverr_o(apb_pslverr_o),
	.apb_prdata_o(apb_prdata_o[31:0])
);
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* I2C_DPHY_1 */

`pragma protect begin_protected

`pragma protect version=1
`pragma protect author="Lattice Semiconductor Corporation"
`pragma protect author_info="Lattice Semiconductor Corporation"
`pragma protect encrypt_agent="Radiant encrypt_hdl"
`pragma protect encrypt_agent_info="Radiant encrypt_hdl Version 1.0"

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Synplicity"
`pragma protect key_keyname="SYNP15_1"
`pragma protect key_method="rsa"
`pragma protect key_block
aBJKmleg3sOuxGTSTHmYGtDi862aHisdYtWa8OXKTJU+QU3l0UgOjAGT2IcNwrae
ncwe/uR+2yLjU0TNgeKYnhVO002bBnUDCOzHhSc3UjeEYaEnl9XKao85Z4V8kVIP
K+41BzLCJwAeN+ghumbd2c6JtvFMyJJLrRHgNIz41588wSeeLnLowPCiYGLGYAeS
1p898wYiFXiVlpSF90g3sAYidBSl+gVvoBiAex7S2FZGYPsOzzXRH7MzPmNxM705
t46Mq+pFcXpk9DF7Ucvi1P9vWWi+GNcKwuKhNE7IA1C5v2d/lAg90zHxR+mG/LtP
2wM25FbxQKzstTFbigIwMg==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Synplicity"
`pragma protect key_keyname="SYNP05_001"
`pragma protect key_method="rsa"
`pragma protect key_block
hzGmuWKs69KB4JvsI7WxgzyCZIX9c2dBTVRXzVtL8ttese7yG+ldpg08VM8N2Jqo
GFfAtvPzQPpcA8xnl0MsMqxEUPhLwmoYUiRF97NdZ7ifZptXtpupaqXJ4Q7Myf5l
/QBUg50ivHjz5hYd7/TqNkg6TGGqh7foLqJDEVGsynnntJKw3fym1Ke5iZEtX3/H
3YNiwNAIGYM0E+DGeXjco1GwZPNF2ZSvaLyPt4nomBAyXg2SQkmnCMFaNF0WcKKd
dKS1TEJ4hI1UgmZM0uVE8PF6KlSJDhx16S4Xjdr6himdiKkvKrDfkxOCcll3cDtu
+klBp+xeERaXEDUOR7gK3g==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
HRETOqlsyqhXjtpgc2+77JekcWzQlBT3qLPprKuAGpt7Rg4wSlDxjfvLAQTj+9Yo
xCkd7hVhliqPLEd8//op1NberAR2z0kHzE24Y+C19moQ0N2gHNJtyToKAkecZpMa
P+awTdxqloJ0P1Ze9GXJX/stg1zN5U+68IHUKNWw5g2Y/4ImtSZ8s737YHozfrey
N/WmHkVYM/P+lFfEHZYs5Gs4//5NOZKX5JpNhRJbM5SvCznFpPKQYe0/H5VGQW/r
cICoztPepIYOIRgCwJ9dSVOF3PfYbYEPu1bhW7Y3dJpL1oggGeHa8ThC0ep0Ushr
Lp3jptI4AYXEzi0mloz0oA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=128)
`pragma protect key_keyowner="Synopsys"
`pragma protect key_keyname="SNPS-VCS-RSA-1"
`pragma protect key_method="rsa"
`pragma protect key_block
diK9amPBaPkSSBBTKSKTvbyQbPxLR5l9l1ScglI24HxiNVY2EHwFjYNFe6FWDpcA
LdnzvkbuzYNIczOsKVCkmHarXukYj3yJqGRRfvJCPqN2Mm/gHSp0/fntTmEINvgp
gDIoV9DPi4sNFHb10Mq74ZE2+Yhb9jhsvJj8SNMpw0w=

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Aldec"
`pragma protect key_keyname="ALDEC15_001"
`pragma protect key_method="rsa"
`pragma protect key_block
j4jZmHlGios2At1al7iiS5GXHT/LRoGfiXc/Vf5WBZttXDAi6izREeUp8bgnrCtL
VGDH8Ft3a2g8RJu1DjS1Daa3vIu/oVqXIoSgXjvHQow8ydGEio7v17Ixz2aGo55K
JiBJIhZS8Jks6kNNl9lviPHjqP0kC9RkudwsDWjTvcMStufp6ofF8wnJdQgZo4aD
rZUIbl381JwtLbT3SWrRfkL0J38LjTlI1xWNt6SrLFqkDRX7RWIMPFUhwwn+tHAq
TKngXGA59AlvNQWJl2MvG7u/Q8WtYPrEP/+JmE2u2w1C9bDWmQzgj48E16v6jloO
p0aRzXqYllNGxLkeZK3viQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Cadence Design Systems."
`pragma protect key_keyname="CDS_RSA_KEY_VER_1"
`pragma protect key_method="rsa"
`pragma protect key_block
ZVaKSac0kD8WZdZSYRBo2qscG6lSqwSFzilKnMpNN3ROEUJKi4mfe2xFbfn0LOBn
sAOWWYglXhNFZLjJgHX3BXqIXSYLg7Z4x6keUqntU0JblV60IvxMMfUtbqJJfDy7
Y8hUEsFRXBM+w9skuW3jqwAhfnGQgpwYXAfuXoGoZUw2lOpePX9Vcx4msA7Q3lV3
OhH309uiFhiBcsQ3SMBZNUXxQ8g0ejrc3CVfCJFBdJNz+D+JaqblCufoncw22e+v
yz4nkl6A6HUFI/fv4T3lA23xtcZ1kozcFgi/7CWdvVfYUWoZwjc/5E5h5uspB9hM
egbxEmccNL+vVAAvimoCKA==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_2"
`pragma protect key_method="rsa"
`pragma protect key_block
J3iRtlMQOMvi6uw0NvYuvbudkUvC4n5m4oAKSCjxrp31jC/ru3cWwaLpgq9PMViC
QZjDvLPbECaed6SIa8pjQUtWbw5iPg9fHeMgleYSPtO4zdQhvyvUT4uVP6dTaZUt
ayCgevJZNF0sx719DUAr1GAmw6Xo7MT11cxCTDd6kB9yJfXgfo26onMHnfakGYG1
zibMZfJy1urMme2kYKciUJ3Ee++XX+TQc4FtXVBTTtZ7K51y0qq9Rk6PZNbWs4D8
YoCMx0Z2psKUBdvZzWr9w42jTKEzvF5OwTVH/etjRINhGY5bUjvDeQcl9k3UgSUB
RSuj6guCycw9FHSMxFjwYQ==

`pragma protect encoding=(enctype="base64", line_length=64, bytes=384)
`pragma protect key_keyowner="Lattice Semiconductor"
`pragma protect key_keyname="LSCC_RADIANT_3"
`pragma protect key_method="rsa"
`pragma protect key_block
O0JlrPw30z8OihfYc7SaQ9rChY3wqRCwxB0pW9WZM+2iVA0a4s9q93wLsObHHQHw
W8nvAkMX+ONVfNVDiasJQP71ehU6XeQkUgLftITcV9v875KMl/1BAA006oHaZ1BL
vvreVxjdwrbXEo7l6H75VYlaaaot32pPD5yWP5wW7AYyVziF7UQWfAPPlumeCgNL
hqzkMLx/dx2TtcgqqQ/NB7NXtkZBB8qo55JEtYosZ4/uvUn7gl+e/vtzY7i3ss21
I9e7G/fkQdxjZWuknzMAsXJzPKyl7/nE8m0MO+smgw5uftYZheH4Ev6LahtzLL/I
RQH0oDCm5IBiJw/nCwxa2CHtaR8tcCvawXBq2utp9s7vlWNbZEoEG1nG+ci0XNs0
lshm8WgJIXjSiBLyQyZhJgFfHlB2esNrOc728Wdccyn47/mUFPnxcIXrtbjEIPk4
xX31OG9ZeGadb7EASnGyEDsU3DBDulLLNzsiulFcW8GtcQPepghPjkJpfY53LSf3

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=3680)
`pragma protect data_block
VVmsGHltg+tJdQFkqfC0JhTxMYsV+d5TEi7NR3XqRLdDnuEnXZF39ZmSoF26qqui
eSgnMDXVuz/gXnnBNz2SxCTBMOly6pLl5EYFBTG1E9u9mTeyJAy377vzPtQX1MIr
l0GPODZXwNYZ+uZFIRcQcmxI3c/9YVqsdzhriNXVMALedATFlwtqxZRGFxCi0dw+
uJpllNs6gdnVALRJoaKBjSBNfy7RncKB05ppuSnNmpsaQxbdt5yogAKLRiEGRmic
era89lMXbu963ZeoXSAvhrcupmME0EgfWoLIoqVd8PtchGSUOam92tybYxxzduA+
yBR3GgTGUQux7hqLePqDo3tjVxtf1/Zoydhiv5TgXfw+fCglU/+RPzRmZYKTezBC
huQSLJUcAZHD9o2x+HD8wHwFkCVN2zy0mK0AarxUPWjLRoAFGdfl1KgM/DbtUp08
9Arb8TN1gvMU2Ksx1h96r1YlBe8OIeFKsU8yeqnIqIYByf+U81E7H02ghKH/9/Zw
QwTi3nK3klXVZ5wsEhbxiST8km2Fw/ztKlitmzSZ0OItv8R9UywPTz1OWnnxREf8
+6lASL46M8mnnNiSo9XpsBeGZw4zoSRJBbFQxT3haV/MUji2hBHSWMcmbpjxo57n
kuIAmcElJVZ0ITSd0ycMKnHzg3RdImEFjGs7Vpt4n5ejPKZmOy826d++CWCZ+BM2
iWw0tYHKp9ZxM+9pQHAXLKU8i83AxF5k/S5EuvlpfMqQ3WefgZQvRKlvptUzRBgs
Oj5yO/I7R+mz3t04D06jRygNzVlfn+efQ8m4IclX4tXfh6Te2LcLbT56U0LXM1I9
5p4OtdV3Xp0mYI6o9kKJJzY/u7Eks3HFTyENBMSTZK4nLyYip99+Qweq3KaJsS+6
8zcZE7WmNqhtg6wXNmZJyjUTPHy9KkSkoN4ALbPFYYosL2Nohntv4x1RN1RuyzUL
pTGzbnqKZSSD0DR1Og792zW6pBQcuGMQaZCFBdkj9mWWRNx7ONXOlVfhaOq8n5YT
grSASqYaWc9h3DMZNMll/dcfc++xHXvfsryAS8SmN/wOAj6lHeXwDCdh7nqFDgM0
oo2onciDnbGS2wtvkC+thMlZq3Vok6bOmBNqMInMcTqXCTPAy4HhC7eij2IIc5b2
kQDiE1iwJkPrR9TuU+1809NicJlWk4zTKdEXzM1y5Ts2rU254Gs2faxmjl2VI+Uh
ZpR7mtv5m9yCqXS5L6JuDn6r/058paXfgmrYgLvlFMlaO0xAJE+pV1bh1pL1xOCx
F4tMwchrFMh56U6Zbn3M46E9cSUY5yKHKiXhWMdxB4k6oCzql6UpHuiuLY/WYE3C
MZ8JKgP/d8UxCDKldj0UU8dx8ub7Ndu6rujsHsjOHMSNkqgCDTSrhA4PlPQCOB03
MtxjAEYwZilnRCSDvPdgEFTvAi59qGJfoG/Zgxd/oDScOxTF+zpHM3jVK2NsYojf
cb3056QS7DadgcapNtjyv4TmtrqER0+arVONc2aMUu3cm77CMKEM1Zu+tJ/PsJVi
rEdkLjHY5fT51GCR4QYVu6IkrPrQVuF2460rm/yvCGWScnW007QVAN2CpKmMzCRa
aHgZRmhitc3OLA7W9pQHDMTmn0lS/D5BvgyqmG+8FVDhgEXaeXqK8LgbpE98//Fa
eaPovyY8XXIM3R6XP9qB1J06YVqvpx6eg2jBFo3ni7ZGpPDPnc0CoqDxiaRSJ9fg
PkBKg2JDejJrri8nMXcCx2qgn3va1Wu9F3IHlrzZwwxgj+DZ7fkEeYi1xDC8vDL1
pdAJEaOvYzEzyJRT1zuwqimW3PH10YA+hhEoyS9jL55ZLKDWk3Jcnlr2nzSXJKdW
nIMrTPmqylz5+Tn9Z2nc3x60T4eargdvF/+jt8jRRwiOYkg+j4kt6IG8jDwG9zlL
g9dv//r8yfydotq8a4NYyAyzGgxbM3/TDxBJTBCGcXO0IaFzn1tz0WwR7KH6Vp1J
UtVVgjI6LEBII03sCRp6FIVskHBpdXmpJb3cJWjwHuxHZxfjT50aMcwRxOpRpEU3
iYbh29CMKSI7uOPsbNiQQVT/I/31SW6joyovxU7wUJUtrgwdksEzDmmH9O4Jm7zP
6upxj5VHq94OjlMY9x4gvYJQkfyvqkB+M3wrh983adwMMbsbghf6Id4adfPWLuv4
yklsvbIMEf+xYe8oqNMR4Sn+VwqTorW85nQn7bSss+NigPDN5DyofT1oGVAlf/sg
0YAyHPDkX3qD35Iq1OnizFzXSA+QCeriVzyV4G3vxecr4RM+2oANyvyAk9+oxN9W
+nTraSEal+V3W50H77XRVd7pcbSuiY+QXKTR5LHLtbpdhxNJXIQeiHqCG8xUxjqp
2J4Ofo4rktFKHUWSCTQ65pexYFqwYADuPakoUePfVcn46yNf9rWtt2023vLxQeL7
0DXNtrJ/WuFmuqMefeJVsH/unM1Y0q0rf+I061yF8/YxSnYNgC1+SyNAh4VMlAXu
hKF5PVHxka+wlpdVr+SvgnU4/bCPDZB+BdtLFhmoLr/OHxm47N/lMn9bL+jBIslj
/Bl9na/wmU22hXV3+NTUD80mmo8mcIIf+VMpmFx13k8r8NBs/tLA8i72jk7WQ1gJ
pmF93o9Eb2qgHA+gz4SHtteOyZORt1HTwFpPxxWR/0TgOBXx4y/c/5oawNUZvwfs
PUp4OwJ3FEEQyqKXvYh7E05/p4V3Zr39/RnhO4rL861GK07WT7xqlhPl5XO9tD4L
FWERllqB4ix50d9a8hE17jXoLaCaw2P/JzzePefQ+wLqR8u/tzE6cM3E7x3mTKj/
Pfbm2oSu07EpVyqX5Spup8p8wWyEzhn+aurVaGN/kojgFM6VViM9rKAyQ0vU2vr+
mS4c6Hpyb4BPZwKuH//BzbD7A7QBwzjKgdh98XhJZxrSATM7WGYQFHWKOhMHmTeo
XMkAWen2ryWTwtjrd+0kRjVurdLR3QYlyVyC/hGc/JwThK+ydVkBHK462DhSRFcX
dq/wBlvy6IpavmtVj/N+fOuTdG0n3VXAUUlyHIPyQPtSfAbtal0x0s7NSk5zYYLu
ai/09chZyqzd5LdZax9cHRWgVHqCkzlN0kAEfhmptdPnZPlbVTd91dr4SnHMlbr0
+AXx+rp+INeecsv60u+HTVPbFwpxMQTaqr4uYulNGyreqj/wQouPu31axSMqzz5W
4FFTNm1r9u3zYdCB7mNNYUEb1NsRmLV/YX/c8az9RKCrQo+uGDbyWKSidx/B/sRy
qEVXfq+llKgLfiR0O3/0woTmwvPm6jqw0uCYQC/gH6+d44VUqziGLwKFhkK+v4z/
CYhlXTpvJc7v4su5dAatvK6ioWaDVYpYDHvPIzg297xLbkF/NMK/18EMgCBnyDod
H2dETYCIw4VIJsQkK2EYtP94HvmusVCsnyI1K0iIT2a2LyFGmxsKPLb4CkoBiRuL
Ut8pdo/gyeKem2AW36Zp1DzlS3tfkNyz2Mrwjex6eVlyIVu8apNFUzh2AE5NPY6d
8TbPqSdFQMmSyd+jVpTMgyg4Zpi1J1v+9whBE0cOBy5/65to4pQlih2RSOTjZQ18
7CqWS7DtAbkGj7EHWykj8OW+imN5WIQXS7DIButa38Yrh1yt/xRyksoHVlPn+vrG
DxKsoe2ySCcFtfo3/+EDR+XxU7RtW+yaCOd6NkYhbelHyxWg1kgJj+nRmEPYhixf
umeWKHP5mr/loC637jG4MpongCzmJHq8ENmKR1F/5q8C/wuX5NkPcpKSUJmiL8SW
ZzITUjYuaUwhfMGS5bJsWGzI24Ly5AtEr5y2J2TXKPzJYsUY7ja1DWQDgThd+bKy
kSPsaN2zxbbtxhmXVk0djL+MOkDJfFuEvr2lgc0OnoHjn/9fLmtyeB3+co0BS+Rv
HWmKuDb/k2yx6O53fB2DlVeTIu9B9hAC6gRg0I8gNOYXDrJnuu6lVgg7rcQ37yCb
pVLRRbQfInLITaryekuab30KesDB50avrcWIKW8BeYcAdNv7ANN72Gn1Oh/MFyxS
oOH9qqij3vjtIdKnTpBzKc7xlXAomc7FUC4IrNf6WsHBNArwFa+2YPGo4HogXqTu
PRkA74XalDbCb8DzciZP9bUzaOIILjtSaPvXENTOy6hSt4Sam5TYLXVb5jOizf2s
YDlluScLEgNINhCCmLS+yURFu43iIdDQibRSry7t6OL4A95D1qSeAwdPJIT2rAY5
YPPd9eF7FGsvOWyBYLyGvbOnHojb32GM9FWr0EqOAPTcfmUKYGCAxNtnvsKthfUb
T0rPkqeHCSjIJSsgmxA3/yHJLYISZ6NLnmD/+xCmQ+yo6EQFzLKQSg8giS+BR6sl
U3WC8oFZaenRcTznfhC4491/0wItd4ucUwneMrwaeK77Yq8DUBd01jpik4Dp8xK9
GPRt9eWvo+F4sfDUJPbkGk9flipHPX2iUX6FMwVzEteNJ7TFKO2DCESye/X/+ihL
OxvvPcV/SOPMdX/3XGL9NdUKZzhtvh97SRkXRv19FCWUTycWwL0YT9Zpd2Tyn/mW
zhJeye5QchTMeudNIJ2QZ8rrpp91wVJh0+mUIkMvDqJFoUfqGTRUU8xfuelXSl7P
AXeRB6yT20+14Yynzz6ofxXrU+2bYA62EWlBAmY3bcUUTZ3QoWozfaU0u/wqSYUy
xq6HKQ/UFBR/7I1VspCK/L6H0bPF1oqkReX7bg8m+2CgH1JQjMcMcVVmIBUsH6cm
EkWjx6sH6tjgAnArYBcGTOyiIfVVamemGvoNYHfu4dU9PL4xFZwyGuGmMHxbO3v9
bIVvti4dtw31Rq6/sI/wBT+B5J5Bv7B9wg3aPWlxo8hI2LWD3eNS7w9LoEqktfdy
qeR0RxtR3d/PL9W5w0rfr/EQRzvh26OJKQmcOYszlSk=
`pragma protect end_protected
module I2C_DPHY_2 (
  I2C_DPHY_2_sda_io,
  I2C_DPHY_2_scl_io,
  PLL_1_clkop_o
)
;
inout I2C_DPHY_2_sda_io /* synthesis syn_tristate = 1 */ ;
inout I2C_DPHY_2_scl_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clkop_o ;
wire I2C_DPHY_2_sda_io ;
wire I2C_DPHY_2_scl_io ;
wire PLL_1_clkop_o ;
wire [7:0] lmmi_rdata_o;
wire [31:0] apb_prdata_o_0;
wire GND ;
wire lmmi_rdata_valid_o ;
wire lmmi_ready_o_0 ;
wire int_o ;
wire apb_pready_o_0 ;
wire apb_pslverr_o_0 ;
wire VCC ;
// @51:42
  I2C_DPHY_2_ipgen_lscc_i2c_master_Z25_layer0 lscc_i2c_master_inst (
	.clk_i(PLL_1_clkop_o),
	.rst_n_i(GND),
	.lmmi_wdata_i({GND, GND, GND, GND, GND, GND, GND, GND}),
	.lmmi_rdata_o(lmmi_rdata_o[7:0]),
	.lmmi_rdata_valid_o(lmmi_rdata_valid_o),
	.lmmi_ready_o(lmmi_ready_o_0),
	.lmmi_wr_rdn_i(GND),
	.lmmi_offset_i({GND, GND, GND, GND}),
	.lmmi_request_i(GND),
	.int_o(int_o),
	.scl_io(I2C_DPHY_2_scl_io),
	.sda_io(I2C_DPHY_2_sda_io),
	.apb_penable_i(GND),
	.apb_psel_i(GND),
	.apb_pwrite_i(GND),
	.apb_paddr_i({GND, GND, GND, GND, GND, GND}),
	.apb_pwdata_i({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.apb_pready_o(apb_pready_o_0),
	.apb_pslverr_o(apb_pslverr_o_0),
	.apb_prdata_o(apb_prdata_o_0[31:0])
);
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* I2C_DPHY_2 */

module PLL_1_ipgen_lscc_pll_Z26_layer0 (
  PLL_1_clkos_o,
  PLL_1_clki_i,
  PLL_1_clkop_o
)
;
output PLL_1_clkos_o ;
input PLL_1_clki_i ;
output PLL_1_clkop_o ;
wire PLL_1_clkos_o ;
wire PLL_1_clki_i ;
wire PLL_1_clkop_o ;
wire [7:0] lmmi_rdata_o;
wire GND ;
wire VCC ;
wire clki_w ;
wire intclkop_w ;
wire intclkos_w ;
wire intclkos2_w ;
wire intclkos3_w ;
wire intclkos4_w ;
wire intclkos5_w ;
wire lmmi_rdata_valid_o ;
wire lmmi_ready_o ;
wire clkos2_o ;
wire clkos3_o ;
wire clkos4_o ;
wire clkos5_o ;
wire un1_u_PLL_2 ;
wire un1_u_PLL ;
wire PLL_1_lock_o ;
wire un1_u_PLL_5 ;
wire un1_u_PLL_4 ;
wire un1_u_PLL_6 ;
wire un1_u_PLL_1 ;
wire un1_u_PLL_3 ;
wire un1_u_PLL_7 ;
wire un1_u_PLL_8 ;
//@52:113
// @52:649
  BB \genblk1.u0_BB  (
	.B(PLL_1_clki_i),
	.I(GND),
	.T(VCC),
	.O(clki_w)
);
// @52:1303
  PLL \gen_no_refclk_mon.u_PLL  (
	.INTFBKOP(intclkop_w),
	.INTFBKOS(intclkos_w),
	.INTFBKOS2(intclkos2_w),
	.INTFBKOS3(intclkos3_w),
	.INTFBKOS4(intclkos4_w),
	.INTFBKOS5(intclkos5_w),
	.DIR(GND),
	.DIRSEL({GND, GND, GND}),
	.LOADREG(GND),
	.DYNROTATE(GND),
	.LMMICLK(GND),
	.LMMIRESET_N(VCC),
	.LMMIREQUEST(GND),
	.LMMIWRRD_N(GND),
	.LMMIOFFSET({GND, GND, GND, GND, GND, GND, GND}),
	.LMMIWDATA({GND, GND, GND, GND, GND, GND, GND, GND}),
	.LMMIRDATA(lmmi_rdata_o[7:0]),
	.LMMIRDATAVALID(lmmi_rdata_valid_o),
	.LMMIREADY(lmmi_ready_o),
	.PLLPOWERDOWN_N(VCC),
	.REFCK(clki_w),
	.CLKOP(PLL_1_clkop_o),
	.CLKOS(PLL_1_clkos_o),
	.CLKOS2(clkos2_o),
	.CLKOS3(clkos3_o),
	.CLKOS4(clkos4_o),
	.CLKOS5(clkos5_o),
	.ENCLKOP(VCC),
	.ENCLKOS(VCC),
	.ENCLKOS2(VCC),
	.ENCLKOS3(VCC),
	.ENCLKOS4(VCC),
	.ENCLKOS5(VCC),
	.FBKCK(clkos2_o),
	.INTLOCK(un1_u_PLL_2),
	.LEGACY(VCC),
	.LEGRDYN(un1_u_PLL),
	.LOCK(PLL_1_lock_o),
	.PFDDN(un1_u_PLL_5),
	.PFDUP(un1_u_PLL_4),
	.PLLRESET(VCC),
	.STDBY(GND),
	.REFMUXCK(un1_u_PLL_6),
	.REGQA(un1_u_PLL_1),
	.REGQB(un1_u_PLL_3),
	.REGQB1(un1_u_PLL_7),
	.CLKOUTDL(un1_u_PLL_8),
	.ROTDEL(GND),
	.DIRDEL(GND),
	.ROTDELP1(GND),
	.GRAYTEST({GND, GND, GND, GND, GND}),
	.BINTEST({GND, GND}),
	.DIRDELP1(GND),
	.GRAYACT({GND, GND, GND, GND, GND}),
	.BINACT({GND, GND})
);
defparam \gen_no_refclk_mon.u_PLL .BW_CTL_BIAS = "0b0101";
defparam \gen_no_refclk_mon.u_PLL .CLKOP_TRIM = "0b0000";
defparam \gen_no_refclk_mon.u_PLL .CLKOS_TRIM = "0b0000";
defparam \gen_no_refclk_mon.u_PLL .CRIPPLE = "1P";
defparam \gen_no_refclk_mon.u_PLL .CSET = "8P";
defparam \gen_no_refclk_mon.u_PLL .DELA = "8";
defparam \gen_no_refclk_mon.u_PLL .DELB = "2";
defparam \gen_no_refclk_mon.u_PLL .DELC = "8";
defparam \gen_no_refclk_mon.u_PLL .DELD = "7";
defparam \gen_no_refclk_mon.u_PLL .DELE = "7";
defparam \gen_no_refclk_mon.u_PLL .DELF = "7";
defparam \gen_no_refclk_mon.u_PLL .DIVA = "8";
defparam \gen_no_refclk_mon.u_PLL .DIVB = "2";
defparam \gen_no_refclk_mon.u_PLL .DIVC = "8";
defparam \gen_no_refclk_mon.u_PLL .DIVD = "7";
defparam \gen_no_refclk_mon.u_PLL .DIVE = "7";
defparam \gen_no_refclk_mon.u_PLL .DIVF = "7";
defparam \gen_no_refclk_mon.u_PLL .DYN_SOURCE = "STATIC";
defparam \gen_no_refclk_mon.u_PLL .ENCLK_CLKOP = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .ENCLK_CLKOS = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .ENCLK_CLKOS2 = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .ENCLK_CLKOS3 = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .ENCLK_CLKOS4 = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .ENCLK_CLKOS5 = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .V2I_1V_EN = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .FBK_CUR_BLE = "0b00000000";
defparam \gen_no_refclk_mon.u_PLL .FBK_INTEGER_MODE = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .FBK_MASK = "0b00000000";
defparam \gen_no_refclk_mon.u_PLL .FBK_MMD_DIG = "1";
defparam \gen_no_refclk_mon.u_PLL .FBK_MMD_PULS_CTL = "0b0000";
defparam \gen_no_refclk_mon.u_PLL .FBK_PI_RC = "0b1100";
defparam \gen_no_refclk_mon.u_PLL .FBK_PR_CC = "0b0000";
defparam \gen_no_refclk_mon.u_PLL .FBK_PR_IC = "0b1000";
defparam \gen_no_refclk_mon.u_PLL .IPI_CMP = "0b0001";
defparam \gen_no_refclk_mon.u_PLL .IPI_CMPN = "0b0011";
defparam \gen_no_refclk_mon.u_PLL .IPP_CTRL = "0b0100";
defparam \gen_no_refclk_mon.u_PLL .IPP_SEL = "0b0111";
defparam \gen_no_refclk_mon.u_PLL .KP_VCO = "0b00011";
defparam \gen_no_refclk_mon.u_PLL .LDT_LOCK_SEL = "UFREQ";
defparam \gen_no_refclk_mon.u_PLL .LEGACY_ATT = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .PHIA = "0";
defparam \gen_no_refclk_mon.u_PLL .PHIB = "0";
defparam \gen_no_refclk_mon.u_PLL .PHIC = "0";
defparam \gen_no_refclk_mon.u_PLL .PHID = "0";
defparam \gen_no_refclk_mon.u_PLL .PHIE = "0";
defparam \gen_no_refclk_mon.u_PLL .PHIF = "0";
defparam \gen_no_refclk_mon.u_PLL .PLLPDN_EN = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .PLLPD_N = "USED";
defparam \gen_no_refclk_mon.u_PLL .PLLRESET_ENA = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .REF_INTEGER_MODE = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .REF_MASK = "0b00000000";
defparam \gen_no_refclk_mon.u_PLL .REF_MMD_DIG = "1";
defparam \gen_no_refclk_mon.u_PLL .REF_MMD_PULS_CTL = "0b0000";
defparam \gen_no_refclk_mon.u_PLL .SEL_OUTA = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SEL_OUTB = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SEL_OUTC = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SEL_OUTD = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SEL_OUTE = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SEL_OUTF = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SSC_DITHER = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SSC_EN_CENTER_IN = "DOWN_TRIANGLE";
defparam \gen_no_refclk_mon.u_PLL .SSC_EN_SDM = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SSC_EN_SSC = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SSC_F_CODE = "0b000000000000000";
defparam \gen_no_refclk_mon.u_PLL .SSC_N_CODE = "0b000000000";
defparam \gen_no_refclk_mon.u_PLL .SSC_ORDER = "SDM_ORDER1";
defparam \gen_no_refclk_mon.u_PLL .SSC_PI_BYPASS = "NOT_BYPASSED";
defparam \gen_no_refclk_mon.u_PLL .SSC_REG_WEIGHTING_SEL = "0b000";
defparam \gen_no_refclk_mon.u_PLL .SSC_SQUARE_MODE = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .SSC_STEP_IN = "0b0000000";
defparam \gen_no_refclk_mon.u_PLL .SSC_TBASE = "0b000000000000";
defparam \gen_no_refclk_mon.u_PLL .TRIMOP_BYPASS_N = "BYPASSED";
defparam \gen_no_refclk_mon.u_PLL .TRIMOS_BYPASS_N = "BYPASSED";
defparam \gen_no_refclk_mon.u_PLL .V2I_KVCO_SEL = "60";
defparam \gen_no_refclk_mon.u_PLL .V2I_PP_ICTRL = "0b11111";
defparam \gen_no_refclk_mon.u_PLL .V2I_PP_RES = "9K";
defparam \gen_no_refclk_mon.u_PLL .CLKMUX_FB = "CMUX_CLKOS2";
defparam \gen_no_refclk_mon.u_PLL .SEL_FBK = "FBKCLK2";
defparam \gen_no_refclk_mon.u_PLL .DIV_DEL = "0b0001000";
defparam \gen_no_refclk_mon.u_PLL .INTFBKDEL_SEL = "DISABLED";
defparam \gen_no_refclk_mon.u_PLL .PMU_WAITFORLOCK = "ENABLED";
defparam \gen_no_refclk_mon.u_PLL .REF_OSC_CTRL = "3P2";
defparam \gen_no_refclk_mon.u_PLL .SIM_FLOAT_PRECISION = "0.1";
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* PLL_1_ipgen_lscc_pll_Z26_layer0 */

module PLL_1 (
  PLL_1_clkop_o,
  PLL_1_clki_i,
  PLL_1_clkos_o
)
;
output PLL_1_clkop_o ;
input PLL_1_clki_i ;
output PLL_1_clkos_o ;
wire PLL_1_clkop_o ;
wire PLL_1_clki_i ;
wire PLL_1_clkos_o ;
wire GND ;
wire VCC ;
// @52:113
  PLL_1_ipgen_lscc_pll_Z26_layer0 lscc_pll_inst (
	.PLL_1_clkos_o(PLL_1_clkos_o),
	.PLL_1_clki_i(PLL_1_clki_i),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @51:3291
  VHI VCC_cZ (
	.Z(VCC)
);
// @51:3291
  VLO GND_cZ (
	.Z(GND)
);
endmodule /* PLL_1 */

module main (
  dq_dqs0_io,
  dq_dqs1_io,
  dqs0_io,
  dqs1_io,
  dm_dqs0_o,
  dm_dqs1_o,
  DDR_MEM_1_ck_o,
  DDR_MEM_1_csn_o,
  DDR_MEM_1_addr_o,
  DDR_MEM_1_ba_o,
  DDR_MEM_1_casn_o,
  DDR_MEM_1_rasn_o,
  DDR_MEM_1_wen_o,
  DDR_MEM_1_odt_o,
  DDR_MEM_1_cke_o,
  MIPI_DPHY_1_clk_p_io,
  MIPI_DPHY_1_clk_n_io,
  MIPI_DPHY_1_data_p_io,
  MIPI_DPHY_1_data_n_io,
  MIPI_DPHY_2_clk_p_io,
  MIPI_DPHY_2_clk_n_io,
  MIPI_DPHY_2_data_p_io,
  MIPI_DPHY_2_data_n_io,
  I2C_DPHY_1_scl_io,
  I2C_DPHY_1_sda_io,
  I2C_DPHY_2_scl_io,
  I2C_DPHY_2_sda_io,
  PLL_1_clki_i
)
;
inout [7:0] dq_dqs0_io /* synthesis syn_tristate = 1 */ ;
inout [7:0] dq_dqs1_io /* synthesis syn_tristate = 1 */ ;
inout dqs0_io /* synthesis syn_tristate = 1 */ ;
inout dqs1_io /* synthesis syn_tristate = 1 */ ;
output dm_dqs0_o ;
output dm_dqs1_o ;
output [0:0] DDR_MEM_1_ck_o ;
output [0:0] DDR_MEM_1_csn_o ;
output [13:0] DDR_MEM_1_addr_o ;
output [2:0] DDR_MEM_1_ba_o ;
output DDR_MEM_1_casn_o ;
output DDR_MEM_1_rasn_o ;
output DDR_MEM_1_wen_o ;
output [0:0] DDR_MEM_1_odt_o ;
output [0:0] DDR_MEM_1_cke_o ;
inout MIPI_DPHY_1_clk_p_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_1_clk_n_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_1_data_p_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_1_data_n_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_p_io /* synthesis syn_tristate = 1 */ ;
inout MIPI_DPHY_2_clk_n_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_2_data_p_io /* synthesis syn_tristate = 1 */ ;
inout [3:0] MIPI_DPHY_2_data_n_io /* synthesis syn_tristate = 1 */ ;
inout I2C_DPHY_1_scl_io /* synthesis syn_tristate = 1 */ ;
inout I2C_DPHY_1_sda_io /* synthesis syn_tristate = 1 */ ;
inout I2C_DPHY_2_scl_io /* synthesis syn_tristate = 1 */ ;
inout I2C_DPHY_2_sda_io /* synthesis syn_tristate = 1 */ ;
input PLL_1_clki_i ;
wire dqs0_io ;
wire dqs1_io ;
wire dm_dqs0_o ;
wire dm_dqs1_o ;
wire DDR_MEM_1_casn_o ;
wire DDR_MEM_1_rasn_o ;
wire DDR_MEM_1_wen_o ;
wire MIPI_DPHY_1_clk_p_io ;
wire MIPI_DPHY_1_clk_n_io ;
wire MIPI_DPHY_2_clk_p_io ;
wire MIPI_DPHY_2_clk_n_io ;
wire I2C_DPHY_1_scl_io ;
wire I2C_DPHY_1_sda_io ;
wire I2C_DPHY_2_scl_io ;
wire I2C_DPHY_2_sda_io ;
wire PLL_1_clki_i ;
wire [0:0] DDR_MEM_1_ck_o_c;
wire [0:0] DDR_MEM_1_csn_o_c;
wire [13:0] DDR_MEM_1_addr_o_c;
wire [2:0] DDR_MEM_1_ba_o_c;
wire [0:0] DDR_MEM_1_odt_o_c;
wire [0:0] DDR_MEM_1_cke_o_c;
wire PLL_1_clkos_o ;
wire PLL_1_clkop_o ;
wire VCC ;
wire GND ;
wire dm_dqs0_o_c ;
wire dm_dqs1_o_c ;
wire DDR_MEM_1_casn_o_c ;
wire DDR_MEM_1_rasn_o_c ;
wire DDR_MEM_1_wen_o_c ;
wire NC0 ;
// @0:1
  VHI VCC_cZ (
	.Z(VCC)
);
// @0:1
  VLO GND_cZ (
	.Z(GND)
);
// @51:3291
  GSR GSR_INST (
	.GSR_N(VCC),
	.CLK(NC0)
);
defparam GSR_INST.SYNCMODE="ASYNC";
// @49:97
  OB \DDR_MEM_1_cke_o_pad[0]  (
	.I(DDR_MEM_1_cke_o_c[0]),
	.O(DDR_MEM_1_cke_o[0])
);
// @49:96
  OB \DDR_MEM_1_odt_o_pad[0]  (
	.I(DDR_MEM_1_odt_o_c[0]),
	.O(DDR_MEM_1_odt_o[0])
);
// @49:95
  OB DDR_MEM_1_wen_o_pad (
	.I(DDR_MEM_1_wen_o_c),
	.O(DDR_MEM_1_wen_o)
);
// @49:94
  OB DDR_MEM_1_rasn_o_pad (
	.I(DDR_MEM_1_rasn_o_c),
	.O(DDR_MEM_1_rasn_o)
);
// @49:93
  OB DDR_MEM_1_casn_o_pad (
	.I(DDR_MEM_1_casn_o_c),
	.O(DDR_MEM_1_casn_o)
);
// @49:92
  OB \DDR_MEM_1_ba_o_pad[2]  (
	.I(DDR_MEM_1_ba_o_c[2]),
	.O(DDR_MEM_1_ba_o[2])
);
// @49:92
  OB \DDR_MEM_1_ba_o_pad[1]  (
	.I(DDR_MEM_1_ba_o_c[1]),
	.O(DDR_MEM_1_ba_o[1])
);
// @49:92
  OB \DDR_MEM_1_ba_o_pad[0]  (
	.I(DDR_MEM_1_ba_o_c[0]),
	.O(DDR_MEM_1_ba_o[0])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[13]  (
	.I(DDR_MEM_1_addr_o_c[13]),
	.O(DDR_MEM_1_addr_o[13])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[12]  (
	.I(DDR_MEM_1_addr_o_c[12]),
	.O(DDR_MEM_1_addr_o[12])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[11]  (
	.I(DDR_MEM_1_addr_o_c[11]),
	.O(DDR_MEM_1_addr_o[11])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[10]  (
	.I(DDR_MEM_1_addr_o_c[10]),
	.O(DDR_MEM_1_addr_o[10])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[9]  (
	.I(DDR_MEM_1_addr_o_c[9]),
	.O(DDR_MEM_1_addr_o[9])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[8]  (
	.I(DDR_MEM_1_addr_o_c[8]),
	.O(DDR_MEM_1_addr_o[8])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[7]  (
	.I(DDR_MEM_1_addr_o_c[7]),
	.O(DDR_MEM_1_addr_o[7])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[6]  (
	.I(DDR_MEM_1_addr_o_c[6]),
	.O(DDR_MEM_1_addr_o[6])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[5]  (
	.I(DDR_MEM_1_addr_o_c[5]),
	.O(DDR_MEM_1_addr_o[5])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[4]  (
	.I(DDR_MEM_1_addr_o_c[4]),
	.O(DDR_MEM_1_addr_o[4])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[3]  (
	.I(DDR_MEM_1_addr_o_c[3]),
	.O(DDR_MEM_1_addr_o[3])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[2]  (
	.I(DDR_MEM_1_addr_o_c[2]),
	.O(DDR_MEM_1_addr_o[2])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[1]  (
	.I(DDR_MEM_1_addr_o_c[1]),
	.O(DDR_MEM_1_addr_o[1])
);
// @49:91
  OB \DDR_MEM_1_addr_o_pad[0]  (
	.I(DDR_MEM_1_addr_o_c[0]),
	.O(DDR_MEM_1_addr_o[0])
);
// @49:90
  OB \DDR_MEM_1_csn_o_pad[0]  (
	.I(DDR_MEM_1_csn_o_c[0]),
	.O(DDR_MEM_1_csn_o[0])
);
// @49:89
  OB \DDR_MEM_1_ck_o_pad[0]  (
	.I(DDR_MEM_1_ck_o_c[0]),
	.O(DDR_MEM_1_ck_o[0])
);
// @49:88
  OB dm_dqs1_o_pad (
	.I(dm_dqs1_o_c),
	.O(dm_dqs1_o)
);
// @49:87
  OB dm_dqs0_o_pad (
	.I(dm_dqs0_o_c),
	.O(dm_dqs0_o)
);
// @49:207
  DDR_MEM_1 DDR_MEM_1_inst (
	.dq_dqs1_io(dq_dqs1_io[7:0]),
	.dq_dqs0_io(dq_dqs0_io[7:0]),
	.DDR_MEM_1_csn_o_c_0(DDR_MEM_1_csn_o_c[0]),
	.DDR_MEM_1_addr_o_c(DDR_MEM_1_addr_o_c[13:0]),
	.DDR_MEM_1_ba_o_c(DDR_MEM_1_ba_o_c[2:0]),
	.DDR_MEM_1_odt_o_c_0(DDR_MEM_1_odt_o_c[0]),
	.DDR_MEM_1_cke_o_c_0(DDR_MEM_1_cke_o_c[0]),
	.DDR_MEM_1_ck_o_c_0(DDR_MEM_1_ck_o_c[0]),
	.PLL_1_clkos_o(PLL_1_clkos_o),
	.dm_dqs1_o_c(dm_dqs1_o_c),
	.dqs1_io(dqs1_io),
	.dm_dqs0_o_c(dm_dqs0_o_c),
	.dqs0_io(dqs0_io),
	.DDR_MEM_1_casn_o_c(DDR_MEM_1_casn_o_c),
	.DDR_MEM_1_rasn_o_c(DDR_MEM_1_rasn_o_c),
	.DDR_MEM_1_wen_o_c(DDR_MEM_1_wen_o_c)
);
// @49:272
  MIPI_DPHY_1 MIPI_DPHY_1_inst (
	.MIPI_DPHY_1_data_p_io(MIPI_DPHY_1_data_p_io[3:0]),
	.MIPI_DPHY_1_data_n_io(MIPI_DPHY_1_data_n_io[3:0]),
	.MIPI_DPHY_1_clk_p_io(MIPI_DPHY_1_clk_p_io),
	.MIPI_DPHY_1_clk_n_io(MIPI_DPHY_1_clk_n_io),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @49:294
  MIPI_DPHY_2 MIPI_DPHY_2_inst (
	.MIPI_DPHY_2_data_p_io(MIPI_DPHY_2_data_p_io[3:0]),
	.MIPI_DPHY_2_data_n_io(MIPI_DPHY_2_data_n_io[3:0]),
	.MIPI_DPHY_2_clk_p_io(MIPI_DPHY_2_clk_p_io),
	.MIPI_DPHY_2_clk_n_io(MIPI_DPHY_2_clk_n_io),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @49:326
  I2C_DPHY_1 I2C_DPHY_1_inst (
	.I2C_DPHY_1_sda_io(I2C_DPHY_1_sda_io),
	.I2C_DPHY_1_scl_io(I2C_DPHY_1_scl_io),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @49:339
  I2C_DPHY_2 I2C_DPHY_2_inst (
	.I2C_DPHY_2_sda_io(I2C_DPHY_2_sda_io),
	.I2C_DPHY_2_scl_io(I2C_DPHY_2_scl_io),
	.PLL_1_clkop_o(PLL_1_clkop_o)
);
// @49:352
  PLL_1 PLL_1_inst (
	.PLL_1_clkop_o(PLL_1_clkop_o),
	.PLL_1_clki_i(PLL_1_clki_i),
	.PLL_1_clkos_o(PLL_1_clkos_o)
);
endmodule /* main */

