# ğŸ‘‹ Hi, I'm Nehaal
  
ğŸ”§ I'm passionate about **digital system design**, **FPGA implementation**, and **hardware-software co-design**.  
ğŸ“š I'm actively exploring **analog circuits**, **VLSI design**, and low-level embedded systems to broaden my skill set.

---

## ğŸ’¡ What I'm Into
- âœ… RTL design using Verilog/SystemVerilog
- âœ… FPGA-based prototyping and logic design
- âœ… Signal processing and system modeling
- âœ… Schematic and PCB design (beginner-level)
- âœ… Building brain-stimulating, logic-heavy project

---

## ğŸš€ Current Goals
- Deepen expertise in **FPGA design flow** using tools like Vivado and Quartus  
- Learn backend VLSI and physical design concepts  
- Contribute to open-source projects related to **EDA tools** or **hardware modeling**  
- Build personal projects that bring together analog, digital, and software domains

---

## ğŸ“« Let's Connect
- âœ‰ï¸ [Email](f20230760@pilani.bits-pilani.ac.in)
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/nehaal-raj-142506292/)
- ğŸ› ï¸ [GitHub Projects](https://github.com/nehaalraj-30/nehaalraj-30/)

---




