// Seed: 309722576
module module_0 ();
  timeprecision 1ps;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  module_0();
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
  module_0();
endmodule
module module_3 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2
    , id_5,
    input wor id_3#(1, 1 ? 1 : 1)
);
  genvar id_6;
  xnor (id_1, id_2, id_3, id_5, id_6);
  module_0();
endmodule
