Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Thu Oct 25 16:09:54 2018
| Host             : PRIME running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx690tffg1761-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.128 |
| Dynamic (W)              | 4.706 |
| Device Static (W)        | 0.423 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 94.2  |
| Junction Temperature (C) | 30.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.408 |       26 |       --- |             --- |
| Slice Logic              |     0.212 |    73800 |       --- |             --- |
|   LUT as Logic           |     0.179 |    24997 |    433200 |            5.77 |
|   Register               |     0.018 |    37800 |    866400 |            4.36 |
|   LUT as Distributed RAM |     0.007 |      882 |    174200 |            0.51 |
|   CARRY4                 |     0.006 |     1149 |    108300 |            1.06 |
|   LUT as Shift Register  |     0.001 |      309 |    174200 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |      451 |    433200 |            0.10 |
|   Others                 |    <0.001 |     2230 |       --- |             --- |
| Signals                  |     0.337 |    59923 |       --- |             --- |
| Block RAM                |     0.384 |      109 |      1470 |            7.41 |
| MMCM                     |     0.321 |        3 |        20 |           15.00 |
| I/O                      |     0.005 |       19 |       850 |            2.24 |
| GTH                      |     2.869 |       10 |       --- |             --- |
| Hard IPs                 |     0.169 |        1 |       --- |             --- |
|   PCIE                   |     0.169 |        1 |       --- |             --- |
| Static Power             |     0.423 |          |           |                 |
| Total                    |     5.128 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.116 |       1.877 |      0.240 |
| Vccaux    |       1.800 |     0.233 |       0.178 |      0.055 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.002 |       0.001 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.028 |       0.020 |      0.008 |
| MGTAVcc   |       1.000 |     1.560 |       1.531 |      0.029 |
| MGTAVtt   |       1.200 |     0.758 |       0.750 |      0.008 |
| MGTVccaux |       1.800 |     0.031 |       0.031 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                         | Domain                                                                                                                                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_clk                                                                                                                                                                                       | axi_clk                                                                                                                                                                               |            10.0 |
| clk_125mhz_mux_x0y1                                                                                                                                                                           | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                                                |             4.0 |
| clk_125mhz_x0y1                                                                                                                                                                               | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                                                                                  |             8.0 |
| clk_250mhz_mux_x0y1                                                                                                                                                                           | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                                                |             4.0 |
| clk_250mhz_x0y1                                                                                                                                                                               | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                                                                                  |             4.0 |
| clk_out1_clk_wiz_ip                                                                                                                                                                           | axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                                                |             5.0 |
| clk_out1_clk_wiz_ip                                                                                                                                                                           | axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip                                                                                                                                     |             5.0 |
| clk_out1_control_sub_clk_wiz_1_0                                                                                                                                                              | control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1_control_sub_clk_wiz_1_0                                                                                                                |            10.0 |
| clkfbout_clk_wiz_ip                                                                                                                                                                           | axi_clocking_i/clk_wiz_i/inst/clkfbout_clk_wiz_ip                                                                                                                                     |             5.0 |
| clkfbout_control_sub_clk_wiz_1_0                                                                                                                                                              | control_sub_i/nf_mbsys/clk_wiz_1/inst/clkfbout_control_sub_clk_wiz_1_0                                                                                                                |            10.0 |
| control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                           |            33.3 |
| control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                  | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                    |            33.3 |
| fpga_sysclk_p                                                                                                                                                                                 | axi_clocking_i/clkin1                                                                                                                                                                 |             5.0 |
| fpga_sysclk_p                                                                                                                                                                                 | fpga_sysclk_p                                                                                                                                                                         |             5.0 |
| mmcm_fb                                                                                                                                                                                       | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                     |            10.0 |
| nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxoutclk |             3.1 |
| nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txoutclk |             3.1 |
| nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxoutclk                              |             3.1 |
| sys_clk                                                                                                                                                                                       | sys_clk                                                                                                                                                                               |            10.0 |
| sys_clkp                                                                                                                                                                                      | sys_clkp                                                                                                                                                                              |            10.0 |
| txoutclk_x0y1                                                                                                                                                                                 | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                                             |            10.0 |
| userclk1                                                                                                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                    |             4.0 |
| xphy_refclk_p                                                                                                                                                                                 | xphy_refclk_p                                                                                                                                                                         |             6.4 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| top                                                                                    |     4.706 |
|   axi_clocking_i                                                                       |     0.115 |
|     clk_wiz_i                                                                          |     0.111 |
|       inst                                                                             |     0.111 |
|   control_sub_i                                                                        |     3.453 |
|     dma_sub                                                                            |     3.317 |
|       axi_clock_converter_0                                                            |     0.003 |
|         inst                                                                           |     0.003 |
|           gen_clock_conv.gen_async_lite_conv.ar_handshake                              |    <0.001 |
|             handshake                                                                  |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                             |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                             |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.aw_handshake                              |    <0.001 |
|             handshake                                                                  |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                             |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                             |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.b_handshake                               |    <0.001 |
|             handshake                                                                  |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                             |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                             |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.r_handshake                               |    <0.001 |
|             handshake                                                                  |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                             |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                             |    <0.001 |
|           gen_clock_conv.gen_async_lite_conv.w_handshake                               |    <0.001 |
|             handshake                                                                  |    <0.001 |
|               xpm_cdc_single_dest2src_inst                                             |    <0.001 |
|               xpm_cdc_single_src2dest_inst                                             |    <0.001 |
|       axi_interconnect_0                                                               |     0.006 |
|         m00_couplers                                                                   |     0.000 |
|           m00_data_fifo                                                                |     0.000 |
|             inst                                                                       |     0.000 |
|         m01_couplers                                                                   |     0.000 |
|           m01_data_fifo                                                                |     0.000 |
|             inst                                                                       |     0.000 |
|         m02_couplers                                                                   |     0.000 |
|           m02_data_fifo                                                                |     0.000 |
|             inst                                                                       |     0.000 |
|         m03_couplers                                                                   |     0.000 |
|           m03_data_fifo                                                                |     0.000 |
|             inst                                                                       |     0.000 |
|         m08_couplers                                                                   |     0.000 |
|           m08_data_fifo                                                                |     0.000 |
|             inst                                                                       |     0.000 |
|         s00_couplers                                                                   |     0.003 |
|           auto_cc                                                                      |     0.003 |
|             inst                                                                       |     0.003 |
|               gen_clock_conv.gen_async_lite_conv.ar_handshake                          |    <0.001 |
|                 handshake                                                              |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                         |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                         |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.aw_handshake                          |    <0.001 |
|                 handshake                                                              |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                         |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                         |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.b_handshake                           |    <0.001 |
|                 handshake                                                              |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                         |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                         |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.r_handshake                           |    <0.001 |
|                 handshake                                                              |    <0.001 |
|                   xpm_cdc_single_dest2src_inst                                         |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                         |    <0.001 |
|               gen_clock_conv.gen_async_lite_conv.w_handshake                           |     0.001 |
|                 handshake                                                              |     0.001 |
|                   xpm_cdc_single_dest2src_inst                                         |    <0.001 |
|                   xpm_cdc_single_src2dest_inst                                         |    <0.001 |
|           s00_data_fifo                                                                |     0.000 |
|             inst                                                                       |     0.000 |
|         s00_mmu                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             decerr_slave_inst                                                          |    <0.001 |
|             register_slice_inst                                                        |    <0.001 |
|               ar_pipe                                                                  |    <0.001 |
|               aw_pipe                                                                  |    <0.001 |
|         xbar                                                                           |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_sasd.crossbar_sasd_0                                                   |     0.002 |
|               addr_arbiter_inst                                                        |    <0.001 |
|               gen_decerr.decerr_slave_inst                                             |    <0.001 |
|               reg_slice_r                                                              |    <0.001 |
|               splitter_ar                                                              |    <0.001 |
|               splitter_aw                                                              |    <0.001 |
|       axis_dwidth_dma_rx                                                               |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_downsizer_conversion.axisc_downsizer_0                                   |    <0.001 |
|       axis_dwidth_dma_tx                                                               |    <0.001 |
|         inst                                                                           |    <0.001 |
|           gen_upsizer_conversion.axisc_upsizer_0                                       |    <0.001 |
|       axis_fifo_10g_rx                                                                 |     0.012 |
|         inst                                                                           |     0.012 |
|           gen_fifo_generator.fifo_generator_inst                                       |     0.012 |
|             inst_fifo_gen                                                              |     0.012 |
|               gaxis_fifo.gaxisf.axisf                                                  |     0.012 |
|                 grf.rf                                                                 |     0.012 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |     0.003 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |     0.002 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |     0.008 |
|                     gdm.dm_gen.dm                                                      |     0.005 |
|                       RAM_reg_0_31_0_5                                                 |    <0.001 |
|                       RAM_reg_0_31_102_107                                             |    <0.001 |
|                       RAM_reg_0_31_108_113                                             |    <0.001 |
|                       RAM_reg_0_31_114_119                                             |    <0.001 |
|                       RAM_reg_0_31_120_125                                             |    <0.001 |
|                       RAM_reg_0_31_126_131                                             |    <0.001 |
|                       RAM_reg_0_31_12_17                                               |    <0.001 |
|                       RAM_reg_0_31_144_149                                             |    <0.001 |
|                       RAM_reg_0_31_150_155                                             |    <0.001 |
|                       RAM_reg_0_31_156_161                                             |    <0.001 |
|                       RAM_reg_0_31_162_167                                             |    <0.001 |
|                       RAM_reg_0_31_168_173                                             |    <0.001 |
|                       RAM_reg_0_31_174_179                                             |    <0.001 |
|                       RAM_reg_0_31_180_185                                             |    <0.001 |
|                       RAM_reg_0_31_186_191                                             |    <0.001 |
|                       RAM_reg_0_31_18_23                                               |    <0.001 |
|                       RAM_reg_0_31_192_197                                             |    <0.001 |
|                       RAM_reg_0_31_198_203                                             |    <0.001 |
|                       RAM_reg_0_31_204_209                                             |    <0.001 |
|                       RAM_reg_0_31_210_215                                             |    <0.001 |
|                       RAM_reg_0_31_216_221                                             |    <0.001 |
|                       RAM_reg_0_31_222_227                                             |    <0.001 |
|                       RAM_reg_0_31_228_233                                             |    <0.001 |
|                       RAM_reg_0_31_234_239                                             |    <0.001 |
|                       RAM_reg_0_31_240_245                                             |    <0.001 |
|                       RAM_reg_0_31_246_251                                             |    <0.001 |
|                       RAM_reg_0_31_24_29                                               |    <0.001 |
|                       RAM_reg_0_31_252_257                                             |    <0.001 |
|                       RAM_reg_0_31_258_263                                             |    <0.001 |
|                       RAM_reg_0_31_264_269                                             |    <0.001 |
|                       RAM_reg_0_31_270_272                                             |    <0.001 |
|                       RAM_reg_0_31_30_35                                               |    <0.001 |
|                       RAM_reg_0_31_36_41                                               |    <0.001 |
|                       RAM_reg_0_31_42_47                                               |    <0.001 |
|                       RAM_reg_0_31_48_53                                               |    <0.001 |
|                       RAM_reg_0_31_54_59                                               |    <0.001 |
|                       RAM_reg_0_31_60_65                                               |    <0.001 |
|                       RAM_reg_0_31_66_71                                               |    <0.001 |
|                       RAM_reg_0_31_6_11                                                |    <0.001 |
|                       RAM_reg_0_31_72_77                                               |    <0.001 |
|                       RAM_reg_0_31_78_83                                               |    <0.001 |
|                       RAM_reg_0_31_84_89                                               |    <0.001 |
|                       RAM_reg_0_31_90_95                                               |    <0.001 |
|                       RAM_reg_0_31_96_101                                              |    <0.001 |
|                   rstblk                                                               |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst           |    <0.001 |
|       axis_fifo_10g_tx                                                                 |     0.002 |
|         inst                                                                           |     0.002 |
|           gen_fifo_generator.fifo_generator_inst                                       |     0.002 |
|             inst_fifo_gen                                                              |     0.002 |
|               gaxis_fifo.gaxisf.axisf                                                  |     0.002 |
|                 grf.rf                                                                 |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |    <0.001 |
|                     gdm.dm_gen.dm                                                      |    <0.001 |
|                       RAM_reg_0_31_0_5                                                 |    <0.001 |
|                   rstblk                                                               |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst           |    <0.001 |
|       nf_riffa_dma_1                                                                   |     0.628 |
|         inst                                                                           |     0.628 |
|           nf_riffa_dma_cpu_regs_inst                                                   |     0.006 |
|           riffa                                                                        |     0.501 |
|             engine_layer_inst                                                          |     0.114 |
|               rx_engine_ultrascale_inst                                                |     0.011 |
|                 rxc_engine_inst                                                        |     0.009 |
|                   data_shiftreg_inst                                                   |     0.007 |
|                   dw_enable                                                            |    <0.001 |
|                   dw_pipeline                                                          |    <0.001 |
|                     pipeline_inst                                                      |    <0.001 |
|                   eop_shiftreg_inst                                                    |    <0.001 |
|                   meta_DW1_register                                                    |    <0.001 |
|                   meta_DW2_register                                                    |    <0.001 |
|                   metadata_DW0_register                                                |    <0.001 |
|                   output_pipeline                                                      |     0.002 |
|                     pipeline_inst                                                      |     0.002 |
|                   start_flag_register                                                  |    <0.001 |
|                 rxr_engine_inst                                                        |     0.002 |
|                   addr_DW0_register                                                    |    <0.001 |
|                   data_shiftreg_inst                                                   |    <0.001 |
|                   eop_shiftreg_inst                                                    |    <0.001 |
|                   meta_DW1_register                                                    |    <0.001 |
|                   metadata_DW0_register                                                |    <0.001 |
|                   output_pipeline                                                      |    <0.001 |
|                     pipeline_inst                                                      |    <0.001 |
|                   sop_shiftreg_inst                                                    |    <0.001 |
|               tx_engine_ultrascale_inst                                                |     0.103 |
|                 txc_engine_inst                                                        |     0.040 |
|                   txc_engine_inst                                                      |     0.033 |
|                     tx_alignment_inst                                                  |     0.011 |
|                       compute_reg                                                      |     0.001 |
|                         pipeline_inst                                                  |     0.001 |
|                       gen_data_input_regs[0].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       gen_data_input_regs[1].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       gen_data_input_regs[2].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       gen_data_input_regs[3].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       hdr_input_reg                                                    |     0.001 |
|                         pipeline_inst                                                  |     0.001 |
|                       output_register_inst                                             |     0.003 |
|                         pipeline_inst                                                  |     0.003 |
|                       pktctr_inst                                                      |    <0.001 |
|                       ready_reg                                                        |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       rot_inst                                                         |     0.000 |
|                       satctr_inst                                                      |    <0.001 |
|                       select_reg                                                       |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                     tx_data_pipeline_inst                                              |     0.017 |
|                       tx_shift_inst                                                    |    <0.001 |
|                         input_register                                                 |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                       txdf_inst                                                        |     0.017 |
|                         gen_regs_fifos[0].fifo_inst_                                   |     0.003 |
|                           mem                                                          |     0.003 |
|                         gen_regs_fifos[0].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[0].input_pipeline_inst_                         |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[1].fifo_inst_                                   |     0.004 |
|                           mem                                                          |     0.003 |
|                         gen_regs_fifos[1].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[2].fifo_inst_                                   |     0.004 |
|                           mem                                                          |     0.003 |
|                         gen_regs_fifos[2].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[3].fifo_inst_                                   |     0.004 |
|                           mem                                                          |     0.003 |
|                         gen_regs_fifos[3].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                     txhf_inst                                                          |     0.005 |
|                       fifo_inst                                                        |     0.003 |
|                         mem                                                            |     0.002 |
|                           rMemory_reg_0_3_0_5                                          |    <0.001 |
|                           rMemory_reg_0_3_114_119                                      |    <0.001 |
|                           rMemory_reg_0_3_120_125                                      |    <0.001 |
|                           rMemory_reg_0_3_24_29                                        |    <0.001 |
|                           rMemory_reg_0_3_30_35                                        |    <0.001 |
|                           rMemory_reg_0_3_36_41                                        |    <0.001 |
|                           rMemory_reg_0_3_48_53                                        |    <0.001 |
|                           rMemory_reg_0_3_60_65                                        |    <0.001 |
|                           rMemory_reg_0_3_6_11                                         |    <0.001 |
|                           rMemory_reg_0_3_78_83                                        |    <0.001 |
|                           rMemory_reg_0_3_84_89                                        |    <0.001 |
|                           rMemory_reg_0_3_90_95                                        |    <0.001 |
|                           rMemory_reg_0_3_96_101                                       |    <0.001 |
|                       input_pipeline_inst                                              |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       output_pipeline_inst                                             |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                   txc_formatter_inst                                                   |     0.001 |
|                     input_inst                                                         |    <0.001 |
|                       pipeline_inst                                                    |    <0.001 |
|                     output_inst                                                        |    <0.001 |
|                       pipeline_inst                                                    |    <0.001 |
|                   txc_trans_inst                                                       |     0.006 |
|                     input_inst                                                         |     0.002 |
|                       pipeline_inst                                                    |     0.002 |
|                     output_inst                                                        |     0.003 |
|                       pipeline_inst                                                    |     0.003 |
|                 txr_engine_inst                                                        |     0.064 |
|                   txr_engine_inst                                                      |     0.052 |
|                     tx_alignment_inst                                                  |     0.015 |
|                       compute_reg                                                      |     0.002 |
|                         pipeline_inst                                                  |     0.002 |
|                       gen_data_input_regs[0].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       gen_data_input_regs[1].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       gen_data_input_regs[2].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       gen_data_input_regs[3].data_register_                            |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                       hdr_input_reg                                                    |     0.002 |
|                         pipeline_inst                                                  |     0.002 |
|                       output_register_inst                                             |     0.003 |
|                         pipeline_inst                                                  |     0.003 |
|                       pktctr_inst                                                      |    <0.001 |
|                       ready_reg                                                        |     0.002 |
|                         pipeline_inst                                                  |     0.002 |
|                       rot_inst                                                         |    <0.001 |
|                       satctr_inst                                                      |    <0.001 |
|                       select_reg                                                       |    <0.001 |
|                         pipeline_inst                                                  |    <0.001 |
|                     tx_data_pipeline_inst                                              |     0.026 |
|                       tx_shift_inst                                                    |     0.003 |
|                         input_register                                                 |     0.003 |
|                           pipeline_inst                                                |     0.003 |
|                       txdf_inst                                                        |     0.023 |
|                         gen_regs_fifos[0].fifo_inst_                                   |     0.006 |
|                           mem                                                          |     0.005 |
|                         gen_regs_fifos[0].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[0].input_pipeline_inst_                         |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[1].fifo_inst_                                   |     0.004 |
|                           mem                                                          |     0.004 |
|                         gen_regs_fifos[1].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[1].input_pipeline_inst_                         |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[2].fifo_inst_                                   |     0.004 |
|                           mem                                                          |     0.003 |
|                         gen_regs_fifos[2].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[2].input_pipeline_inst_                         |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[3].fifo_inst_                                   |     0.004 |
|                           mem                                                          |     0.003 |
|                         gen_regs_fifos[3].fifo_pipeline_inst_                          |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                         gen_regs_fifos[3].input_pipeline_inst_                         |    <0.001 |
|                           pipeline_inst                                                |    <0.001 |
|                     txhf_inst                                                          |     0.011 |
|                       fifo_inst                                                        |     0.007 |
|                         mem                                                            |     0.006 |
|                           rMemory_reg_0_3_0_5                                          |    <0.001 |
|                           rMemory_reg_0_3_102_107                                      |    <0.001 |
|                           rMemory_reg_0_3_108_113                                      |    <0.001 |
|                           rMemory_reg_0_3_114_119                                      |    <0.001 |
|                           rMemory_reg_0_3_126_131                                      |    <0.001 |
|                           rMemory_reg_0_3_12_17                                        |    <0.001 |
|                           rMemory_reg_0_3_144_149                                      |    <0.001 |
|                           rMemory_reg_0_3_150_155                                      |    <0.001 |
|                           rMemory_reg_0_3_156_157                                      |    <0.001 |
|                           rMemory_reg_0_3_18_23                                        |    <0.001 |
|                           rMemory_reg_0_3_24_29                                        |    <0.001 |
|                           rMemory_reg_0_3_30_35                                        |    <0.001 |
|                           rMemory_reg_0_3_36_41                                        |    <0.001 |
|                           rMemory_reg_0_3_42_47                                        |    <0.001 |
|                           rMemory_reg_0_3_48_53                                        |    <0.001 |
|                           rMemory_reg_0_3_54_59                                        |    <0.001 |
|                           rMemory_reg_0_3_60_65                                        |    <0.001 |
|                           rMemory_reg_0_3_66_71                                        |    <0.001 |
|                           rMemory_reg_0_3_6_11                                         |    <0.001 |
|                           rMemory_reg_0_3_72_77                                        |    <0.001 |
|                           rMemory_reg_0_3_78_83                                        |    <0.001 |
|                           rMemory_reg_0_3_84_89                                        |    <0.001 |
|                           rMemory_reg_0_3_90_95                                        |    <0.001 |
|                           rMemory_reg_0_3_96_101                                       |    <0.001 |
|                       input_pipeline_inst                                              |     0.002 |
|                         pipeline_inst                                                  |     0.002 |
|                       output_pipeline_inst                                             |     0.002 |
|                         pipeline_inst                                                  |     0.002 |
|                   txr_formatter_inst                                                   |     0.005 |
|                     input_inst                                                         |     0.002 |
|                       pipeline_inst                                                    |     0.002 |
|                     output_inst                                                        |     0.002 |
|                       pipeline_inst                                                    |     0.002 |
|                   txr_trans_inst                                                       |     0.006 |
|                     input_inst                                                         |     0.003 |
|                       pipeline_inst                                                    |     0.003 |
|                     output_inst                                                        |     0.004 |
|                       pipeline_inst                                                    |     0.004 |
|             riffa_inst                                                                 |     0.387 |
|               channels[0].channel                                                      |     0.167 |
|                 channel                                                                |     0.161 |
|                   rxPort                                                               |     0.113 |
|                     gate                                                               |     0.001 |
|                       countSync                                                        |    <0.001 |
|                         sigAtoB                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                         sigBtoA                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                       rxAckSig                                                         |    <0.001 |
|                         metaFF                                                         |    <0.001 |
|                         syncFF                                                         |    <0.001 |
|                       rxSig                                                            |    <0.001 |
|                         sigAtoB                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                         sigBtoA                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                     mainFifo                                                           |     0.013 |
|                       fifo                                                             |     0.012 |
|                         asyncCompare                                                   |    <0.001 |
|                         mem                                                            |     0.011 |
|                         rdPtrEmpty                                                     |     0.001 |
|                         wrPtrFull                                                      |    <0.001 |
|                     mainFifoPacker                                                     |     0.032 |
|                     reader                                                             |     0.020 |
|                     requesterMux                                                       |     0.001 |
|                     sgListReader                                                       |     0.003 |
|                     sgRxFifo                                                           |     0.007 |
|                       mem                                                              |     0.005 |
|                     sgRxFifoPacker                                                     |     0.008 |
|                     sgRxReq                                                            |     0.008 |
|                     sgTxFifo                                                           |     0.002 |
|                       mem                                                              |     0.001 |
|                     sgTxFifoPacker                                                     |     0.008 |
|                     sgTxReq                                                            |     0.009 |
|                   txPort                                                               |     0.048 |
|                     buffer                                                             |     0.011 |
|                       fifo                                                             |     0.002 |
|                         mem                                                            |     0.001 |
|                     gate                                                               |     0.015 |
|                       fifo                                                             |     0.013 |
|                         asyncCompare                                                   |    <0.001 |
|                         mem                                                            |     0.011 |
|                         rdPtrEmpty                                                     |    <0.001 |
|                         wrPtrFull                                                      |    <0.001 |
|                     monitor                                                            |     0.004 |
|                     sgListReader                                                       |     0.003 |
|                     writer                                                             |     0.016 |
|               channels[1].channel                                                      |     0.139 |
|                 channel                                                                |     0.135 |
|                   rxPort                                                               |     0.089 |
|                     gate                                                               |     0.001 |
|                       countSync                                                        |    <0.001 |
|                         sigAtoB                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                         sigBtoA                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                       rxAckSig                                                         |    <0.001 |
|                         metaFF                                                         |    <0.001 |
|                         syncFF                                                         |    <0.001 |
|                       rxSig                                                            |    <0.001 |
|                         sigAtoB                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                         sigBtoA                                                        |    <0.001 |
|                           metaFF                                                       |    <0.001 |
|                           syncFF                                                       |    <0.001 |
|                     mainFifo                                                           |     0.021 |
|                       fifo                                                             |     0.018 |
|                         asyncCompare                                                   |    <0.001 |
|                         mem                                                            |     0.015 |
|                         rdPtrEmpty                                                     |     0.001 |
|                         wrPtrFull                                                      |    <0.001 |
|                     mainFifoPacker                                                     |     0.005 |
|                     reader                                                             |     0.016 |
|                     requesterMux                                                       |     0.002 |
|                     sgListReader                                                       |     0.003 |
|                     sgRxFifo                                                           |     0.006 |
|                       mem                                                              |     0.005 |
|                     sgRxFifoPacker                                                     |     0.008 |
|                     sgRxReq                                                            |     0.008 |
|                     sgTxFifo                                                           |     0.001 |
|                       mem                                                              |    <0.001 |
|                     sgTxFifoPacker                                                     |     0.009 |
|                     sgTxReq                                                            |     0.009 |
|                   txPort                                                               |     0.045 |
|                     buffer                                                             |     0.011 |
|                       fifo                                                             |     0.001 |
|                         mem                                                            |    <0.001 |
|                     gate                                                               |     0.012 |
|                       fifo                                                             |     0.011 |
|                         asyncCompare                                                   |    <0.001 |
|                         mem                                                            |     0.009 |
|                         rdPtrEmpty                                                     |    <0.001 |
|                         wrPtrFull                                                      |    <0.001 |
|                     monitor                                                            |     0.004 |
|                     sgListReader                                                       |     0.003 |
|                     writer                                                             |     0.015 |
|               intr                                                                     |    <0.001 |
|                 intrCtlr                                                               |    <0.001 |
|               rc_fc                                                                    |    <0.001 |
|               reg_inst                                                                 |     0.004 |
|                 chnl_output_register                                                   |    <0.001 |
|                   pipeline_inst                                                        |    <0.001 |
|                 rxr_input_register                                                     |     0.002 |
|                   pipeline_inst                                                        |     0.002 |
|                 txc_output_register                                                    |     0.001 |
|                   pipeline_inst                                                        |     0.001 |
|               reorderQueue                                                             |     0.066 |
|                 data_input                                                             |     0.024 |
|                   countRam                                                             |    <0.001 |
|                     rRAM_reg_0_63_0_2                                                  |    <0.001 |
|                     rRAM_reg_0_63_3_5                                                  |    <0.001 |
|                     rRAM_reg_0_63_6_6                                                  |    <0.001 |
|                   posRam                                                               |     0.003 |
|                 data_output                                                            |     0.011 |
|                 mapRam                                                                 |    <0.001 |
|                   rRAM_reg_0_63_0_2                                                    |    <0.001 |
|                   rRAM_reg_0_63_3_5                                                    |    <0.001 |
|                 pktRam                                                                 |    <0.001 |
|                   rRAM_reg_0_63_0_2                                                    |    <0.001 |
|                   rRAM_reg_0_63_3_5                                                    |    <0.001 |
|                   rRAM_reg_0_63_6_8                                                    |    <0.001 |
|                   rRAM_reg_0_63_9_10                                                   |    <0.001 |
|                 rams[0].ram                                                            |     0.006 |
|                 rams[1].ram                                                            |     0.006 |
|                 rams[2].ram                                                            |     0.006 |
|                 rams[3].ram                                                            |     0.008 |
|               tx_mux_inst                                                              |     0.011 |
|                 req_ack_fifo                                                           |    <0.001 |
|                   mem                                                                  |    <0.001 |
|                     rMemory_reg_0_31_0_0                                               |    <0.001 |
|                     rMemory_reg_0_31_1_1                                               |    <0.001 |
|                 tx_mux_128_inst                                                        |     0.010 |
|                   selRd                                                                |    <0.001 |
|                   selWr                                                                |    <0.001 |
|           riffa_axi_lite_attachment                                                    |     0.015 |
|             ar_fifo                                                                    |     0.002 |
|               U0                                                                       |     0.002 |
|                 inst_fifo_gen                                                          |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                              |     0.002 |
|                     grf.rf                                                             |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm_gen.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                           |    <0.001 |
|                           RAM_reg_0_15_18_23                                           |    <0.001 |
|                           RAM_reg_0_15_24_29                                           |    <0.001 |
|                           RAM_reg_0_15_30_35                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             aw_fifo                                                                    |     0.002 |
|               U0                                                                       |     0.002 |
|                 inst_fifo_gen                                                          |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                              |     0.002 |
|                     grf.rf                                                             |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm_gen.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                           |    <0.001 |
|                           RAM_reg_0_15_18_23                                           |    <0.001 |
|                           RAM_reg_0_15_24_29                                           |    <0.001 |
|                           RAM_reg_0_15_30_35                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             r_fifo                                                                     |     0.002 |
|               U0                                                                       |     0.002 |
|                 inst_fifo_gen                                                          |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                              |     0.002 |
|                     grf.rf                                                             |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |    <0.001 |
|                         gdm.dm_gen.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                           |    <0.001 |
|                           RAM_reg_0_15_18_23                                           |    <0.001 |
|                           RAM_reg_0_15_24_29                                           |    <0.001 |
|                           RAM_reg_0_15_30_35                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             tag_fifo                                                                   |     0.003 |
|               U0                                                                       |     0.003 |
|                 inst_fifo_gen                                                          |     0.003 |
|                   gaxis_fifo.gaxisf.axisf                                              |     0.003 |
|                     grf.rf                                                             |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |     0.002 |
|                         gdm.dm_gen.dm                                                  |     0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                           |    <0.001 |
|                           RAM_reg_0_15_18_23                                           |    <0.001 |
|                           RAM_reg_0_15_24_29                                           |    <0.001 |
|                           RAM_reg_0_15_30_35                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|             w_fifo                                                                     |     0.003 |
|               U0                                                                       |     0.003 |
|                 inst_fifo_gen                                                          |     0.003 |
|                   gaxis_fifo.gaxisf.axisf                                              |     0.003 |
|                     grf.rf                                                             |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                            |     0.001 |
|                         gdm.dm_gen.dm                                                  |    <0.001 |
|                           RAM_reg_0_15_0_5                                             |    <0.001 |
|                           RAM_reg_0_15_12_17                                           |    <0.001 |
|                           RAM_reg_0_15_18_23                                           |    <0.001 |
|                           RAM_reg_0_15_24_29                                           |    <0.001 |
|                           RAM_reg_0_15_30_35                                           |    <0.001 |
|                           RAM_reg_0_15_6_11                                            |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           riffa_axis_attachment                                                        |     0.098 |
|             axis_to_riffa_conv                                                         |     0.097 |
|               axis_riffa_fifo                                                          |     0.032 |
|                 fifo                                                                   |     0.027 |
|               rx_riffa_fifo                                                            |     0.064 |
|                 fifo                                                                   |     0.059 |
|             riffa_to_axis_conv                                                         |     0.001 |
|       pcie3_7x_1                                                                       |     2.666 |
|         inst                                                                           |     2.666 |
|           gt_top_i                                                                     |     2.415 |
|             pipe_wrapper_i                                                             |     2.415 |
|               pipe_clock_int.pipe_clock_i                                              |     0.111 |
|               pipe_lane[0].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[0].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[0].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i       |    <0.001 |
|                 qpll_drp_i                                                             |    <0.001 |
|                 qpll_wrapper_i                                                         |    <0.001 |
|               pipe_lane[0].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[0].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[0].pipe_user_i                                                 |     0.001 |
|               pipe_lane[1].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[1].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[1].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[1].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[1].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[1].pipe_user_i                                                 |     0.001 |
|               pipe_lane[2].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[2].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[2].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[2].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[2].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[2].pipe_user_i                                                 |     0.001 |
|               pipe_lane[3].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[3].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[3].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[3].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[3].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[3].pipe_user_i                                                 |     0.001 |
|               pipe_lane[4].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[4].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[4].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i       |     0.001 |
|                 qpll_drp_i                                                             |    <0.001 |
|                 qpll_wrapper_i                                                         |    <0.001 |
|               pipe_lane[4].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[4].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[4].pipe_user_i                                                 |     0.001 |
|               pipe_lane[5].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[5].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[5].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[5].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[5].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[5].pipe_user_i                                                 |     0.001 |
|               pipe_lane[6].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[6].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[6].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[6].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[6].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[6].pipe_user_i                                                 |     0.001 |
|               pipe_lane[7].gt_wrapper_i                                                |     0.277 |
|                 cpllPDInst                                                             |    <0.001 |
|               pipe_lane[7].pipe_drp_i                                                  |     0.001 |
|               pipe_lane[7].pipe_eq.pipe_eq_i                                           |     0.005 |
|                 rxeq_scan_i                                                            |     0.001 |
|               pipe_lane[7].pipe_rate_i                                                 |     0.003 |
|               pipe_lane[7].pipe_sync_i                                                 |    <0.001 |
|               pipe_lane[7].pipe_user_i                                                 |     0.001 |
|               pipe_reset_i                                                             |     0.003 |
|               qpll_reset.qpll_reset_i                                                  |     0.001 |
|           pcie_top_i                                                                   |     0.251 |
|             force_adapt_i                                                              |     0.003 |
|             pcie_7vx_i                                                                 |     0.235 |
|               pcie_bram_7vx_i                                                          |     0.052 |
|                 cpl_fifo                                                               |     0.012 |
|                   genblk1.CPL_FIFO_16KB.U0                                             |     0.012 |
|                 replay_buffer                                                          |     0.026 |
|                   U0                                                                   |     0.026 |
|                 req_fifo                                                               |     0.013 |
|                   U0                                                                   |     0.013 |
|             pcie_init_ctrl_7vx_i                                                       |    <0.001 |
|             pcie_tlp_tph_tbl_7vx_i                                                     |     0.012 |
|       pcie_reset_inv                                                                   |     0.000 |
|     nf_mbsys                                                                           |     0.136 |
|       axi_iic_0                                                                        |     0.003 |
|         U0                                                                             |     0.003 |
|           X_IIC                                                                        |     0.003 |
|             DYN_MASTER_I                                                               |    <0.001 |
|             FILTER_I                                                                   |    <0.001 |
|               SCL_DEBOUNCE                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                      |    <0.001 |
|               SDA_DEBOUNCE                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                      |    <0.001 |
|             IIC_CONTROL_I                                                              |     0.001 |
|               BITCNT                                                                   |    <0.001 |
|               CLKCNT                                                                   |    <0.001 |
|               I2CDATA_REG                                                              |    <0.001 |
|               I2CHEADER_REG                                                            |    <0.001 |
|               SETUP_CNT                                                                |    <0.001 |
|             READ_FIFO_I                                                                |    <0.001 |
|             REG_INTERFACE_I                                                            |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                          |    <0.001 |
|             WRITE_FIFO_I                                                               |    <0.001 |
|             X_AXI_IPIF_SSP1                                                            |    <0.001 |
|               AXI_LITE_IPIF_I                                                          |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|                   I_DECODER                                                            |    <0.001 |
|               X_INTERRUPT_CONTROL                                                      |    <0.001 |
|               X_SOFT_RESET                                                             |    <0.001 |
|       axi_uartlite_0                                                                   |    <0.001 |
|         U0                                                                             |    <0.001 |
|           AXI_LITE_IPIF_I                                                              |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                         |    <0.001 |
|               I_DECODER                                                                |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I          |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I          |    <0.001 |
|           UARTLITE_CORE_I                                                              |    <0.001 |
|             BAUD_RATE_I                                                                |    <0.001 |
|             UARTLITE_RX_I                                                              |    <0.001 |
|               DELAY_16_I                                                               |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                       |    <0.001 |
|               SRL_FIFO_I                                                               |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                   DYNSHREG_F_I                                                         |    <0.001 |
|             UARTLITE_TX_I                                                              |    <0.001 |
|               MID_START_BIT_SRL16_I                                                    |    <0.001 |
|               SRL_FIFO_I                                                               |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                   DYNSHREG_F_I                                                         |    <0.001 |
|       clk_wiz_1                                                                        |     0.107 |
|         inst                                                                           |     0.107 |
|       mbsys                                                                            |     0.025 |
|         mdm_1                                                                          |    <0.001 |
|           U0                                                                           |    <0.001 |
|             MDM_Core_I1                                                                |    <0.001 |
|               JTAG_CONTROL_I                                                           |    <0.001 |
|                 FDC_I                                                                  |    <0.001 |
|                 SYNC_FDRE                                                              |    <0.001 |
|                 Use_Config_SRL16E.SRL16E_1                                             |    <0.001 |
|                 Use_Config_SRL16E.SRL16E_2                                             |    <0.001 |
|                 Use_ID_SRL16E.SRL16E_ID_1                                              |    <0.001 |
|                 Use_ID_SRL16E.SRL16E_ID_2                                              |    <0.001 |
|             No_Dbg_Reg_Access.BUFG_DRCK                                                |    <0.001 |
|             Use_E2.BSCAN_I                                                             |    <0.001 |
|         microblaze_0                                                                   |     0.014 |
|           U0                                                                           |     0.014 |
|             MicroBlaze_Core_I                                                          |     0.014 |
|               Performance.Core                                                         |     0.014 |
|                 Data_Flow_I                                                            |     0.007 |
|                   ALU_I                                                                |     0.001 |
|                     Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                       Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                       Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                       Last_Bit.MULT_AND_I                                              |    <0.001 |
|                       Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                     Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                     Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                     Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                       Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                         Using_FPGA.Native                                              |    <0.001 |
|                       Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Byte_Doublet_Handle_gti_I                                            |    <0.001 |
|                   Data_Flow_Logic_I                                                    |    <0.001 |
|                     Gen_Bits[0].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[10].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[11].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[12].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[13].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[14].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[15].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[16].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[17].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[18].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[19].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[1].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[20].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[21].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[22].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[23].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[24].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[25].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[26].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[27].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[28].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[29].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[2].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[30].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[31].MEM_EX_Result_Inst                                    |    <0.001 |
|                     Gen_Bits[3].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[4].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[5].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[6].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[7].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[8].MEM_EX_Result_Inst                                     |    <0.001 |
|                     Gen_Bits[9].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Operand_Select_I                                                     |     0.002 |
|                     Gen_Bit[0].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[10].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[11].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[12].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[13].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[14].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[15].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[16].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[17].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[18].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[19].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[1].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[20].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[21].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[22].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[23].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[24].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[25].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[26].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[27].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[28].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[29].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[2].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[30].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[31].MUXF7_I1                                               |    <0.001 |
|                     Gen_Bit[3].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[4].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[5].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[6].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[7].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[8].MUXF7_I1                                                |    <0.001 |
|                     Gen_Bit[9].MUXF7_I1                                                |    <0.001 |
|                   Register_File_I                                                      |     0.002 |
|                     Using_LUT6.All_RAM32M[0].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[10].ram32m_i                                 |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[11].ram32m_i                                 |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[12].ram32m_i                                 |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[13].ram32m_i                                 |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[14].ram32m_i                                 |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[15].ram32m_i                                 |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[1].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[2].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[3].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[4].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[5].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[6].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[7].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[8].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_LUT6.All_RAM32M[9].ram32m_i                                  |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                   Shift_Logic_Module_I                                                 |     0.000 |
|                   Using_DAXI_ALU_Carry.Direct_MUXCY_I                                  |    <0.001 |
|                   Using_DAXI_ALU_Carry.Post_MUXCY_I                                    |     0.000 |
|                   Using_DAXI_ALU_Carry.direct_lut_INST                                 |     0.000 |
|                   Zero_Detect_I                                                        |    <0.001 |
|                     Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                     Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                     Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|                   exception_registers_I1                                               |    <0.001 |
|                     CarryIn_MUXCY                                                      |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                        |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                       |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                       |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                       |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                       |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                       |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                     |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                       |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                         |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                        |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                        |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                          |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                      |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                        |     0.000 |
|                     Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                          |    <0.001 |
|                   msr_reg_i                                                            |    <0.001 |
|                     MEM_MSR_Bits[28].Using_FDR.MSR_I                                   |    <0.001 |
|                     MEM_MSR_Bits[29].Using_FDR.MSR_I                                   |    <0.001 |
|                     MEM_MSR_Bits[30].Using_FDR.MSR_I                                   |    <0.001 |
|                     OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                              |    <0.001 |
|                     OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                              |    <0.001 |
|                     OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                              |    <0.001 |
|                     OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                              |    <0.001 |
|                     OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                              |    <0.001 |
|                 Decode_I                                                               |     0.005 |
|                   PC_Module_I                                                          |     0.001 |
|                     Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                          |    <0.001 |
|                     Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                           |    <0.001 |
|                     Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                           |    <0.001 |
|                     Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                  |    <0.001 |
|                     Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                 |    <0.001 |
|                     Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                 |    <0.001 |
|                     Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                  |     0.000 |
|                     Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                 |    <0.001 |
|                     Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                 |    <0.001 |
|                     Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                 |    <0.001 |
|                     Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                 |     0.000 |
|                     Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                  |     0.000 |
|                     Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                  |     0.000 |
|                     Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                  |    <0.001 |
|                     Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                  |     0.000 |
|                     Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                  |     0.000 |
|                     Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                  |     0.000 |
|                     Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                  |    <0.001 |
|                     Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                  |     0.000 |
|                   PreFetch_Buffer_I1                                                   |     0.002 |
|                     Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |    <0.001 |
|                     Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |    <0.001 |
|                     Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |    <0.001 |
|                     Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |    <0.001 |
|                     Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |    <0.001 |
|                     Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |    <0.001 |
|                     Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |    <0.001 |
|                     Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |    <0.001 |
|                     Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |    <0.001 |
|                     Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |    <0.001 |
|                     Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[32].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[33].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[34].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[35].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[36].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[37].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[38].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[39].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[40].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[41].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[42].Gen_Instr_DFF                         |    <0.001 |
|                     Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                       |    <0.001 |
|                     Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                        |    <0.001 |
|                     Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                     Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                        |    <0.001 |
|                     Last_Sel_DFF                                                       |    <0.001 |
|                     Mux_Select_Empty_LUT6                                              |    <0.001 |
|                     Mux_Select_OF_Valid_LUT6                                           |    <0.001 |
|                     OF_Valid_DFF                                                       |    <0.001 |
|                   Use_MuxCy[10].OF_Piperun_Stage                                       |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   Use_MuxCy[11].OF_Piperun_Stage                                       |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   Use_MuxCy[1].OF_Piperun_Stage                                        |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   Use_MuxCy[2].OF_Piperun_Stage                                        |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   Use_MuxCy[3].OF_Piperun_Stage                                        |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   Use_MuxCy[4].OF_Piperun_Stage                                        |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   Use_MuxCy[5].OF_Piperun_Stage                                        |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   Use_MuxCy[6].OF_Piperun_Stage                                        |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   Use_MuxCy[7].OF_Piperun_Stage                                        |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   Use_MuxCy[8].OF_Piperun_Stage                                        |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   Use_MuxCy[9].OF_Piperun_Stage                                        |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                           |    <0.001 |
|                   Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                           |    <0.001 |
|                   Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                           |    <0.001 |
|                   Using_FPGA_2.ex_byte_access_i_Inst                                   |    <0.001 |
|                   Using_FPGA_2.ex_doublet_access_i_Inst                                |    <0.001 |
|                   Using_FPGA_2.ex_is_load_instr_Inst                                   |    <0.001 |
|                   Using_FPGA_2.ex_is_lwx_instr_Inst                                    |    <0.001 |
|                   Using_FPGA_2.ex_is_swx_instr_Inst                                    |    <0.001 |
|                   Using_FPGA_2.ex_load_store_instr_Inst                                |    <0.001 |
|                   Using_FPGA_2.ex_reverse_mem_access_inst                              |    <0.001 |
|                   Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                             |    <0.001 |
|                   Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                              |    <0.001 |
|                   Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                     |    <0.001 |
|                   Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                     |    <0.001 |
|                   Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                     |    <0.001 |
|                   Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                     |    <0.001 |
|                   Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                     |    <0.001 |
|                   Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                     |    <0.001 |
|                   Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                    |    <0.001 |
|                   Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                    |    <0.001 |
|                   Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                    |    <0.001 |
|                   Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                    |    <0.001 |
|                   Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                    |    <0.001 |
|                   Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                    |    <0.001 |
|                   Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                     |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   if_pc_incr_carry_and_0                                               |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   if_pc_incr_carry_and_3                                               |     0.000 |
|                     MUXCY_I                                                            |     0.000 |
|                   jump_logic_I1                                                        |    <0.001 |
|                     MUXCY_JUMP_CARRY                                                   |    <0.001 |
|                     MUXCY_JUMP_CARRY2                                                  |    <0.001 |
|                     MUXCY_JUMP_CARRY3                                                  |    <0.001 |
|                     MUXCY_JUMP_CARRY4                                                  |    <0.001 |
|                     MUXCY_JUMP_CARRY5                                                  |     0.000 |
|                     MUXCY_JUMP_CARRY6                                                  |    <0.001 |
|                   mem_PipeRun_carry_and                                                |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                   mem_wait_on_ready_N_carry_or                                         |    <0.001 |
|                     MUXCY_I                                                            |    <0.001 |
|                 Use_DBUS.DAXI_Interface_I1                                             |    <0.001 |
|                 Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                               |    <0.001 |
|                 Use_Debug_Logic.Master_Core.Debug_Perf                                 |     0.001 |
|                   Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|                   Serial_Dbg_Intf.SRL16E_2                                             |    <0.001 |
|                   Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|                   Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|                   Serial_Dbg_Intf.SRL16E_7                                             |    <0.001 |
|                   Serial_Dbg_Intf.SRL16E_8                                             |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                |    <0.001 |
|                   Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|                   Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                     sync_bits[0].sync_bit                                              |    <0.001 |
|                   Serial_Dbg_Intf.sync_pause                                           |     0.000 |
|                   Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|                   Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                     sync_bits[0].sync_bit                                              |    <0.001 |
|                     sync_bits[1].sync_bit                                              |    <0.001 |
|                     sync_bits[2].sync_bit                                              |    <0.001 |
|                     sync_bits[3].sync_bit                                              |    <0.001 |
|                     sync_bits[4].sync_bit                                              |    <0.001 |
|                     sync_bits[5].sync_bit                                              |    <0.001 |
|                     sync_bits[6].sync_bit                                              |    <0.001 |
|                     sync_bits[9].sync_bit                                              |    <0.001 |
|                   Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|                   Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|                   Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                     Compare[0].MUXCY_I                                                 |    <0.001 |
|                     Compare[0].SRLC16E_I                                               |    <0.001 |
|                     Compare[1].MUXCY_I                                                 |     0.000 |
|                     Compare[1].SRLC16E_I                                               |    <0.001 |
|                     Compare[2].MUXCY_I                                                 |     0.000 |
|                     Compare[2].SRLC16E_I                                               |    <0.001 |
|                     Compare[3].MUXCY_I                                                 |     0.000 |
|                     Compare[3].SRLC16E_I                                               |    <0.001 |
|                     Compare[4].MUXCY_I                                                 |    <0.001 |
|                     Compare[4].SRLC16E_I                                               |    <0.001 |
|                     Compare[5].MUXCY_I                                                 |     0.000 |
|                     Compare[5].SRLC16E_I                                               |    <0.001 |
|                     Compare[6].MUXCY_I                                                 |     0.000 |
|                     Compare[6].SRLC16E_I                                               |    <0.001 |
|                     Compare[7].MUXCY_I                                                 |     0.000 |
|                     Compare[7].SRLC16E_I                                               |    <0.001 |
|                     The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|                   sync_trig_out_0                                                      |    <0.001 |
|                 instr_mux_I                                                            |    <0.001 |
|                   Mux_LD.LD_inst                                                       |    <0.001 |
|                     Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                     Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                       Using_FPGA.Native                                                |    <0.001 |
|                 mem_databus_ready_sel_carry_or                                         |    <0.001 |
|                   MUXCY_I                                                              |    <0.001 |
|               Reset_DFF                                                                |    <0.001 |
|         microblaze_0_axi_intc                                                          |     0.001 |
|           U0                                                                           |     0.001 |
|             AXI_LITE_IPIF_I                                                            |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|                 I_DECODER                                                              |    <0.001 |
|             INTC_CORE_I                                                                |     0.001 |
|               IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I               |    <0.001 |
|                 ram_reg_0_15_0_0                                                       |    <0.001 |
|                 ram_reg_0_15_10_10                                                     |    <0.001 |
|                 ram_reg_0_15_11_11                                                     |    <0.001 |
|                 ram_reg_0_15_12_12                                                     |    <0.001 |
|                 ram_reg_0_15_13_13                                                     |    <0.001 |
|                 ram_reg_0_15_14_14                                                     |    <0.001 |
|                 ram_reg_0_15_15_15                                                     |    <0.001 |
|                 ram_reg_0_15_16_16                                                     |    <0.001 |
|                 ram_reg_0_15_17_17                                                     |    <0.001 |
|                 ram_reg_0_15_18_18                                                     |    <0.001 |
|                 ram_reg_0_15_19_19                                                     |    <0.001 |
|                 ram_reg_0_15_1_1                                                       |    <0.001 |
|                 ram_reg_0_15_20_20                                                     |    <0.001 |
|                 ram_reg_0_15_21_21                                                     |    <0.001 |
|                 ram_reg_0_15_22_22                                                     |    <0.001 |
|                 ram_reg_0_15_23_23                                                     |    <0.001 |
|                 ram_reg_0_15_24_24                                                     |    <0.001 |
|                 ram_reg_0_15_25_25                                                     |    <0.001 |
|                 ram_reg_0_15_26_26                                                     |    <0.001 |
|                 ram_reg_0_15_27_27                                                     |    <0.001 |
|                 ram_reg_0_15_28_28                                                     |    <0.001 |
|                 ram_reg_0_15_29_29                                                     |    <0.001 |
|                 ram_reg_0_15_2_2                                                       |    <0.001 |
|                 ram_reg_0_15_30_30                                                     |    <0.001 |
|                 ram_reg_0_15_31_31                                                     |    <0.001 |
|                 ram_reg_0_15_3_3                                                       |    <0.001 |
|                 ram_reg_0_15_4_4                                                       |    <0.001 |
|                 ram_reg_0_15_5_5                                                       |    <0.001 |
|                 ram_reg_0_15_6_6                                                       |    <0.001 |
|                 ram_reg_0_15_7_7                                                       |    <0.001 |
|                 ram_reg_0_15_8_8                                                       |    <0.001 |
|                 ram_reg_0_15_9_9                                                       |    <0.001 |
|         microblaze_0_axi_periph                                                        |    <0.001 |
|           xbar                                                                         |    <0.001 |
|             inst                                                                       |    <0.001 |
|               gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|                 addr_arbiter_inst                                                      |    <0.001 |
|                 gen_decerr.decerr_slave_inst                                           |    <0.001 |
|                 reg_slice_r                                                            |    <0.001 |
|                 splitter_ar                                                            |    <0.001 |
|                 splitter_aw                                                            |    <0.001 |
|         microblaze_0_local_memory                                                      |     0.008 |
|           dlmb_bram_if_cntlr                                                           |    <0.001 |
|             U0                                                                         |    <0.001 |
|           dlmb_v10                                                                     |     0.000 |
|             U0                                                                         |     0.000 |
|           ilmb_bram_if_cntlr                                                           |    <0.001 |
|             U0                                                                         |    <0.001 |
|           ilmb_v10                                                                     |     0.000 |
|             U0                                                                         |     0.000 |
|           lmb_bram                                                                     |     0.008 |
|             U0                                                                         |     0.008 |
|               inst_blk_mem_gen                                                         |     0.008 |
|                 gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |     0.008 |
|                   valid.cstr                                                           |     0.008 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[10].ram.r                                                  |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[11].ram.r                                                  |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[12].ram.r                                                  |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[13].ram.r                                                  |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[14].ram.r                                                  |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[15].ram.r                                                  |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[2].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[3].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[4].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[5].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[6].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[7].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[8].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[9].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|         microblaze_0_xlconcat                                                          |     0.000 |
|         rst_clk_wiz_1_100M                                                             |    <0.001 |
|           U0                                                                           |    <0.001 |
|             EXT_LPF                                                                    |    <0.001 |
|               ACTIVE_HIGH_EXT.ACT_HI_EXT                                               |    <0.001 |
|             SEQ                                                                        |    <0.001 |
|               SEQ_COUNTER                                                              |    <0.001 |
|   i2c_scl_iobuf                                                                        |     0.000 |
|   i2c_sda_iobuf                                                                        |     0.000 |
|   identifier                                                                           |    <0.001 |
|     U0                                                                                 |    <0.001 |
|       inst_blk_mem_gen                                                                 |    <0.001 |
|         gnbram.gaxibmg.axi_blk_mem_gen                                                 |    <0.001 |
|           valid.cstr                                                                   |    <0.001 |
|             ramloop[0].ram.r                                                           |    <0.001 |
|               prim_init.ram                                                            |    <0.001 |
|             ramloop[1].ram.r                                                           |    <0.001 |
|               prim_init.ram                                                            |    <0.001 |
|             ramloop[2].ram.r                                                           |    <0.001 |
|               prim_init.ram                                                            |    <0.001 |
|             ramloop[3].ram.r                                                           |    <0.001 |
|               prim_init.ram                                                            |    <0.001 |
|         gnbram.gaxibmg.axi_rd_sm                                                       |    <0.001 |
|           axi_read_fsm                                                                 |    <0.001 |
|         gnbram.gaxibmg.axi_wr_fsm                                                      |    <0.001 |
|           axi_wr_fsm                                                                   |    <0.001 |
|   nf_10g_interface_0                                                                   |     0.558 |
|     inst                                                                               |     0.558 |
|       nf_10g_interface_shared_cpu_regs_inst                                            |     0.002 |
|       nf_10g_interface_shared_i                                                        |     0.549 |
|         areset_inverter_shared_i                                                       |     0.000 |
|         axi_10g_ethernet_i                                                             |     0.437 |
|           inst                                                                         |     0.437 |
|             pma_pmd_type_driver                                                        |     0.000 |
|             xmac                                                                       |     0.050 |
|               inst                                                                     |     0.050 |
|                 bd_a1aa_xmac_0_core                                                    |     0.050 |
|                   reset_gen                                                            |    <0.001 |
|                     sync_rx_rst                                                        |    <0.001 |
|                     sync_tx_rst                                                        |    <0.001 |
|                   rs_sm                                                                |    <0.001 |
|                   rx                                                                   |     0.007 |
|                     rx_config_sync                                                     |    <0.001 |
|                     rx_decode                                                          |    <0.001 |
|                     rx_detect                                                          |    <0.001 |
|                     rx_fsm                                                             |     0.002 |
|                       FAST_CRC.gcsram_reg_0_63_0_0                                     |    <0.001 |
|                     rx_pause_control                                                   |    <0.001 |
|                     rx_size                                                            |    <0.001 |
|                     rx_user                                                            |     0.002 |
|                   tx                                                                   |     0.043 |
|                     pfc_tx_cntl                                                        |    <0.001 |
|                     tx_cntl                                                            |    <0.001 |
|                       rx_to_tx_pause_req                                               |    <0.001 |
|                     tx_config_sync                                                     |    <0.001 |
|                     tx_crc                                                             |     0.020 |
|                     tx_crc_control                                                     |     0.002 |
|                     tx_decode                                                          |    <0.001 |
|                     tx_frame_size                                                      |    <0.001 |
|                     tx_ifg                                                             |    <0.001 |
|                     tx_mux_1                                                           |     0.009 |
|                     tx_mux_2                                                           |     0.002 |
|                     tx_mux_final                                                       |     0.002 |
|                       rs_disable_s                                                     |    <0.001 |
|                       rs_link_intr_fault_s                                             |    <0.001 |
|                       rs_local_fault_s                                                 |    <0.001 |
|                       rs_remote_fault_s                                                |    <0.001 |
|                     tx_sm                                                              |     0.004 |
|                       COUNT_CRC.gcsram_reg_0_63_0_0                                    |    <0.001 |
|                       tx_fifo_reg_0_3_0_5                                              |    <0.001 |
|                       tx_fifo_reg_0_3_12_17                                            |    <0.001 |
|                       tx_fifo_reg_0_3_18_23                                            |    <0.001 |
|                       tx_fifo_reg_0_3_24_29                                            |    <0.001 |
|                       tx_fifo_reg_0_3_30_35                                            |    <0.001 |
|                       tx_fifo_reg_0_3_36_41                                            |    <0.001 |
|                       tx_fifo_reg_0_3_42_47                                            |    <0.001 |
|                       tx_fifo_reg_0_3_48_53                                            |    <0.001 |
|                       tx_fifo_reg_0_3_54_59                                            |    <0.001 |
|                       tx_fifo_reg_0_3_60_65                                            |    <0.001 |
|                       tx_fifo_reg_0_3_66_71                                            |    <0.001 |
|                       tx_fifo_reg_0_3_6_11                                             |    <0.001 |
|                       tx_fifo_reg_0_3_72_72                                            |    <0.001 |
|             xpcs                                                                       |     0.387 |
|               inst                                                                     |     0.387 |
|                 ten_gig_eth_pcs_pma_block_i                                            |     0.384 |
|                   bd_a1aa_xpcs_0_core                                                  |     0.049 |
|                     ten_gig_eth_pcs_pma_inst                                           |     0.049 |
|                       G_IS_BASER.ten_gig_eth_pcs_pma_inst                              |     0.049 |
|                         BASER.ten_gig_eth_pcs_pma_inst                                 |     0.049 |
|                           G_7SERIES_RXRATECOUNTER.rxratecounter_i                      |     0.001 |
|                           G_7SERIES_TXFIFO.txratefifo_i                                |     0.011 |
|                             asynch_fifo_i                                              |     0.009 |
|                               dp_ram_i                                                 |     0.007 |
|                                 ten_gig_disti_ram_reg_0_31_0_5                         |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_12_17                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_18_23                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_24_29                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_30_35                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_36_41                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_42_47                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_48_53                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_54_59                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_60_65                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_6_11                        |    <0.001 |
|                           coreclk_rxusrclk2_resets_resyncs_i                           |    <0.001 |
|                           coreclk_rxusrclk2_resyncs2_i                                 |    <0.001 |
|                             resynch[0].synch_inst                                      |    <0.001 |
|                           coreclk_rxusrclk2_resyncs_i                                  |    <0.001 |
|                             resynch[3].synchc_inst                                     |    <0.001 |
|                           coreclk_txusrclk2_resyncs_i                                  |     0.000 |
|                             resynch[0].synch_inst                                      |     0.000 |
|                             resynch[1].synch_inst                                      |     0.000 |
|                           ebuff_gen.rx_elastic_buffer_i                                |     0.007 |
|                             rx_elastic_buffer_i                                        |     0.007 |
|                               asynch_fifo_i                                            |     0.004 |
|                                 dp_ram_i                                               |     0.002 |
|                                   ten_gig_disti_ram_reg_0_31_0_5                       |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_12_17                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_18_23                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_24_29                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_30_35                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_36_41                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_42_47                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_48_53                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_54_59                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_60_65                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_66_71                     |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_6_11                      |    <0.001 |
|                                   ten_gig_disti_ram_reg_0_31_72_73                     |    <0.001 |
|                               can_insert_synch                                         |    <0.001 |
|                               idle_delete_i                                            |     0.002 |
|                                 idle_detect_i0                                         |    <0.001 |
|                                 idle_detect_i1                                         |    <0.001 |
|                                 seq_detect_i0                                          |    <0.001 |
|                                 seq_detect_i1                                          |    <0.001 |
|                               idle_insert_i                                            |     0.001 |
|                           management_inst                                              |     0.002 |
|                             drp_ipif_i                                                 |    <0.001 |
|                               synch_1                                                  |    <0.001 |
|                                 toggle_sync                                            |    <0.001 |
|                               synch_2                                                  |    <0.001 |
|                                 toggle_sync                                            |    <0.001 |
|                             ieee_counters_i                                            |    <0.001 |
|                             ieee_registers_i                                           |    <0.001 |
|                               common_reg_block                                         |    <0.001 |
|                                 reg_1_0_15                                             |    <0.001 |
|                                 reg_1_10_0                                             |    <0.001 |
|                                 reg_1_1_2                                              |    <0.001 |
|                                 reg_1_8_11                                             |    <0.001 |
|                                 reg_3_0_15                                             |    <0.001 |
|                                 reg_3_1_2                                              |    <0.001 |
|                                 reg_3_32_0                                             |    <0.001 |
|                                 reg_3_32_1                                             |    <0.001 |
|                                 reg_3_32_12                                            |    <0.001 |
|                                 reg_3_33_13_8                                          |    <0.001 |
|                                 reg_3_33_14                                            |    <0.001 |
|                                 reg_3_33_15                                            |    <0.001 |
|                                 reg_3_33_7_0                                           |    <0.001 |
|                                 reg_3_43_all                                           |    <0.001 |
|                                 reg_3_8_10                                             |    <0.001 |
|                             management_cs_i                                            |    <0.001 |
|                               ipif_access_inst                                         |    <0.001 |
|                           norm_err_block_counter_i                                     |    <0.001 |
|                             psynch_1                                                   |    <0.001 |
|                             psynch_2                                                   |    <0.001 |
|                             psynch_3                                                   |    <0.001 |
|                           pcs_ber_counter_i                                            |    <0.001 |
|                             psynch_1                                                   |    <0.001 |
|                             psynch_2                                                   |    <0.001 |
|                             psynch_3                                                   |    <0.001 |
|                           pcs_top_i                                                    |     0.019 |
|                             coreclk_rxusrclk2_timer_125us_resync                       |    <0.001 |
|                             rx_pcs_i                                                   |     0.006 |
|                               pcs_descramble_i                                         |    <0.001 |
|                               rx_ber_mon_fsm_i                                         |    <0.001 |
|                               rx_block_lock_fsm_i                                      |    <0.001 |
|                               rx_decoder_i                                             |     0.002 |
|                               rx_pcs_fsm_i                                             |    <0.001 |
|                               rx_pcs_test_i                                            |    <0.001 |
|                               synch_signal_ok                                          |    <0.001 |
|                             tx_pcs_i                                                   |     0.013 |
|                               pcs_scramble_i                                           |     0.004 |
|                               tx_encoder_i                                             |     0.008 |
|                               tx_pcs_fsm_i                                             |     0.001 |
|                           rxusrclk2_coreclk_resyncs_i                                  |    <0.001 |
|                             resynch[0].synch_inst                                      |    <0.001 |
|                             resynch[1].synch_inst                                      |    <0.001 |
|                             resynch[2].synch_inst                                      |    <0.001 |
|                           synch_4                                                      |     0.000 |
|                           synch_5                                                      |    <0.001 |
|                           test_err_block_counter_i                                     |    <0.001 |
|                             psynch_1                                                   |    <0.001 |
|                             psynch_2                                                   |    <0.001 |
|                             psynch_3                                                   |    <0.001 |
|                   bd_a1aa_xpcs_0_local_clock_reset_block                               |     0.002 |
|                     areset_rxusrclk2_sync_i                                            |    <0.001 |
|                     coreclk_areset_sync_i                                              |    <0.001 |
|                     coreclk_reset_rx_sync_i                                            |    <0.001 |
|                     coreclk_reset_tx_sync_i                                            |    <0.001 |
|                     dclk_areset_sync_i                                                 |    <0.001 |
|                     dclk_reset_rx_sync_i                                               |    <0.001 |
|                     gtrxreset_rxusrclk2_sync_i                                         |    <0.001 |
|                     pma_resetout_rising_rxusrclk2_sync_i                               |    <0.001 |
|                     rxreset_rxusrclk2_sync_i                                           |    <0.001 |
|                     rxresetdone_dclk_sync_i                                            |    <0.001 |
|                     signal_detect_coreclk_sync_i                                       |    <0.001 |
|                     signal_detect_dclk_sync_i                                          |    <0.001 |
|                     sim_speedup_controller_inst                                        |    <0.001 |
|                     txreset_txusrclk2_sync_i                                           |    <0.001 |
|                   cable_pull_logic_i                                                   |     0.002 |
|                     cable_pull_reset_rising_rxusrclk2_sync_i                           |    <0.001 |
|                     cable_pull_reset_sync_i                                            |    <0.001 |
|                     cable_unpull_reset_rising_rxusrclk2_sync_i                         |    <0.001 |
|                     cable_unpull_reset_sync_i                                          |    <0.001 |
|                   gt0_gtwizard_10gbaser_multi_gt_i                                     |     0.330 |
|                     gt0_gtwizard_gth_10gbaser_i                                        |     0.330 |
|                   gt0_rxresetdone_i_reg_rxusrclk2_sync_i                               |    <0.001 |
|                   gt0_rxresetdone_i_sync_i                                             |    <0.001 |
|                   gt0_txresetdone_i_sync_i                                             |    <0.001 |
|                   gtrxreset_coreclk_sync_i                                             |    <0.001 |
|                   qplllock_coreclk_sync_i                                              |    <0.001 |
|                   qplllock_rxusrclk2_sync_i                                            |    <0.001 |
|                   qplllock_txusrclk2_sync_i                                            |    <0.001 |
|                   signal_detect_coreclk_sync_i                                         |    <0.001 |
|                   signal_detect_rxusrclk2_sync_i                                       |    <0.001 |
|                 ten_gig_eth_pcs_pma_gt_common_block                                    |    <0.001 |
|                 ten_gig_eth_pcs_pma_shared_clock_reset_block                           |     0.002 |
|                   areset_coreclk_sync_i                                                |    <0.001 |
|                   gttxreset_txusrclk2_sync_i                                           |    <0.001 |
|                   qplllock_txusrclk2_sync_i                                            |    <0.001 |
|         fifo_generator_shared_status_i                                                 |     0.049 |
|           U0                                                                           |     0.049 |
|             inst_fifo_gen                                                              |     0.049 |
|               gconvfifo.rf                                                             |     0.049 |
|                 grf.rf                                                                 |     0.049 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |     0.047 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                           |     0.041 |
|                       inst_blk_mem_gen                                                 |     0.041 |
|                         gnbram.gnativebmg.native_blk_mem_gen                           |     0.041 |
|                           valid.cstr                                                   |     0.041 |
|                             ramloop[0].ram.r                                           |     0.003 |
|                               prim_noinit.ram                                          |     0.003 |
|                             ramloop[1].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[2].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[3].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[4].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[5].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[6].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|         tx_abs_inverter_shared_i                                                       |    <0.001 |
|         xge_attachment                                                                 |     0.059 |
|           converter_rx                                                                 |     0.026 |
|             DEFAULT_VALUE_ENABLE.info_fifo                                             |    <0.001 |
|               fifo                                                                     |    <0.001 |
|             input_fifo                                                                 |     0.021 |
|               fifo                                                                     |     0.010 |
|           converter_tx                                                                 |     0.022 |
|             DEFAULT_VALUE_DISABLE.info_fifo                                            |    <0.001 |
|               fifo                                                                     |    <0.001 |
|             input_fifo                                                                 |     0.022 |
|               fifo                                                                     |     0.015 |
|           rx_fifo_intf                                                                 |     0.003 |
|             rx_info_fifo                                                               |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_fifo_gen                                                          |     0.001 |
|                   gconvfifo.rf                                                         |     0.001 |
|                     grf.rf                                                             |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           rx_fifo_rst                                                                  |    <0.001 |
|           tx_fifo_intf                                                                 |     0.007 |
|             tx_info_fifo                                                               |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_fifo_gen                                                          |     0.001 |
|                   gconvfifo.rf                                                         |     0.001 |
|                     grf.rf                                                             |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           tx_fifo_rst                                                                  |    <0.001 |
|   nf_10g_interface_1                                                                   |     0.535 |
|     inst                                                                               |     0.535 |
|       nf_10g_interface_block_i                                                         |     0.526 |
|         areset_inverter_nonshared_i                                                    |     0.000 |
|         axi_10g_ethernet_i                                                             |     0.434 |
|           inst                                                                         |     0.434 |
|             pma_pmd_type_driver                                                        |     0.000 |
|             xmac                                                                       |     0.050 |
|               inst                                                                     |     0.050 |
|                 bd_7ad4_xmac_0_core                                                    |     0.050 |
|                   reset_gen                                                            |    <0.001 |
|                     sync_rx_rst                                                        |    <0.001 |
|                     sync_tx_rst                                                        |    <0.001 |
|                   rs_sm                                                                |    <0.001 |
|                   rx                                                                   |     0.007 |
|                     rx_config_sync                                                     |    <0.001 |
|                     rx_decode                                                          |    <0.001 |
|                     rx_detect                                                          |    <0.001 |
|                     rx_fsm                                                             |     0.002 |
|                       FAST_CRC.gcsram_reg_0_63_0_0                                     |    <0.001 |
|                     rx_pause_control                                                   |    <0.001 |
|                     rx_size                                                            |    <0.001 |
|                     rx_user                                                            |     0.002 |
|                   tx                                                                   |     0.043 |
|                     pfc_tx_cntl                                                        |    <0.001 |
|                     tx_cntl                                                            |    <0.001 |
|                       rx_to_tx_pause_req                                               |    <0.001 |
|                     tx_config_sync                                                     |    <0.001 |
|                     tx_crc                                                             |     0.020 |
|                     tx_crc_control                                                     |     0.002 |
|                     tx_decode                                                          |    <0.001 |
|                     tx_frame_size                                                      |    <0.001 |
|                     tx_ifg                                                             |    <0.001 |
|                     tx_mux_1                                                           |     0.010 |
|                     tx_mux_2                                                           |     0.002 |
|                     tx_mux_final                                                       |     0.002 |
|                       rs_disable_s                                                     |    <0.001 |
|                       rs_link_intr_fault_s                                             |    <0.001 |
|                       rs_local_fault_s                                                 |    <0.001 |
|                       rs_remote_fault_s                                                |    <0.001 |
|                     tx_sm                                                              |     0.004 |
|                       COUNT_CRC.gcsram_reg_0_63_0_0                                    |    <0.001 |
|                       tx_fifo_reg_0_3_0_5                                              |    <0.001 |
|                       tx_fifo_reg_0_3_12_17                                            |    <0.001 |
|                       tx_fifo_reg_0_3_18_23                                            |    <0.001 |
|                       tx_fifo_reg_0_3_24_29                                            |    <0.001 |
|                       tx_fifo_reg_0_3_30_35                                            |    <0.001 |
|                       tx_fifo_reg_0_3_36_41                                            |    <0.001 |
|                       tx_fifo_reg_0_3_42_47                                            |    <0.001 |
|                       tx_fifo_reg_0_3_48_53                                            |    <0.001 |
|                       tx_fifo_reg_0_3_54_59                                            |    <0.001 |
|                       tx_fifo_reg_0_3_60_65                                            |    <0.001 |
|                       tx_fifo_reg_0_3_66_71                                            |    <0.001 |
|                       tx_fifo_reg_0_3_6_11                                             |    <0.001 |
|                       tx_fifo_reg_0_3_72_72                                            |    <0.001 |
|             xpcs                                                                       |     0.384 |
|               inst                                                                     |     0.384 |
|                 bd_7ad4_xpcs_0_core                                                    |     0.049 |
|                   ten_gig_eth_pcs_pma_inst                                             |     0.049 |
|                     G_IS_BASER.ten_gig_eth_pcs_pma_inst                                |     0.049 |
|                       BASER.ten_gig_eth_pcs_pma_inst                                   |     0.049 |
|                         G_7SERIES_RXRATECOUNTER.rxratecounter_i                        |     0.001 |
|                         G_7SERIES_TXFIFO.txratefifo_i                                  |     0.011 |
|                           asynch_fifo_i                                                |     0.010 |
|                             dp_ram_i                                                   |     0.007 |
|                               ten_gig_disti_ram_reg_0_31_0_5                           |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_12_17                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_18_23                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_24_29                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_30_35                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_36_41                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_42_47                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_48_53                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_54_59                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_60_65                         |    <0.001 |
|                               ten_gig_disti_ram_reg_0_31_6_11                          |    <0.001 |
|                         coreclk_rxusrclk2_resets_resyncs_i                             |    <0.001 |
|                         coreclk_rxusrclk2_resyncs2_i                                   |    <0.001 |
|                           resynch[0].synch_inst                                        |    <0.001 |
|                         coreclk_rxusrclk2_resyncs_i                                    |    <0.001 |
|                           resynch[3].synchc_inst                                       |    <0.001 |
|                         coreclk_txusrclk2_resyncs_i                                    |     0.000 |
|                           resynch[0].synch_inst                                        |     0.000 |
|                           resynch[1].synch_inst                                        |     0.000 |
|                         ebuff_gen.rx_elastic_buffer_i                                  |     0.007 |
|                           rx_elastic_buffer_i                                          |     0.007 |
|                             asynch_fifo_i                                              |     0.003 |
|                               dp_ram_i                                                 |     0.002 |
|                                 ten_gig_disti_ram_reg_0_31_0_5                         |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_12_17                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_18_23                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_24_29                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_30_35                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_36_41                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_42_47                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_48_53                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_54_59                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_60_65                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_66_71                       |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_6_11                        |    <0.001 |
|                                 ten_gig_disti_ram_reg_0_31_72_73                       |    <0.001 |
|                             can_insert_synch                                           |    <0.001 |
|                             idle_delete_i                                              |     0.002 |
|                               idle_detect_i0                                           |    <0.001 |
|                               idle_detect_i1                                           |    <0.001 |
|                               seq_detect_i0                                            |    <0.001 |
|                               seq_detect_i1                                            |    <0.001 |
|                             idle_insert_i                                              |     0.001 |
|                         management_inst                                                |     0.002 |
|                           drp_ipif_i                                                   |    <0.001 |
|                             synch_1                                                    |    <0.001 |
|                               toggle_sync                                              |    <0.001 |
|                             synch_2                                                    |    <0.001 |
|                               toggle_sync                                              |    <0.001 |
|                           ieee_counters_i                                              |    <0.001 |
|                           ieee_registers_i                                             |    <0.001 |
|                             common_reg_block                                           |    <0.001 |
|                               reg_1_0_15                                               |    <0.001 |
|                               reg_1_10_0                                               |    <0.001 |
|                               reg_1_1_2                                                |    <0.001 |
|                               reg_1_8_11                                               |    <0.001 |
|                               reg_3_0_15                                               |    <0.001 |
|                               reg_3_1_2                                                |    <0.001 |
|                               reg_3_32_0                                               |    <0.001 |
|                               reg_3_32_1                                               |    <0.001 |
|                               reg_3_32_12                                              |    <0.001 |
|                               reg_3_33_13_8                                            |    <0.001 |
|                               reg_3_33_14                                              |    <0.001 |
|                               reg_3_33_15                                              |    <0.001 |
|                               reg_3_33_7_0                                             |    <0.001 |
|                               reg_3_43_all                                             |    <0.001 |
|                               reg_3_8_10                                               |    <0.001 |
|                           management_cs_i                                              |    <0.001 |
|                             ipif_access_inst                                           |    <0.001 |
|                         norm_err_block_counter_i                                       |    <0.001 |
|                           psynch_1                                                     |    <0.001 |
|                           psynch_2                                                     |    <0.001 |
|                           psynch_3                                                     |    <0.001 |
|                         pcs_ber_counter_i                                              |    <0.001 |
|                           psynch_1                                                     |    <0.001 |
|                           psynch_2                                                     |    <0.001 |
|                           psynch_3                                                     |    <0.001 |
|                         pcs_top_i                                                      |     0.019 |
|                           coreclk_rxusrclk2_timer_125us_resync                         |    <0.001 |
|                           rx_pcs_i                                                     |     0.006 |
|                             pcs_descramble_i                                           |    <0.001 |
|                             rx_ber_mon_fsm_i                                           |    <0.001 |
|                             rx_block_lock_fsm_i                                        |    <0.001 |
|                             rx_decoder_i                                               |     0.002 |
|                             rx_pcs_fsm_i                                               |    <0.001 |
|                             rx_pcs_test_i                                              |    <0.001 |
|                             synch_signal_ok                                            |    <0.001 |
|                           tx_pcs_i                                                     |     0.013 |
|                             pcs_scramble_i                                             |     0.004 |
|                             tx_encoder_i                                               |     0.008 |
|                             tx_pcs_fsm_i                                               |     0.001 |
|                         rxusrclk2_coreclk_resyncs_i                                    |    <0.001 |
|                           resynch[0].synch_inst                                        |    <0.001 |
|                           resynch[1].synch_inst                                        |    <0.001 |
|                           resynch[2].synch_inst                                        |    <0.001 |
|                         synch_4                                                        |     0.000 |
|                         synch_5                                                        |    <0.001 |
|                         test_err_block_counter_i                                       |    <0.001 |
|                           psynch_1                                                     |    <0.001 |
|                           psynch_2                                                     |    <0.001 |
|                           psynch_3                                                     |    <0.001 |
|                 bd_7ad4_xpcs_0_local_clock_reset_block                                 |     0.002 |
|                   areset_rxusrclk2_sync_i                                              |    <0.001 |
|                   coreclk_areset_sync_i                                                |    <0.001 |
|                   coreclk_reset_rx_sync_i                                              |    <0.001 |
|                   coreclk_reset_tx_sync_i                                              |    <0.001 |
|                   dclk_areset_sync_i                                                   |    <0.001 |
|                   dclk_reset_rx_sync_i                                                 |    <0.001 |
|                   gtrxreset_rxusrclk2_sync_i                                           |    <0.001 |
|                   pma_resetout_rising_rxusrclk2_sync_i                                 |    <0.001 |
|                   rxreset_rxusrclk2_sync_i                                             |    <0.001 |
|                   rxresetdone_dclk_sync_i                                              |    <0.001 |
|                   signal_detect_coreclk_sync_i                                         |    <0.001 |
|                   signal_detect_dclk_sync_i                                            |    <0.001 |
|                   sim_speedup_controller_inst                                          |    <0.001 |
|                   txreset_txusrclk2_sync_i                                             |    <0.001 |
|                 cable_pull_logic_i                                                     |     0.002 |
|                   cable_pull_reset_rising_rxusrclk2_sync_i                             |    <0.001 |
|                   cable_pull_reset_sync_i                                              |    <0.001 |
|                   cable_unpull_reset_rising_rxusrclk2_sync_i                           |    <0.001 |
|                   cable_unpull_reset_sync_i                                            |    <0.001 |
|                 gt0_gtwizard_10gbaser_multi_gt_i                                       |     0.329 |
|                   gt0_gtwizard_gth_10gbaser_i                                          |     0.329 |
|                 gt0_rxresetdone_i_reg_rxusrclk2_sync_i                                 |    <0.001 |
|                 gt0_rxresetdone_i_sync_i                                               |    <0.001 |
|                 gt0_txresetdone_i_sync_i                                               |    <0.001 |
|                 gtrxreset_coreclk_sync_i                                               |    <0.001 |
|                 qplllock_coreclk_sync_i                                                |    <0.001 |
|                 qplllock_rxusrclk2_sync_i                                              |    <0.001 |
|                 qplllock_txusrclk2_sync_i                                              |    <0.001 |
|                 signal_detect_coreclk_sync_i                                           |    <0.001 |
|                 signal_detect_rxusrclk2_sync_i                                         |    <0.001 |
|         fifo_generator_nonshared_status_i                                              |     0.049 |
|           U0                                                                           |     0.049 |
|             inst_fifo_gen                                                              |     0.049 |
|               gconvfifo.rf                                                             |     0.049 |
|                 grf.rf                                                                 |     0.049 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |     0.047 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                           |     0.041 |
|                       inst_blk_mem_gen                                                 |     0.041 |
|                         gnbram.gnativebmg.native_blk_mem_gen                           |     0.041 |
|                           valid.cstr                                                   |     0.041 |
|                             ramloop[0].ram.r                                           |     0.003 |
|                               prim_noinit.ram                                          |     0.003 |
|                             ramloop[1].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[2].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[3].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[4].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[5].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|                             ramloop[6].ram.r                                           |     0.006 |
|                               prim_noinit.ram                                          |     0.006 |
|         tx_abs_inverter_nonshared_i                                                    |    <0.001 |
|         xge_attachment                                                                 |     0.037 |
|           converter_rx                                                                 |     0.003 |
|             DEFAULT_VALUE_ENABLE.info_fifo                                             |    <0.001 |
|               fifo                                                                     |    <0.001 |
|             input_fifo                                                                 |     0.002 |
|               fifo                                                                     |     0.002 |
|           converter_tx                                                                 |     0.024 |
|             DEFAULT_VALUE_DISABLE.info_fifo                                            |    <0.001 |
|               fifo                                                                     |    <0.001 |
|             input_fifo                                                                 |     0.024 |
|               fifo                                                                     |     0.016 |
|           rx_fifo_intf                                                                 |     0.003 |
|             rx_info_fifo                                                               |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_fifo_gen                                                          |     0.001 |
|                   gconvfifo.rf                                                         |     0.001 |
|                     grf.rf                                                             |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           rx_fifo_rst                                                                  |    <0.001 |
|           tx_fifo_intf                                                                 |     0.007 |
|             tx_info_fifo                                                               |     0.001 |
|               U0                                                                       |     0.001 |
|                 inst_fifo_gen                                                          |     0.001 |
|                   gconvfifo.rf                                                         |     0.001 |
|                     grf.rf                                                             |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                              |    <0.001 |
|                         gras.rsts                                                      |    <0.001 |
|                         rpntr                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                         gwas.wsts                                                      |    <0.001 |
|                         wpntr                                                          |    <0.001 |
|                       rstblk                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst       |    <0.001 |
|           tx_fifo_rst                                                                  |    <0.001 |
|       nf_10g_interface_cpu_regs_inst                                                   |     0.002 |
|   nf_datapath_0                                                                        |     0.042 |
|     pswitch_parser_ip                                                                  |     0.042 |
|       arbiter_cpu_regs_inst                                                            |     0.001 |
|       in_arb_fifo                                                                      |     0.039 |
|         fifo                                                                           |     0.031 |
|   proc_sys_reset_i                                                                     |    <0.001 |
|     U0                                                                                 |    <0.001 |
|       EXT_LPF                                                                          |    <0.001 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|       SEQ                                                                              |    <0.001 |
|         SEQ_COUNTER                                                                    |    <0.001 |
+----------------------------------------------------------------------------------------+-----------+


