

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Thu Aug  1 15:44:07 2024
    * Version:        2024.1.1 (Build 5090947 on Jun 13 2024)
    * Project:        sol2_work
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |           |           |     |
    |       & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ fir                |     -|  0.53|       15|  150.000|         -|       16|     -|        no|     -|  3 (3%)|  243 (~0%)|  199 (~0%)|    -|
    | o Shift_Accum_Loop  |     -|  9.00|       13|  130.000|         4|        1|    11|       yes|     -|       -|          -|          -|    -|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| c_address0 | out       | 4        |
| c_q0       | in        | 32       |
+------------+-----------+----------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| c        | in        | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| y        | y            | port    |          |
| y        | y_ap_vld     | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
| x        | x            | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-------+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-------------------------+-----+--------+-----------+-------+--------+---------+
| + fir                   | 3   |        |           |       |        |         |
|   icmp_ln12_fu_163_p2   |     |        | icmp_ln12 | seteq | auto   | 0       |
|   add_ln16_fu_169_p2    |     |        | add_ln16  | add   | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln19  | mul   | auto   | 0       |
|   acc_1_fu_194_p2       |     |        | acc_1     | add   | fabric | 0       |
|   add_ln11_fu_180_p2    |     |        | add_ln11  | add   | fabric | 0       |
+-------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+---------------+---------+------+------+------+--------+-----------+------+---------+------------------+
| Name          | Usage   | Type | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|               |         |      |      |      |        |           |      |         | Banks            |
+---------------+---------+------+------+------+--------+-----------+------+---------+------------------+
| + fir         |         |      | 0    | 0    |        |           |      |         |                  |
|   shift_reg_U | ram_t2p |      |      |      |        | shift_reg | auto | 1       | 32, 11, 1        |
+---------------+---------+------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

