{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611913166951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611913166957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 03:39:26 2021 " "Processing started: Fri Jan 29 03:39:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611913166957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913166957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913166957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611913167424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611913167424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174467 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174469 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174470 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174472 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174476 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174479 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174482 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174484 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174486 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174488 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174491 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174493 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174495 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174497 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174499 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174500 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174504 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174505 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174507 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174509 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174511 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174513 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174514 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc2-Behavioral " "Found design unit 1: registro_pc2-Behavioral" {  } { { "registro_pc2.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174516 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc2 " "Found entity 1: registro_pc2" {  } { { "registro_pc2.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611913174597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 registro_1:inst101 " "Elaborating entity \"registro_1\" for hierarchy \"registro_1:inst101\"" {  } { { "pipeline.bdf" "inst101" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1616 4608 4800 1728 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr ccr:inst " "Elaborating entity \"ccr\" for hierarchy \"ccr:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1472 4048 4208 1616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ni ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"ni\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vi ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"vi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hi ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"hi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174600 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii ccr.vhd(29) " "Inferred latch for \"ii\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi ccr.vhd(29) " "Inferred latch for \"hi\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci ccr.vhd(29) " "Inferred latch for \"ci\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vi ccr.vhd(29) " "Inferred latch for \"vi\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi ccr.vhd(29) " "Inferred latch for \"zi\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ni ccr.vhd(29) " "Inferred latch for \"ni\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 "|pipeline|ccr:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst33 " "Elaborating entity \"upa\" for hierarchy \"upa:inst33\"" {  } { { "pipeline.bdf" "inst33" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1248 3704 3888 1392 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174601 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174602 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174603 "|pipeline|upa:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst40 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst40\"" {  } { { "pipeline.bdf" "inst40" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst40 " "Elaborated megafunction instantiation \"BUSMUX:inst40\"" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst40 " "Instantiated megafunction \"BUSMUX:inst40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913174620 ""}  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611913174620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst40\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst40\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst40\|lpm_mux:\$00000 BUSMUX:inst40 " "Elaborated megafunction instantiation \"BUSMUX:inst40\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst40\"" {  } { { "busmux.tdf" "" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc BUSMUX:inst40\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"BUSMUX:inst40\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 reg_acoplo_3:inst16 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"reg_acoplo_3:inst16\"" {  } { { "pipeline.bdf" "inst16" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1560 3104 3328 1800 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control u_control:inst4 " "Elaborating entity \"u_control\" for hierarchy \"u_control:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1464 576 768 1800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst registro_inst:inst8 " "Elaborating entity \"registro_inst\" for hierarchy \"registro_inst:inst8\"" {  } { { "pipeline.bdf" "inst8" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1216 480 728 1328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"memoria_inst:inst1\"" {  } { { "pipeline.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1248 184 384 1328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174696 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_inst.vhd(61) " "VHDL Process Statement warning at memoria_inst.vhd(61): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1611913174701 "|pipeline|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[24..50\] memoria_inst.vhd(16) " "Using initial value X (don't care) for net \"memoria\[24..50\]\" at memoria_inst.vhd(16)" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174704 "|pipeline|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc2 registro_pc2:inst34 " "Elaborating entity \"registro_pc2\" for hierarchy \"registro_pc2:inst34\"" {  } { { "pipeline.bdf" "inst34" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1248 -136 104 1360 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst9999 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst9999\"" {  } { { "pipeline.bdf" "inst9999" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst9999 " "Elaborated megafunction instantiation \"BUSMUX:inst9999\"" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst9999 " "Instantiated megafunction \"BUSMUX:inst9999\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913174720 ""}  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611913174720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst9999\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst9999\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst9999\|lpm_mux:\$00000 BUSMUX:inst9999 " "Elaborated megafunction instantiation \"BUSMUX:inst9999\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst9999\"" {  } { { "busmux.tdf" "" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913174769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913174769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc BUSMUX:inst9999\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"BUSMUX:inst9999\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:inst22 " "Elaborating entity \"branch\" for hierarchy \"branch:inst22\"" {  } { { "pipeline.bdf" "inst22" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1456 4336 4520 1600 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst7 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst7\"" {  } { { "pipeline.bdf" "inst7" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 136 336 1176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc registro_pc:inst24 " "Elaborating entity \"registro_pc\" for hierarchy \"registro_pc:inst24\"" {  } { { "pipeline.bdf" "inst24" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1392 4608 4848 1504 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result mux_result:inst20 " "Elaborating entity \"mux_result\" for hierarchy \"mux_result:inst20\"" {  } { { "pipeline.bdf" "inst20" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1312 4280 4480 1456 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir mux_dir:inst10 " "Elaborating entity \"mux_dir\" for hierarchy \"mux_dir:inst10\"" {  } { { "pipeline.bdf" "inst10" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1024 2128 2296 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst11 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst11\"" {  } { { "pipeline.bdf" "inst11" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1040 1784 1952 1152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"registros:inst700666\"" {  } { { "pipeline.bdf" "inst700666" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 784 1424 1720 976 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { { 104 952 1144 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"reg_acoplo_4:inst107\"" {  } { { "pipeline.bdf" "inst107" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 2288 4632 4840 2432 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst39 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst39\"" {  } { { "pipeline.bdf" "inst39" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst39 " "Elaborated megafunction instantiation \"BUSMUX:inst39\"" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst39 " "Instantiated megafunction \"BUSMUX:inst39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913174789 ""}  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611913174789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw mux_dirw:inst17 " "Elaborating entity \"mux_dirw\" for hierarchy \"mux_dirw:inst17\"" {  } { { "pipeline.bdf" "inst17" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1480 1904 2080 1560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"mux_src:inst202\"" {  } { { "pipeline.bdf" "inst202" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1280 2760 2944 1424 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos memoria_datos:inst41 " "Elaborating entity \"memoria_datos\" for hierarchy \"memoria_datos:inst41\"" {  } { { "pipeline.bdf" "inst41" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1008 2424 2624 1120 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo ext_signo:inst18 " "Elaborating entity \"ext_signo\" for hierarchy \"ext_signo:inst18\"" {  } { { "pipeline.bdf" "inst18" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1328 1560 1752 1408 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913174799 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria_datos:inst41\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria_datos:inst41\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 51 " "Parameter NUMWORDS_A set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 51 " "Parameter NUMWORDS_B set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611913175475 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611913175475 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611913175475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria_datos:inst41\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memoria_datos:inst41\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913175533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria_datos:inst41\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memoria_datos:inst41\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 51 " "Parameter \"NUMWORDS_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 51 " "Parameter \"NUMWORDS_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611913175533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611913175533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20q1 " "Found entity 1: altsyncram_20q1" {  } { { "db/altsyncram_20q1.tdf" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/altsyncram_20q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611913175583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913175583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ccr:inst\|vi " "Latch ccr:inst\|vi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[15\] " "Latch upa:inst33\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[1\] " "Latch upa:inst33\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[2\] " "Latch upa:inst33\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[3\] " "Latch upa:inst33\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[4\] " "Latch upa:inst33\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[5\] " "Latch upa:inst33\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[6\] " "Latch upa:inst33\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[7\] " "Latch upa:inst33\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[8\] " "Latch upa:inst33\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[9\] " "Latch upa:inst33\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[10\] " "Latch upa:inst33\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175746 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[11\] " "Latch upa:inst33\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175747 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[12\] " "Latch upa:inst33\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175747 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[13\] " "Latch upa:inst33\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175747 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[14\] " "Latch upa:inst33\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175747 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[0\] " "Latch upa:inst33\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175747 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[16\] " "Latch upa:inst33\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611913175747 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611913175747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[15\] GND " "Pin \"instruccion\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[14\] GND " "Pin \"instruccion\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[13\] GND " "Pin \"instruccion\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[12\] GND " "Pin \"instruccion\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[11\] GND " "Pin \"instruccion\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[10\] GND " "Pin \"instruccion\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[9\] GND " "Pin \"instruccion\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[8\] GND " "Pin \"instruccion\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|instruccion[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[15\] GND " "Pin \"IX_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[14\] GND " "Pin \"IX_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[13\] GND " "Pin \"IX_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[12\] GND " "Pin \"IX_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[11\] GND " "Pin \"IX_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[10\] GND " "Pin \"IX_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[9\] GND " "Pin \"IX_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[8\] GND " "Pin \"IX_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[7\] GND " "Pin \"IX_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[6\] GND " "Pin \"IX_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[5\] GND " "Pin \"IX_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[4\] GND " "Pin \"IX_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[3\] GND " "Pin \"IX_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[2\] GND " "Pin \"IX_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[1\] GND " "Pin \"IX_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[0\] GND " "Pin \"IX_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[15\] GND " "Pin \"IY_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[14\] GND " "Pin \"IY_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[13\] GND " "Pin \"IY_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[12\] GND " "Pin \"IY_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[11\] GND " "Pin \"IY_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[10\] GND " "Pin \"IY_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[9\] GND " "Pin \"IY_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[8\] GND " "Pin \"IY_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[7\] GND " "Pin \"IY_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[6\] GND " "Pin \"IY_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[5\] GND " "Pin \"IY_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[4\] GND " "Pin \"IY_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[3\] GND " "Pin \"IY_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[2\] GND " "Pin \"IY_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[1\] GND " "Pin \"IY_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[0\] GND " "Pin \"IY_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|IY_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[15\] GND " "Pin \"SP_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[14\] GND " "Pin \"SP_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[13\] GND " "Pin \"SP_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[12\] GND " "Pin \"SP_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[11\] GND " "Pin \"SP_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[10\] GND " "Pin \"SP_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[9\] GND " "Pin \"SP_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[8\] GND " "Pin \"SP_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[7\] GND " "Pin \"SP_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[6\] GND " "Pin \"SP_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[5\] GND " "Pin \"SP_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[4\] GND " "Pin \"SP_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[3\] GND " "Pin \"SP_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[2\] GND " "Pin \"SP_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[1\] GND " "Pin \"SP_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[0\] GND " "Pin \"SP_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611913176139 "|pipeline|SP_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611913176139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611913176228 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611913176550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611913176679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611913176679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611913176743 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611913176743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611913176743 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611913176743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611913176743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611913176764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 03:39:36 2021 " "Processing ended: Fri Jan 29 03:39:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611913176764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611913176764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611913176764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611913176764 ""}
