{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 07:22:05 2017 " "Info: Processing started: Wed Dec 27 07:22:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightoptimization/delta.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightoptimization/delta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Delta " "Info: Found entity 1: Delta" {  } { { "../WeightOptimization/Delta.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/Delta.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightoptimization/sigmoidprime.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightoptimization/sigmoidprime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SigmoidPrime " "Info: Found entity 1: SigmoidPrime" {  } { { "../WeightOptimization/SigmoidPrime.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/SigmoidPrime.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightoptimization/substraction.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightoptimization/substraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtraction " "Info: Found entity 1: Subtraction" {  } { { "../WeightOptimization/Substraction.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightOptimization/Substraction.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/activationfunc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/activationfunc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ActivationFunc " "Info: Found entity 1: ActivationFunc" {  } { { "../HiddenLayer/ActivationFunc.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/ActivationFunc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/multiply.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/multiply.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Info: Found entity 1: multiply" {  } { { "../HiddenLayer/multiply.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/multiply.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/hiddenlayer_top.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/hiddenlayer/hiddenlayer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HiddenLayer_top " "Info: Found entity 1: HiddenLayer_top" {  } { { "../HiddenLayer/HiddenLayer_Top.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/HiddenLayer/HiddenLayer_Top.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/yenrong/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM " "Info: Found entity 1: WeightRAM" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drowsinessdetector.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file drowsinessdetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrowsinessDetector " "Info: Found entity 1: DrowsinessDetector" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topModule " "Info: Found entity 1: topModule" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outverify.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file outverify.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outVerify " "Info: Found entity 1: outVerify" {  } { { "outVerify.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/outVerify.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "topModule " "Info: Elaborating entity \"topModule\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out_ann_real topModule.sv(21) " "Warning (10858): Verilog HDL warning at topModule.sv(21): object out_ann_real used but never assigned" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_SV_INDEX_OUT_OF_BOUNDS" "3 2 0 out1 topModule.sv(100) " "Warning (10830): SystemVerilog warning at topModule.sv(100): index 3 falls outside the bounds \[2:0\] of array \"out1\"" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 100 0 0 } }  } 0 10830 "SystemVerilog warning at %5!s!: index %1!d! falls outside the bounds \[%2!d!:%3!d!\] of array \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_SV_INDEX_OUT_OF_BOUNDS" "4 2 0 out1 topModule.sv(101) " "Warning (10830): SystemVerilog warning at topModule.sv(101): index 4 falls outside the bounds \[2:0\] of array \"out1\"" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 101 0 0 } }  } 0 10830 "SystemVerilog warning at %5!s!: index %1!d! falls outside the bounds \[%2!d!:%3!d!\] of array \"%4!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array integer vector types do not match topModule.sv(103) " "Error (10928): SystemVerilog error at topModule.sv(103): unpacked array type cannot be assigned to integer vector type - types do not match" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "training topModule.sv(103) " "Error (10716): SystemVerilog error at topModule.sv(103): can't pass value from actual to formal input \"training\" with incompatible type" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "3 30 topModule.sv(103) " "Error (10828): SystemVerilog error at topModule.sv(103): expression has 3 elements ; expected 30" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "5 3 topModule.sv(103) " "Error (10828): SystemVerilog error at topModule.sv(103): expression has 5 elements ; expected 3" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_ILLEGAL_EXPRESSION_FOR_FORMAL" "out_ann topModule.sv(103) " "Error (10698): SystemVerilog error at topModule.sv(103): can't connect expression with incompatible data type to formal \"out_ann\"" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10698 "SystemVerilog error at %2!s!: can't connect expression with incompatible data type to formal \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match topModule.sv(103) " "Error (10928): SystemVerilog error at topModule.sv(103): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_1071_UNCONVERTED" "out_hid topModule.sv(103) " "Error (10715): SystemVerilog error at topModule.sv(103): can't pass value from formal output out_hid to actual with incompatible type" {  } { { "topModule.sv" "" { Text "C:/Users/Yenrong/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/topModule.sv" 103 0 0 } }  } 0 10715 "SystemVerilog error at %2!s!: can't pass value from formal output %1!s! to actual with incompatible type" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Error: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 27 07:22:06 2017 " "Error: Processing ended: Wed Dec 27 07:22:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 3 s " "Error: Quartus II Full Compilation was unsuccessful. 10 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
