{
 "builder": {
  "_logger": "hdl_checker.builders.fallback", 
  "_version": "<undefined>", 
  "__class__": "Fallback", 
  "_work_folder": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/.hdl_checker", 
  "_added_libraries": [
   {
    "__class__": "VhdlIdentifier", 
    "name": "ieee", 
    "case_sensitive": false
   }, 
   {
    "__class__": "Identifier", 
    "name": "work", 
    "case_sensitive": false
   }, 
   {
    "__class__": "Identifier", 
    "name": "default_library", 
    "case_sensitive": false
   }
  ], 
  "_database": {
   "sources": [
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Sound_Effects_block", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         45, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         1, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "ieee", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         2, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_MinMax", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         54, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Min", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         57, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         12, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         11, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         69, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Sound_Effects", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         60, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Signal_Energy_Monitor", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         63, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_dataplane_pkg", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         20, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         41, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Avalon_Data_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         88, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         42, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Right_Channel_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         72, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Left_Channel_Processing", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         69, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_Driver", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         64, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Normalize_Signal", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         61, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         26, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_dut", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         84, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         25, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_reset_sync", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         81, 
         15
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control5", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         141, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control1", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         129, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control3", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         135, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control6", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         144, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         126, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control7", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         147, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control4", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         138, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_LED_persistence_control2", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         132, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "dataplane_src_Chart", 
        "case_sensitive": false
       }, 
       "library": null, 
       "locations": [
        [
         51, 
         15
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }, 
    {
     "path": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
      "__class__": "Path"
     }, 
     "dependencies": [
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "numeric_std", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         19, 
         4
        ]
       ]
      }, 
      {
       "owner": {
        "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
        "__class__": "Path"
       }, 
       "__class__": "RequiredDesignUnit", 
       "name": {
        "__class__": "VhdlIdentifier", 
        "name": "std_logic_1164", 
        "case_sensitive": false
       }, 
       "library": {
        "__class__": "VhdlIdentifier", 
        "name": "IEEE", 
        "case_sensitive": false
       }, 
       "locations": [
        [
         18, 
         4
        ]
       ]
      }
     ], 
     "flags": {
      "single": [], 
      "dependencies": []
     }, 
     "diags": [], 
     "mtime": 1588820453.1584105
    }
   ], 
   "inferred_libraries": [
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }
   ], 
   "__class__": "Database", 
   "design_units": [
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_Driver", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "package", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_dataplane_pkg", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       14, 
       8
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control5", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control2", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_MinMax", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_reset_sync", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       28, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control4", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Chart", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Normalize_Signal", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Left_Channel_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_avalon", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       4, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control7", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_dut", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_dataplane", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       44, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control3", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Avalon_Data_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Min", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       22, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Sound_Effects", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Signal_Energy_Monitor", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Sound_Effects_block", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_Right_Channel_Processing", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control1", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }, 
    {
     "owner": {
      "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
      "__class__": "Path"
     }, 
     "__class__": "VhdlDesignUnit", 
     "type_": "entity", 
     "name": {
      "__class__": "VhdlIdentifier", 
      "name": "dataplane_src_LED_persistence_control6", 
      "case_sensitive": false
     }, 
     "locations": [
      [
       21, 
       7
      ]
     ]
    }
   ]
  }, 
  "_builtin_libraries": []
 }, 
 "__version__": "0.6.13", 
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid26004.json", 
   "__class__": "Path"
  }, 
  1588824172.2498422, 
  "generated"
 ], 
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Sound_Effects_block", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        45, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        1, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "ieee", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        2, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_MinMax", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        54, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Min", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        57, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        12, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        11, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        69, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Sound_Effects", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        60, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Signal_Energy_Monitor", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        63, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_dataplane_pkg", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        20, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        41, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Avalon_Data_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        88, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        42, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Right_Channel_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        72, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Left_Channel_Processing", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        69, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_Driver", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        64, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Normalize_Signal", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        61, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        26, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_dut", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        84, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        25, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_reset_sync", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        81, 
        15
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control5", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        141, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control1", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        129, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control3", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        135, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control6", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        144, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        126, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control7", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        147, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control4", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        138, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_LED_persistence_control2", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        132, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "dataplane_src_Chart", 
       "case_sensitive": false
      }, 
      "library": null, 
      "locations": [
       [
        51, 
        15
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }, 
   {
    "path": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    "dependencies": [
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "numeric_std", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        19, 
        4
       ]
      ]
     }, 
     {
      "owner": {
       "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
       "__class__": "Path"
      }, 
      "__class__": "RequiredDesignUnit", 
      "name": {
       "__class__": "VhdlIdentifier", 
       "name": "std_logic_1164", 
       "case_sensitive": false
      }, 
      "library": {
       "__class__": "VhdlIdentifier", 
       "name": "IEEE", 
       "case_sensitive": false
      }, 
      "locations": [
       [
        18, 
        4
       ]
      ]
     }
    ], 
    "flags": {
     "single": [], 
     "dependencies": []
    }, 
    "diags": [], 
    "mtime": 1588820453.1584105
   }
  ], 
  "inferred_libraries": [
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
    "__class__": "Path"
   }, 
   {
    "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
    "__class__": "Path"
   }
  ], 
  "__class__": "Database", 
  "design_units": [
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_Driver.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_Driver", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane_pkg.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "package", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_dataplane_pkg", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      14, 
      8
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control5.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control5", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control2.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control2", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_MinMax.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_MinMax", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_reset_sync.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_reset_sync", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      28, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control4.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control4", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Chart.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Chart", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Normalize_Signal.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Normalize_Signal", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Left_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Left_Channel_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_avalon.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_avalon", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      4, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control7.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control7", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_dut.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_dut", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_dataplane.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_dataplane", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      44, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control3.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control3", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Avalon_Data_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Avalon_Data_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Min.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Min", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      22, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Sound_Effects", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Signal_Energy_Monitor.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Signal_Energy_Monitor", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Sound_Effects_block.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Sound_Effects_block", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_Right_Channel_Processing.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_Right_Channel_Processing", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control1.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control1", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }, 
   {
    "owner": {
     "name": "/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step_11/quartus_linux/simulink_models/dataplane/dataplane_src_LED_persistence_control6.vhd", 
     "__class__": "Path"
    }, 
    "__class__": "VhdlDesignUnit", 
    "type_": "entity", 
    "name": {
     "__class__": "VhdlIdentifier", 
     "name": "dataplane_src_LED_persistence_control6", 
     "case_sensitive": false
    }, 
    "locations": [
     [
      21, 
      7
     ]
    ]
   }
  ]
 }
}