$date
	Sun Oct 23 06:39:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#610342
b10100 &
b10100 %
1$
b10100 !
1"
#610343
0"
#610346
b1010 &
b1010 %
#610350
b101 &
b101 %
#610354
b10000 &
b10000 %
#610358
b1000 &
b1000 %
#610362
b100 &
b100 %
#610366
b10 &
b10 %
#610370
b1 &
b1 %
1#
#610374
b0 &
0#
b0 %
0$
#1624931
b1011 !
1"
#1624934
b1011 &
b1011 %
1$
#1624935
0"
#1624938
b100010 &
b100010 %
#1624942
b10001 &
b10001 %
#1624946
b110100 &
b110100 %
#1624950
b11010 &
b11010 %
#1624954
b1101 &
b1101 %
#1624958
b101000 &
b101000 %
#1624962
b10100 &
b10100 %
#1624966
b1010 &
b1010 %
#1624970
b101 &
b101 %
#1624974
b10000 &
b10000 %
#1624978
b1000 &
b1000 %
#1624982
b100 &
b100 %
#1624986
b10 &
b10 %
#1624990
b1 &
1#
b1 %
#1624994
b0 &
b0 %
0#
0$
#2605646
b10110 &
b10110 %
1$
b10110 !
1"
#2605647
0"
#2605650
b1011 &
b1011 %
#2605654
b100010 &
b100010 %
#2605658
b10001 &
b10001 %
#2605662
b110100 &
b110100 %
#2605666
b11010 &
b11010 %
#2605670
b1101 &
b1101 %
#2605674
b101000 &
b101000 %
#2605678
b10100 &
b10100 %
#2605682
b1010 &
b1010 %
#2605686
b101 &
b101 %
#2605690
b10000 &
b10000 %
#2605694
b1000 &
b1000 %
#2605698
b100 &
b100 %
#2605702
b10 &
b10 %
#2605706
b1 &
b1 %
1#
#2605710
b0 &
0#
b0 %
0$
#4500012
