-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgG_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgG_empty_n : IN STD_LOGIC;
    imgG_read : OUT STD_LOGIC;
    imgRB_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgRB_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgRB_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgRB_full_n : IN STD_LOGIC;
    imgRB_write : OUT STD_LOGIC;
    p_0_0_01072_222972316_lcssa2353_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01073_222952314_lcssa2351_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01074_222932312_lcssa2349_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa23112347_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa23102345_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_lcssa23092343_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_010402307_lcssa2341_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_010392305_lcssa2339_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_010382303_lcssa2337_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_01077_22250_lcssa2282_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_01076_22247_lcssa2280_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_01075_22244_lcssa2278_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_010772220_lcssa2270_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_010762217_lcssa2268_i : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_010752214_lcssa2266_i : IN STD_LOGIC_VECTOR (9 downto 0);
    add_ln585_i : IN STD_LOGIC_VECTOR (10 downto 0);
    out_y_i : IN STD_LOGIC_VECTOR (11 downto 0);
    x_phase_i : IN STD_LOGIC_VECTOR (0 downto 0);
    xor_i : IN STD_LOGIC_VECTOR (14 downto 0);
    lineBuffer_val_V_1_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_1_i_ce0 : OUT STD_LOGIC;
    lineBuffer_val_V_1_i_we0 : OUT STD_LOGIC;
    lineBuffer_val_V_1_i_d0 : OUT STD_LOGIC_VECTOR (29 downto 0);
    lineBuffer_val_V_1_i_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_1_i_ce1 : OUT STD_LOGIC;
    lineBuffer_val_V_1_i_q1 : IN STD_LOGIC_VECTOR (29 downto 0);
    lineBuffer_val_V_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_i_ce0 : OUT STD_LOGIC;
    lineBuffer_val_V_i_we0 : OUT STD_LOGIC;
    lineBuffer_val_V_i_d0 : OUT STD_LOGIC_VECTOR (29 downto 0);
    lineBuffer_val_V_i_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    lineBuffer_val_V_i_ce1 : OUT STD_LOGIC;
    lineBuffer_val_V_i_q1 : IN STD_LOGIC_VECTOR (29 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (10 downto 0);
    cmp202_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp58_i : IN STD_LOGIC_VECTOR (0 downto 0);
    empty_49 : IN STD_LOGIC_VECTOR (1 downto 0);
    red_i : IN STD_LOGIC;
    empty : IN STD_LOGIC_VECTOR (1 downto 0);
    p_0_0_01072_222972317_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01072_222972317_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01073_222952315_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01073_222952315_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_01074_222932313_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_01074_222932313_i_out_ap_vld : OUT STD_LOGIC;
    p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_010402308_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_010402308_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_010392306_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_010392306_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_010382304_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_010382304_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_01077_22249_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_01077_22249_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_01076_22246_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_01076_22246_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_01075_22243_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_01075_22243_i_out_ap_vld : OUT STD_LOGIC;
    p_0_2_0_0_010772219_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_2_0_0_010772219_i_out_ap_vld : OUT STD_LOGIC;
    p_0_1_0_0_010762216_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_1_0_0_010762216_i_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_010752213_i_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_010752213_i_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln588_reg_2196 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln598_reg_2200 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp58_i_read_reg_2185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op103_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal tmp_11_reg_2239 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2239_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln588_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal imgG_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal imgRB_blk_n : STD_LOGIC;
    signal p_0_0_01073_22295_ph_i_reg_502 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_3_reg_566 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_3_reg_566_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pix_val_V_3_reg_566_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_3_reg_566_pp0_iter5_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_4_reg_630 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_4_reg_630_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_reg_640 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_val_V_reg_640_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln588_reg_2196_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln588_reg_2196_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln588_reg_2196_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln588_reg_2196_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln598_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln598_reg_2200_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_val_V_1_i_addr_reg_2204 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_V_1_i_addr_reg_2204_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_V_i_addr_reg_2210 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp160_i_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp160_i_reg_2216 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp160_i_reg_2216_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_reg_2235 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_reg_2235_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_reg_2235_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_reg_2235_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_reg_2235_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2239_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2239_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2239_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_2239_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal upright_val_V_1_load_reg_2243 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_1_load_reg_2243_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_1_load_reg_2243_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_1_load_reg_2243_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_1_load_reg_2250 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_1_load_reg_2250_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_1_load_reg_2250_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_1_load_reg_2250_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_6_fu_972_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_6_reg_2257 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_7_reg_2265 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_8_reg_2272 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_3_fu_997_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_3_reg_2280 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_4_reg_2287 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_5_reg_2293 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln621_fu_1021_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_load_reg_2310 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_load_reg_2310_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_load_reg_2310_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_2_load_reg_2315 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_2_load_reg_2315_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_2_load_reg_2315_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_load_reg_2320 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_load_reg_2320_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_load_reg_2320_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_1_load_reg_2326 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_1_load_reg_2326_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_1_load_reg_2326_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_2_load_reg_2331 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_2_load_reg_2331_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_2_load_reg_2331_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_load_reg_2337 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_load_reg_2337_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_load_reg_2337_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_2_load_reg_2342 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_2_load_reg_2342_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_2_load_reg_2342_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_3_load_reg_2347 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_3_load_reg_2347_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_3_load_reg_2347_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_4_load_reg_2353 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_4_load_reg_2353_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_4_load_reg_2353_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_5_load_reg_2358 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_5_load_reg_2358_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_5_load_reg_2358_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_3_load_reg_2364 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_3_load_reg_2364_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_3_load_reg_2364_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_4_load_reg_2370 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_4_load_reg_2370_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_4_load_reg_2370_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_5_load_reg_2375 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_5_load_reg_2375_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_5_load_reg_2375_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_fu_1102_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_2_fu_1115_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_3_fu_1121_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_5_fu_1134_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_9_fu_1160_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_11_fu_1175_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_1_fu_1274_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_1_reg_2411 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_V_fu_1302_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_V_reg_2416 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_2_fu_1310_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_2_reg_2423 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_V_1_fu_1338_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_V_1_reg_2428 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_3_fu_1346_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_3_reg_2435 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_V_2_fu_1374_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_V_2_reg_2440 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_4_fu_1382_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1496_4_reg_2447 : STD_LOGIC_VECTOR (10 downto 0);
    signal agdiff_V_3_fu_1410_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal agdiff_V_3_reg_2452 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_V_7_fu_1564_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal enable_V_7_reg_2459 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_21_fu_1599_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_21_reg_2463 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_22_fu_1619_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_22_reg_2468 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_23_fu_1639_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_23_reg_2473 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_25_fu_1659_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_25_reg_2478 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_20_fu_1752_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_20_reg_2483 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1513_1_i_reg_2489 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln718_fu_1774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln720_fu_1778_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_fu_1836_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_fu_1843_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01072_22297_ph_i_reg_512 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01072_22297_ph_i_reg_512 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_01074_22293_ph_i_reg_521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_01074_22293_ph_i_reg_521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_10_fu_1167_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_12_fu_1182_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_13_fu_1190_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_14_fu_1197_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_val_V_3_phi_fu_569_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_1_fu_1108_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_4_fu_1127_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_6_fu_1140_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_7_fu_1147_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln665_8_fu_1153_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_downleft_val_V_reg_621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_downleft_val_V_reg_621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_downleft_val_V_reg_621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_4_reg_630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_4_reg_630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_val_V_4_reg_630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_val_V_reg_640 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_val_V_reg_640 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_pix_val_V_reg_640 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_pix_val_V_reg_640 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_upleft_val_V_reg_659 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_upleft_val_V_reg_659 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_upleft_val_V_reg_659 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_en_rgd_V_3_phi_fu_673_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_V_2_phi_fu_701_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_V_1_phi_fu_729_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_en_rgd_V_phi_fu_757_p14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_en_rgd_V_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_en_rgd_V_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_en_rgd_V_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_en_rgd_V_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_r_1_reg_780 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter3_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter4_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter5_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter6_b_1_reg_789 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln588_1_fu_897_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_fu_240 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_5_fu_891_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR (10 downto 0);
    signal upright_val_V_fu_244 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_1_fu_248 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_2_fu_252 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_fu_256 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_1_fu_260 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_2_fu_264 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_fu_268 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_1_fu_272 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_2_fu_276 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_3_fu_280 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_4_fu_284 : STD_LOGIC_VECTOR (9 downto 0);
    signal upright_val_V_5_fu_288 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_3_fu_292 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_4_fu_296 : STD_LOGIC_VECTOR (9 downto 0);
    signal downright_val_V_5_fu_300 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln588_fu_881_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln596_fu_903_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln727_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln727_1_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln727_fu_937_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal out_x_fu_907_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln788_fu_947_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal PixBufVal_val_V_11_fu_1205_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_10_fu_1211_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal PixBufVal_val_V_9_fu_1217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_fu_1270_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_fu_1278_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_fu_1284_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_fu_1288_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_9_fu_1314_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_1_fu_1320_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_1330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_1_fu_1324_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_10_fu_1350_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_2_fu_1356_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_4_fu_1366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_2_fu_1360_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_11_fu_1386_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln61_3_fu_1392_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_1402_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln61_3_fu_1396_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal enable_V_fu_1448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_i_fu_1460_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln724_fu_1452_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal enable_V_1_fu_1468_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1027_2_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_V_2_fu_1484_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln724_1_fu_1476_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal enable_V_3_fu_1492_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1027_3_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln858_2_i_fu_1508_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln724_2_fu_1500_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal enable_V_4_fu_1516_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1027_4_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_V_5_fu_1532_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln724_3_fu_1524_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal enable_V_6_fu_1540_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1027_5_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln858_4_i_fu_1556_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln724_4_fu_1548_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_i_fu_1584_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_5_fu_1595_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_i_fu_1604_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_6_fu_1615_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_i_fu_1624_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_7_fu_1635_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_i_fu_1644_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1496_8_fu_1655_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1494_fu_1664_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_13_fu_1672_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1494_1_fu_1681_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_15_fu_1689_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1494_1_fu_1694_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1494_fu_1677_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1494_2_fu_1704_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_3_fu_1698_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_fu_1712_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln1494_3_fu_1725_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_26_fu_1733_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1495_1_fu_1721_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1495_2_fu_1738_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1495_fu_1742_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1495_3_fu_1748_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1495_fu_1717_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln1513_fu_1758_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal CH_fu_1782_p5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_1797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1513_1_fu_1804_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1513_2_i_fu_1809_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1496_9_fu_1826_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1513_fu_1818_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_fu_1836_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln743_fu_1793_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal CV_fu_1830_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_fu_1843_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1858_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_1850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln214_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln782_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln214_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln214_fu_1884_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln214_fu_1874_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_1914_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_1906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln214_1_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln784_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln214_1_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln214_2_fu_1940_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln214_1_fu_1930_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln214_3_fu_1954_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln214_1_fu_1898_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op81_load_state1 : BOOLEAN;
    signal ap_enable_operation_81 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op94_load_state2 : BOOLEAN;
    signal ap_enable_operation_94 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op107_store_state2 : BOOLEAN;
    signal ap_enable_operation_107 : BOOLEAN;
    signal ap_predicate_op82_load_state1 : BOOLEAN;
    signal ap_enable_operation_82 : BOOLEAN;
    signal ap_predicate_op98_load_state2 : BOOLEAN;
    signal ap_enable_operation_98 : BOOLEAN;
    signal ap_predicate_op150_store_state3 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1622 : BOOLEAN;
    signal ap_condition_61 : BOOLEAN;
    signal ap_condition_547 : BOOLEAN;
    signal ap_condition_365 : BOOLEAN;
    signal ap_condition_1633 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_mux_32_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_32_10_1_1_U131 : component design_1_v_demosaic_0_0_mux_32_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => ap_phi_reg_pp0_iter3_upleft_val_V_reg_659,
        din1 => ap_const_lv10_0,
        din2 => ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650,
        din3 => empty_49,
        dout => tmp_2_i_fu_1584_p5);

    mux_32_10_1_1_U132 : component design_1_v_demosaic_0_0_mux_32_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => ap_phi_reg_pp0_iter3_downleft_val_V_reg_621,
        din1 => ap_const_lv10_0,
        din2 => ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612,
        din3 => empty_49,
        dout => tmp_3_i_fu_1604_p5);

    mux_32_10_1_1_U133 : component design_1_v_demosaic_0_0_mux_32_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => upright_val_V_fu_244,
        din1 => ap_const_lv10_0,
        din2 => upright_val_V_2_fu_252,
        din3 => empty_49,
        dout => tmp_4_i_fu_1624_p5);

    mux_32_10_1_1_U134 : component design_1_v_demosaic_0_0_mux_32_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => downright_val_V_fu_268,
        din1 => ap_const_lv10_0,
        din2 => downright_val_V_2_fu_276,
        din3 => empty_49,
        dout => tmp_5_i_fu_1644_p5);

    mux_32_10_1_1_U135 : component design_1_v_demosaic_0_0_mux_32_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 2,
        dout_WIDTH => 10)
    port map (
        din0 => pix_val_V_reg_640_pp0_iter4_reg,
        din1 => ap_const_lv10_0,
        din2 => pix_val_V_4_reg_630_pp0_iter4_reg,
        din3 => empty,
        dout => CH_fu_1782_p5);

    flow_control_loop_pipe_sequential_init_U : component design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    PixBufVal_val_V_1_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_1_fu_260 <= p_lcssa23102345_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    PixBufVal_val_V_1_fu_260 <= PixBufVal_val_V_7_reg_2265;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_2_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_2_fu_264 <= p_lcssa23112347_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    PixBufVal_val_V_2_fu_264 <= PixBufVal_val_V_8_reg_2272;
                end if;
            end if; 
        end if;
    end process;

    PixBufVal_val_V_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    PixBufVal_val_V_fu_256 <= p_lcssa23092343_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    PixBufVal_val_V_fu_256 <= PixBufVal_val_V_6_reg_2257;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_365)) then
                if ((ap_const_boolean_1 = ap_condition_547)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 <= lineBuffer_val_V_i_q1(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_condition_61)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 <= imgG_dout(29 downto 20);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 <= ap_phi_reg_pp0_iter1_p_0_0_01072_22297_ph_i_reg_512;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_365)) then
                if ((ap_const_boolean_1 = ap_condition_547)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 <= PixBufVal_val_V_6_fu_972_p1;
                elsif ((ap_const_boolean_1 = ap_condition_61)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 <= trunc_ln621_fu_1021_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 <= ap_phi_reg_pp0_iter1_p_0_0_01074_22293_ph_i_reg_521;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 <= downright_val_V_5_fu_300;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 <= select_ln665_9_fu_1160_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_downleft_val_V_2_reg_612 <= ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_downleft_val_V_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 <= downright_val_V_3_fu_292;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 <= select_ln665_11_fu_1175_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_downleft_val_V_reg_621 <= ap_phi_reg_pp0_iter2_downleft_val_V_reg_621;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 <= PixBufVal_val_V_2_fu_264;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 <= select_ln665_2_fu_1115_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter2_pix_val_V_4_reg_630;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_pix_val_V_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_val_V_reg_640 <= PixBufVal_val_V_fu_256;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_pix_val_V_reg_640 <= select_ln665_fu_1102_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_pix_val_V_reg_640 <= ap_phi_reg_pp0_iter2_pix_val_V_reg_640;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 <= upright_val_V_5_fu_288;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 <= select_ln665_3_fu_1121_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_upleft_val_V_2_reg_650 <= ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_upleft_val_V_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 <= upright_val_V_3_fu_280;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 <= select_ln665_5_fu_1134_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_upleft_val_V_reg_659 <= ap_phi_reg_pp0_iter2_upleft_val_V_reg_659;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_3E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_38) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3C) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_34) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_30) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_18) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_8) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_35) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_37) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_27) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_25) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_B) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_7) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_20) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_21) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_0) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_724;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_3E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_B) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_7) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_18) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_8) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_35) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_37) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_27) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_25) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_38) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3C) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_34) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_30) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_20) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_21) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_0) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_696;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_3E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_35) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_37) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_27) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_25) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_38) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3C) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_34) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_30) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_B) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_7) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_18) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_8) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_20) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_21) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_0) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_668;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_en_rgd_V_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_3E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1E) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_35) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_37) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_27) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_25) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_B) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_F) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_7) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 <= ap_const_lv1_1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_38) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_3C) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_34) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_30) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_18) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_A) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_8) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((((enable_V_7_fu_1564_p3 = ap_const_lv6_20) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_21) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_1) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) or ((enable_V_7_fu_1564_p3 = ap_const_lv6_0) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0)))))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter3_en_rgd_V_reg_752;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_b_1_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((icmp_ln727_reg_2235_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_b_1_reg_789 <= zext_ln720_fu_1778_p1;
                elsif (((icmp_ln727_reg_2235_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_b_1_reg_789 <= b_fu_1843_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_b_1_reg_789 <= ap_phi_reg_pp0_iter5_b_1_reg_789;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_r_1_reg_780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if (((icmp_ln727_reg_2235_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_r_1_reg_780 <= zext_ln718_fu_1774_p1;
                elsif (((icmp_ln727_reg_2235_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_r_1_reg_780 <= r_fu_1836_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_r_1_reg_780 <= ap_phi_reg_pp0_iter5_r_1_reg_780;
                end if;
            end if; 
        end if;
    end process;

    downright_val_V_1_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    downright_val_V_1_fu_272 <= p_0_0_01073_222952314_lcssa2351_i;
                elsif ((ap_const_boolean_1 = ap_condition_1633)) then 
                    downright_val_V_1_fu_272 <= ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4;
                end if;
            end if; 
        end if;
    end process;

    downright_val_V_2_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    downright_val_V_2_fu_276 <= p_0_0_01072_222972316_lcssa2353_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    downright_val_V_2_fu_276 <= ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512;
                end if;
            end if; 
        end if;
    end process;

    downright_val_V_3_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    downright_val_V_3_fu_292 <= p_0_0_0_0_01075_22244_lcssa2278_i;
                elsif (((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    downright_val_V_3_fu_292 <= ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4;
                end if;
            end if; 
        end if;
    end process;

    downright_val_V_4_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    downright_val_V_4_fu_296 <= p_0_1_0_0_01076_22247_lcssa2280_i;
                elsif (((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    downright_val_V_4_fu_296 <= ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4;
                end if;
            end if; 
        end if;
    end process;

    downright_val_V_5_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    downright_val_V_5_fu_300 <= p_0_2_0_0_01077_22250_lcssa2282_i;
                elsif (((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    downright_val_V_5_fu_300 <= ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4;
                end if;
            end if; 
        end if;
    end process;

    downright_val_V_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    downright_val_V_fu_268 <= p_0_0_01074_222932312_lcssa2349_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    downright_val_V_fu_268 <= ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_01073_22295_ph_i_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_365)) then
                if ((ap_const_boolean_1 = ap_condition_547)) then 
                    p_0_0_01073_22295_ph_i_reg_502 <= lineBuffer_val_V_i_q1(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_condition_61)) then 
                    p_0_0_01073_22295_ph_i_reg_502 <= imgG_dout(19 downto 10);
                elsif (not((icmp_ln588_reg_2196 = ap_const_lv1_1))) then 
                    p_0_0_01073_22295_ph_i_reg_502 <= ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
                end if;
            end if; 
        end if;
    end process;

    pix_val_V_3_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_3_reg_566 <= PixBufVal_val_V_1_fu_260;
                elsif (((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then 
                    pix_val_V_3_reg_566 <= select_ln665_1_fu_1108_p3;
                elsif (not((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_1))) then 
                    pix_val_V_3_reg_566 <= ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
                end if;
            end if; 
        end if;
    end process;

    upright_val_V_1_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    upright_val_V_1_fu_248 <= p_0_1_0_0_010392305_lcssa2339_i;
                elsif ((ap_const_boolean_1 = ap_condition_1633)) then 
                    upright_val_V_1_fu_248 <= lineBuffer_val_V_1_i_q1(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    upright_val_V_2_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    upright_val_V_2_fu_252 <= p_0_2_0_0_010402307_lcssa2341_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    upright_val_V_2_fu_252 <= PixBufVal_val_V_5_reg_2293;
                end if;
            end if; 
        end if;
    end process;

    upright_val_V_3_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    upright_val_V_3_fu_280 <= p_0_0_0_0_010752214_lcssa2266_i;
                elsif (((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    upright_val_V_3_fu_280 <= ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4;
                end if;
            end if; 
        end if;
    end process;

    upright_val_V_4_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    upright_val_V_4_fu_284 <= p_0_1_0_0_010762217_lcssa2268_i;
                elsif (((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    upright_val_V_4_fu_284 <= ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4;
                end if;
            end if; 
        end if;
    end process;

    upright_val_V_5_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    upright_val_V_5_fu_288 <= p_0_2_0_0_010772220_lcssa2270_i;
                elsif (((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    upright_val_V_5_fu_288 <= ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4;
                end if;
            end if; 
        end if;
    end process;

    upright_val_V_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    upright_val_V_fu_244 <= p_0_0_0_0_010382303_lcssa2337_i;
                elsif ((ap_const_boolean_1 = ap_condition_1622)) then 
                    upright_val_V_fu_244 <= PixBufVal_val_V_3_reg_2280;
                end if;
            end if; 
        end if;
    end process;

    x_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln588_fu_885_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    x_fu_240 <= x_5_fu_891_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_240 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                PixBufVal_val_V_1_load_reg_2326 <= PixBufVal_val_V_1_fu_260;
                PixBufVal_val_V_2_load_reg_2331 <= PixBufVal_val_V_2_fu_264;
                PixBufVal_val_V_load_reg_2320 <= PixBufVal_val_V_fu_256;
                ap_phi_reg_pp0_iter3_b_1_reg_789 <= ap_phi_reg_pp0_iter2_b_1_reg_789;
                ap_phi_reg_pp0_iter3_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_724;
                ap_phi_reg_pp0_iter3_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_696;
                ap_phi_reg_pp0_iter3_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_668;
                ap_phi_reg_pp0_iter3_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter2_en_rgd_V_reg_752;
                ap_phi_reg_pp0_iter3_r_1_reg_780 <= ap_phi_reg_pp0_iter2_r_1_reg_780;
                downright_val_V_2_load_reg_2342 <= downright_val_V_2_fu_276;
                downright_val_V_3_load_reg_2364 <= downright_val_V_3_fu_292;
                downright_val_V_4_load_reg_2370 <= downright_val_V_4_fu_296;
                downright_val_V_5_load_reg_2375 <= downright_val_V_5_fu_300;
                downright_val_V_load_reg_2337 <= downright_val_V_fu_268;
                upright_val_V_2_load_reg_2315 <= upright_val_V_2_fu_252;
                upright_val_V_3_load_reg_2347 <= upright_val_V_3_fu_280;
                upright_val_V_4_load_reg_2353 <= upright_val_V_4_fu_284;
                upright_val_V_5_load_reg_2358 <= upright_val_V_5_fu_288;
                upright_val_V_load_reg_2310 <= upright_val_V_fu_244;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                PixBufVal_val_V_1_load_reg_2326_pp0_iter3_reg <= PixBufVal_val_V_1_load_reg_2326;
                PixBufVal_val_V_1_load_reg_2326_pp0_iter4_reg <= PixBufVal_val_V_1_load_reg_2326_pp0_iter3_reg;
                PixBufVal_val_V_2_load_reg_2331_pp0_iter3_reg <= PixBufVal_val_V_2_load_reg_2331;
                PixBufVal_val_V_2_load_reg_2331_pp0_iter4_reg <= PixBufVal_val_V_2_load_reg_2331_pp0_iter3_reg;
                PixBufVal_val_V_load_reg_2320_pp0_iter3_reg <= PixBufVal_val_V_load_reg_2320;
                PixBufVal_val_V_load_reg_2320_pp0_iter4_reg <= PixBufVal_val_V_load_reg_2320_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                downright_val_V_1_load_reg_2250_pp0_iter2_reg <= downright_val_V_1_load_reg_2250;
                downright_val_V_1_load_reg_2250_pp0_iter3_reg <= downright_val_V_1_load_reg_2250_pp0_iter2_reg;
                downright_val_V_1_load_reg_2250_pp0_iter4_reg <= downright_val_V_1_load_reg_2250_pp0_iter3_reg;
                downright_val_V_2_load_reg_2342_pp0_iter3_reg <= downright_val_V_2_load_reg_2342;
                downright_val_V_2_load_reg_2342_pp0_iter4_reg <= downright_val_V_2_load_reg_2342_pp0_iter3_reg;
                downright_val_V_3_load_reg_2364_pp0_iter3_reg <= downright_val_V_3_load_reg_2364;
                downright_val_V_3_load_reg_2364_pp0_iter4_reg <= downright_val_V_3_load_reg_2364_pp0_iter3_reg;
                downright_val_V_4_load_reg_2370_pp0_iter3_reg <= downright_val_V_4_load_reg_2370;
                downright_val_V_4_load_reg_2370_pp0_iter4_reg <= downright_val_V_4_load_reg_2370_pp0_iter3_reg;
                downright_val_V_5_load_reg_2375_pp0_iter3_reg <= downright_val_V_5_load_reg_2375;
                downright_val_V_5_load_reg_2375_pp0_iter4_reg <= downright_val_V_5_load_reg_2375_pp0_iter3_reg;
                downright_val_V_load_reg_2337_pp0_iter3_reg <= downright_val_V_load_reg_2337;
                downright_val_V_load_reg_2337_pp0_iter4_reg <= downright_val_V_load_reg_2337_pp0_iter3_reg;
                icmp_ln588_reg_2196_pp0_iter2_reg <= icmp_ln588_reg_2196_pp0_iter1_reg;
                icmp_ln588_reg_2196_pp0_iter3_reg <= icmp_ln588_reg_2196_pp0_iter2_reg;
                icmp_ln588_reg_2196_pp0_iter4_reg <= icmp_ln588_reg_2196_pp0_iter3_reg;
                icmp_ln727_reg_2235_pp0_iter2_reg <= icmp_ln727_reg_2235_pp0_iter1_reg;
                icmp_ln727_reg_2235_pp0_iter3_reg <= icmp_ln727_reg_2235_pp0_iter2_reg;
                icmp_ln727_reg_2235_pp0_iter4_reg <= icmp_ln727_reg_2235_pp0_iter3_reg;
                pix_val_V_3_reg_566_pp0_iter3_reg <= pix_val_V_3_reg_566;
                pix_val_V_3_reg_566_pp0_iter4_reg <= pix_val_V_3_reg_566_pp0_iter3_reg;
                pix_val_V_3_reg_566_pp0_iter5_reg <= pix_val_V_3_reg_566_pp0_iter4_reg;
                pix_val_V_4_reg_630_pp0_iter4_reg <= pix_val_V_4_reg_630;
                pix_val_V_reg_640_pp0_iter4_reg <= pix_val_V_reg_640;
                tmp_11_reg_2239_pp0_iter2_reg <= tmp_11_reg_2239_pp0_iter1_reg;
                tmp_11_reg_2239_pp0_iter3_reg <= tmp_11_reg_2239_pp0_iter2_reg;
                tmp_11_reg_2239_pp0_iter4_reg <= tmp_11_reg_2239_pp0_iter3_reg;
                tmp_11_reg_2239_pp0_iter5_reg <= tmp_11_reg_2239_pp0_iter4_reg;
                upright_val_V_1_load_reg_2243_pp0_iter2_reg <= upright_val_V_1_load_reg_2243;
                upright_val_V_1_load_reg_2243_pp0_iter3_reg <= upright_val_V_1_load_reg_2243_pp0_iter2_reg;
                upright_val_V_1_load_reg_2243_pp0_iter4_reg <= upright_val_V_1_load_reg_2243_pp0_iter3_reg;
                upright_val_V_2_load_reg_2315_pp0_iter3_reg <= upright_val_V_2_load_reg_2315;
                upright_val_V_2_load_reg_2315_pp0_iter4_reg <= upright_val_V_2_load_reg_2315_pp0_iter3_reg;
                upright_val_V_3_load_reg_2347_pp0_iter3_reg <= upright_val_V_3_load_reg_2347;
                upright_val_V_3_load_reg_2347_pp0_iter4_reg <= upright_val_V_3_load_reg_2347_pp0_iter3_reg;
                upright_val_V_4_load_reg_2353_pp0_iter3_reg <= upright_val_V_4_load_reg_2353;
                upright_val_V_4_load_reg_2353_pp0_iter4_reg <= upright_val_V_4_load_reg_2353_pp0_iter3_reg;
                upright_val_V_5_load_reg_2358_pp0_iter3_reg <= upright_val_V_5_load_reg_2358;
                upright_val_V_5_load_reg_2358_pp0_iter4_reg <= upright_val_V_5_load_reg_2358_pp0_iter3_reg;
                upright_val_V_load_reg_2310_pp0_iter3_reg <= upright_val_V_load_reg_2310;
                upright_val_V_load_reg_2310_pp0_iter4_reg <= upright_val_V_load_reg_2310_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                PixBufVal_val_V_3_reg_2280 <= PixBufVal_val_V_3_fu_997_p1;
                PixBufVal_val_V_4_reg_2287 <= lineBuffer_val_V_1_i_q1(19 downto 10);
                PixBufVal_val_V_5_reg_2293 <= lineBuffer_val_V_1_i_q1(29 downto 20);
                PixBufVal_val_V_6_reg_2257 <= PixBufVal_val_V_6_fu_972_p1;
                PixBufVal_val_V_7_reg_2265 <= lineBuffer_val_V_i_q1(19 downto 10);
                PixBufVal_val_V_8_reg_2272 <= lineBuffer_val_V_i_q1(29 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln727_reg_2235_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0))) then
                agdiff_V_1_reg_2428 <= agdiff_V_1_fu_1338_p3;
                agdiff_V_2_reg_2440 <= agdiff_V_2_fu_1374_p3;
                agdiff_V_3_reg_2452 <= agdiff_V_3_fu_1410_p3;
                agdiff_V_reg_2416 <= agdiff_V_fu_1302_p3;
                    zext_ln1496_1_reg_2411(9 downto 0) <= zext_ln1496_1_fu_1274_p1(9 downto 0);
                    zext_ln1496_2_reg_2423(9 downto 0) <= zext_ln1496_2_fu_1310_p1(9 downto 0);
                    zext_ln1496_3_reg_2435(9 downto 0) <= zext_ln1496_3_fu_1346_p1(9 downto 0);
                    zext_ln1496_4_reg_2447(9 downto 0) <= zext_ln1496_4_fu_1382_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp160_i_reg_2216_pp0_iter1_reg <= cmp160_i_reg_2216;
                icmp_ln588_reg_2196 <= icmp_ln588_fu_885_p2;
                icmp_ln588_reg_2196_pp0_iter1_reg <= icmp_ln588_reg_2196;
                icmp_ln598_reg_2200_pp0_iter1_reg <= icmp_ln598_reg_2200;
                icmp_ln727_reg_2235_pp0_iter1_reg <= icmp_ln727_reg_2235;
                lineBuffer_val_V_1_i_addr_reg_2204_pp0_iter1_reg <= lineBuffer_val_V_1_i_addr_reg_2204;
                tmp_11_reg_2239_pp0_iter1_reg <= tmp_11_reg_2239;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_b_1_reg_789 <= ap_phi_reg_pp0_iter0_b_1_reg_789;
                ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_612 <= ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_612;
                ap_phi_reg_pp0_iter1_downleft_val_V_reg_621 <= ap_phi_reg_pp0_iter0_downleft_val_V_reg_621;
                ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_724;
                ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_696;
                ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_668;
                ap_phi_reg_pp0_iter1_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter0_en_rgd_V_reg_752;
                ap_phi_reg_pp0_iter1_p_0_0_01072_22297_ph_i_reg_512 <= ap_phi_reg_pp0_iter0_p_0_0_01072_22297_ph_i_reg_512;
                ap_phi_reg_pp0_iter1_p_0_0_01074_22293_ph_i_reg_521 <= ap_phi_reg_pp0_iter0_p_0_0_01074_22293_ph_i_reg_521;
                ap_phi_reg_pp0_iter1_pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter0_pix_val_V_4_reg_630;
                ap_phi_reg_pp0_iter1_pix_val_V_reg_640 <= ap_phi_reg_pp0_iter0_pix_val_V_reg_640;
                ap_phi_reg_pp0_iter1_r_1_reg_780 <= ap_phi_reg_pp0_iter0_r_1_reg_780;
                ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_650 <= ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_650;
                ap_phi_reg_pp0_iter1_upleft_val_V_reg_659 <= ap_phi_reg_pp0_iter0_upleft_val_V_reg_659;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_b_1_reg_789 <= ap_phi_reg_pp0_iter1_b_1_reg_789;
                ap_phi_reg_pp0_iter2_downleft_val_V_2_reg_612 <= ap_phi_reg_pp0_iter1_downleft_val_V_2_reg_612;
                ap_phi_reg_pp0_iter2_downleft_val_V_reg_621 <= ap_phi_reg_pp0_iter1_downleft_val_V_reg_621;
                ap_phi_reg_pp0_iter2_en_rgd_V_1_reg_724 <= ap_phi_reg_pp0_iter1_en_rgd_V_1_reg_724;
                ap_phi_reg_pp0_iter2_en_rgd_V_2_reg_696 <= ap_phi_reg_pp0_iter1_en_rgd_V_2_reg_696;
                ap_phi_reg_pp0_iter2_en_rgd_V_3_reg_668 <= ap_phi_reg_pp0_iter1_en_rgd_V_3_reg_668;
                ap_phi_reg_pp0_iter2_en_rgd_V_reg_752 <= ap_phi_reg_pp0_iter1_en_rgd_V_reg_752;
                ap_phi_reg_pp0_iter2_pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter1_pix_val_V_4_reg_630;
                ap_phi_reg_pp0_iter2_pix_val_V_reg_640 <= ap_phi_reg_pp0_iter1_pix_val_V_reg_640;
                ap_phi_reg_pp0_iter2_r_1_reg_780 <= ap_phi_reg_pp0_iter1_r_1_reg_780;
                ap_phi_reg_pp0_iter2_upleft_val_V_2_reg_650 <= ap_phi_reg_pp0_iter1_upleft_val_V_2_reg_650;
                ap_phi_reg_pp0_iter2_upleft_val_V_reg_659 <= ap_phi_reg_pp0_iter1_upleft_val_V_reg_659;
                downright_val_V_1_load_reg_2250 <= downright_val_V_1_fu_272;
                upright_val_V_1_load_reg_2243 <= upright_val_V_1_fu_248;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_b_1_reg_789 <= ap_phi_reg_pp0_iter3_b_1_reg_789;
                ap_phi_reg_pp0_iter4_r_1_reg_780 <= ap_phi_reg_pp0_iter3_r_1_reg_780;
                pix_val_V_4_reg_630 <= ap_phi_reg_pp0_iter3_pix_val_V_4_reg_630;
                pix_val_V_reg_640 <= ap_phi_reg_pp0_iter3_pix_val_V_reg_640;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_b_1_reg_789 <= ap_phi_reg_pp0_iter4_b_1_reg_789;
                ap_phi_reg_pp0_iter5_r_1_reg_780 <= ap_phi_reg_pp0_iter4_r_1_reg_780;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln588_fu_885_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln598_fu_913_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp160_i_reg_2216 <= cmp160_i_fu_919_p2;
                lineBuffer_val_V_i_addr_reg_2210 <= zext_ln588_1_fu_897_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln727_reg_2235_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter2_reg = ap_const_lv1_0))) then
                enable_V_7_reg_2459 <= enable_V_7_fu_1564_p3;
                ret_V_21_reg_2463 <= ret_V_21_fu_1599_p2;
                ret_V_22_reg_2468 <= ret_V_22_fu_1619_p2;
                ret_V_23_reg_2473 <= ret_V_23_fu_1639_p2;
                ret_V_25_reg_2478 <= ret_V_25_fu_1659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln588_fu_885_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln598_reg_2200 <= icmp_ln598_fu_913_p2;
                icmp_ln727_reg_2235 <= icmp_ln727_fu_941_p2;
                lineBuffer_val_V_1_i_addr_reg_2204 <= zext_ln588_1_fu_897_p1(11 - 1 downto 0);
                tmp_11_reg_2239 <= or_ln788_fu_947_p2(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln727_reg_2235_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter3_reg = ap_const_lv1_0))) then
                ret_V_20_reg_2483 <= ret_V_20_fu_1752_p2;
                trunc_ln1513_1_i_reg_2489 <= sub_ln1513_fu_1758_p2(12 downto 1);
            end if;
        end if;
    end process;
    zext_ln1496_1_reg_2411(10) <= '0';
    zext_ln1496_2_reg_2423(10) <= '0';
    zext_ln1496_3_reg_2435(10) <= '0';
    zext_ln1496_4_reg_2447(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    CV_fu_1830_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_1826_p1) - unsigned(select_ln1513_fu_1818_p3));
    PixBufVal_val_V_10_fu_1211_p3 <= 
        PixBufVal_val_V_7_reg_2265 when (cmp202_i(0) = '1') else 
        p_0_0_01073_22295_ph_i_reg_502;
    PixBufVal_val_V_11_fu_1205_p3 <= 
        PixBufVal_val_V_8_reg_2272 when (cmp202_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512;
    PixBufVal_val_V_3_fu_997_p1 <= lineBuffer_val_V_1_i_q1(10 - 1 downto 0);
    PixBufVal_val_V_6_fu_972_p1 <= lineBuffer_val_V_i_q1(10 - 1 downto 0);
    PixBufVal_val_V_9_fu_1217_p3 <= 
        PixBufVal_val_V_6_reg_2257 when (cmp202_i(0) = '1') else 
        ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521;
    add_ln1495_fu_1742_p2 <= std_logic_vector(signed(sext_ln1495_1_fu_1721_p1) + signed(sext_ln1495_2_fu_1738_p1));
    agdiff_V_1_fu_1338_p3 <= 
        sub_ln61_1_fu_1324_p2 when (tmp_3_fu_1330_p3(0) = '1') else 
        trunc_ln61_1_fu_1320_p1;
    agdiff_V_2_fu_1374_p3 <= 
        sub_ln61_2_fu_1360_p2 when (tmp_4_fu_1366_p3(0) = '1') else 
        trunc_ln61_2_fu_1356_p1;
    agdiff_V_3_fu_1410_p3 <= 
        sub_ln61_3_fu_1396_p2 when (tmp_5_fu_1402_p3(0) = '1') else 
        trunc_ln61_3_fu_1392_p1;
    agdiff_V_fu_1302_p3 <= 
        sub_ln61_fu_1288_p2 when (tmp_2_fu_1294_p3(0) = '1') else 
        trunc_ln61_fu_1284_p1;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, imgG_empty_n, ap_predicate_op103_read_state2, imgRB_full_n, tmp_11_reg_2239_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_11_reg_2239_pp0_iter5_reg = ap_const_lv1_0) and (imgRB_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_predicate_op103_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, imgG_empty_n, ap_predicate_op103_read_state2, imgRB_full_n, tmp_11_reg_2239_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_11_reg_2239_pp0_iter5_reg = ap_const_lv1_0) and (imgRB_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_predicate_op103_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, imgG_empty_n, ap_predicate_op103_read_state2, imgRB_full_n, tmp_11_reg_2239_pp0_iter5_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_11_reg_2239_pp0_iter5_reg = ap_const_lv1_0) and (imgRB_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((ap_predicate_op103_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(imgG_empty_n, ap_predicate_op103_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op103_read_state2 = ap_const_boolean_1) and (imgG_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter6_assign_proc : process(imgRB_full_n, tmp_11_reg_2239_pp0_iter5_reg)
    begin
                ap_block_state7_pp0_stage0_iter6 <= ((tmp_11_reg_2239_pp0_iter5_reg = ap_const_lv1_0) and (imgRB_full_n = ap_const_logic_0));
    end process;


    ap_condition_1622_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg)
    begin
                ap_condition_1622 <= ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_1633_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln588_reg_2196, icmp_ln598_reg_2200)
    begin
                ap_condition_1633 <= ((icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_365_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_365 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_547_assign_proc : process(icmp_ln588_reg_2196, icmp_ln598_reg_2200, cmp58_i_read_reg_2185)
    begin
                ap_condition_547 <= ((cmp58_i_read_reg_2185 = ap_const_lv1_0) and (icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0));
    end process;


    ap_condition_61_assign_proc : process(icmp_ln588_reg_2196, icmp_ln598_reg_2200, cmp58_i)
    begin
                ap_condition_61 <= ((cmp58_i = ap_const_lv1_1) and (icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln588_fu_885_p2, ap_start_int)
    begin
        if (((icmp_ln588_fu_885_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln588_reg_2196_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_107_assign_proc : process(ap_predicate_op107_store_state2)
    begin
                ap_enable_operation_107 <= (ap_predicate_op107_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_150_assign_proc : process(ap_predicate_op150_store_state3)
    begin
                ap_enable_operation_150 <= (ap_predicate_op150_store_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_81_assign_proc : process(ap_predicate_op81_load_state1)
    begin
                ap_enable_operation_81 <= (ap_predicate_op81_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_82_assign_proc : process(ap_predicate_op82_load_state1)
    begin
                ap_enable_operation_82 <= (ap_predicate_op82_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_94_assign_proc : process(ap_predicate_op94_load_state2)
    begin
                ap_enable_operation_94 <= (ap_predicate_op94_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_98_assign_proc : process(ap_predicate_op98_load_state2)
    begin
                ap_enable_operation_98 <= (ap_predicate_op98_load_state2 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_downleft_val_V_1_phi_fu_533_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_10_fu_1167_p3, ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530, downright_val_V_4_fu_296)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 <= downright_val_V_4_fu_296;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 <= select_ln665_10_fu_1167_p3;
            else 
                ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 <= ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530;
            end if;
        else 
            ap_phi_mux_downleft_val_V_1_phi_fu_533_p4 <= ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530;
        end if; 
    end process;


    ap_phi_mux_en_rgd_V_1_phi_fu_729_p14_assign_proc : process(icmp_ln588_reg_2196_pp0_iter3_reg, icmp_ln727_reg_2235_pp0_iter3_reg, enable_V_7_reg_2459, ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724)
    begin
        if ((not((enable_V_7_reg_2459 = ap_const_lv6_21)) and not((enable_V_7_reg_2459 = ap_const_lv6_20)) and not((enable_V_7_reg_2459 = ap_const_lv6_1)) and not((enable_V_7_reg_2459 = ap_const_lv6_0)) and not((enable_V_7_reg_2459 = ap_const_lv6_1A)) and not((enable_V_7_reg_2459 = ap_const_lv6_18)) and not((enable_V_7_reg_2459 = ap_const_lv6_A)) and not((enable_V_7_reg_2459 = ap_const_lv6_8)) and not((enable_V_7_reg_2459 = ap_const_lv6_3C)) and not((enable_V_7_reg_2459 = ap_const_lv6_38)) and not((enable_V_7_reg_2459 = ap_const_lv6_34)) and not((enable_V_7_reg_2459 = ap_const_lv6_30)) and not((enable_V_7_reg_2459 = ap_const_lv6_F)) and not((enable_V_7_reg_2459 = ap_const_lv6_B)) and not((enable_V_7_reg_2459 = ap_const_lv6_7)) and not((enable_V_7_reg_2459 = ap_const_lv6_3)) and not((enable_V_7_reg_2459 = ap_const_lv6_37)) and not((enable_V_7_reg_2459 = ap_const_lv6_35)) and not((enable_V_7_reg_2459 = ap_const_lv6_27)) and not((enable_V_7_reg_2459 = ap_const_lv6_25)) and not((enable_V_7_reg_2459 = ap_const_lv6_3F)) and not((enable_V_7_reg_2459 = ap_const_lv6_3E)) and not((enable_V_7_reg_2459 = ap_const_lv6_1F)) and not((enable_V_7_reg_2459 = ap_const_lv6_1E)) and (icmp_ln727_reg_2235_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_en_rgd_V_1_phi_fu_729_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_V_1_phi_fu_729_p14 <= ap_phi_reg_pp0_iter4_en_rgd_V_1_reg_724;
        end if; 
    end process;


    ap_phi_mux_en_rgd_V_2_phi_fu_701_p14_assign_proc : process(icmp_ln588_reg_2196_pp0_iter3_reg, icmp_ln727_reg_2235_pp0_iter3_reg, enable_V_7_reg_2459, ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696)
    begin
        if ((not((enable_V_7_reg_2459 = ap_const_lv6_21)) and not((enable_V_7_reg_2459 = ap_const_lv6_20)) and not((enable_V_7_reg_2459 = ap_const_lv6_1)) and not((enable_V_7_reg_2459 = ap_const_lv6_0)) and not((enable_V_7_reg_2459 = ap_const_lv6_1A)) and not((enable_V_7_reg_2459 = ap_const_lv6_18)) and not((enable_V_7_reg_2459 = ap_const_lv6_A)) and not((enable_V_7_reg_2459 = ap_const_lv6_8)) and not((enable_V_7_reg_2459 = ap_const_lv6_3C)) and not((enable_V_7_reg_2459 = ap_const_lv6_38)) and not((enable_V_7_reg_2459 = ap_const_lv6_34)) and not((enable_V_7_reg_2459 = ap_const_lv6_30)) and not((enable_V_7_reg_2459 = ap_const_lv6_F)) and not((enable_V_7_reg_2459 = ap_const_lv6_B)) and not((enable_V_7_reg_2459 = ap_const_lv6_7)) and not((enable_V_7_reg_2459 = ap_const_lv6_3)) and not((enable_V_7_reg_2459 = ap_const_lv6_37)) and not((enable_V_7_reg_2459 = ap_const_lv6_35)) and not((enable_V_7_reg_2459 = ap_const_lv6_27)) and not((enable_V_7_reg_2459 = ap_const_lv6_25)) and not((enable_V_7_reg_2459 = ap_const_lv6_3F)) and not((enable_V_7_reg_2459 = ap_const_lv6_3E)) and not((enable_V_7_reg_2459 = ap_const_lv6_1F)) and not((enable_V_7_reg_2459 = ap_const_lv6_1E)) and (icmp_ln727_reg_2235_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_en_rgd_V_2_phi_fu_701_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_V_2_phi_fu_701_p14 <= ap_phi_reg_pp0_iter4_en_rgd_V_2_reg_696;
        end if; 
    end process;


    ap_phi_mux_en_rgd_V_3_phi_fu_673_p14_assign_proc : process(icmp_ln588_reg_2196_pp0_iter3_reg, icmp_ln727_reg_2235_pp0_iter3_reg, enable_V_7_reg_2459, ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668)
    begin
        if ((not((enable_V_7_reg_2459 = ap_const_lv6_21)) and not((enable_V_7_reg_2459 = ap_const_lv6_20)) and not((enable_V_7_reg_2459 = ap_const_lv6_1)) and not((enable_V_7_reg_2459 = ap_const_lv6_0)) and not((enable_V_7_reg_2459 = ap_const_lv6_1A)) and not((enable_V_7_reg_2459 = ap_const_lv6_18)) and not((enable_V_7_reg_2459 = ap_const_lv6_A)) and not((enable_V_7_reg_2459 = ap_const_lv6_8)) and not((enable_V_7_reg_2459 = ap_const_lv6_3C)) and not((enable_V_7_reg_2459 = ap_const_lv6_38)) and not((enable_V_7_reg_2459 = ap_const_lv6_34)) and not((enable_V_7_reg_2459 = ap_const_lv6_30)) and not((enable_V_7_reg_2459 = ap_const_lv6_F)) and not((enable_V_7_reg_2459 = ap_const_lv6_B)) and not((enable_V_7_reg_2459 = ap_const_lv6_7)) and not((enable_V_7_reg_2459 = ap_const_lv6_3)) and not((enable_V_7_reg_2459 = ap_const_lv6_37)) and not((enable_V_7_reg_2459 = ap_const_lv6_35)) and not((enable_V_7_reg_2459 = ap_const_lv6_27)) and not((enable_V_7_reg_2459 = ap_const_lv6_25)) and not((enable_V_7_reg_2459 = ap_const_lv6_3F)) and not((enable_V_7_reg_2459 = ap_const_lv6_3E)) and not((enable_V_7_reg_2459 = ap_const_lv6_1F)) and not((enable_V_7_reg_2459 = ap_const_lv6_1E)) and (icmp_ln727_reg_2235_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_en_rgd_V_3_phi_fu_673_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_V_3_phi_fu_673_p14 <= ap_phi_reg_pp0_iter4_en_rgd_V_3_reg_668;
        end if; 
    end process;


    ap_phi_mux_en_rgd_V_phi_fu_757_p14_assign_proc : process(icmp_ln588_reg_2196_pp0_iter3_reg, icmp_ln727_reg_2235_pp0_iter3_reg, enable_V_7_reg_2459, ap_phi_reg_pp0_iter4_en_rgd_V_reg_752)
    begin
        if ((not((enable_V_7_reg_2459 = ap_const_lv6_21)) and not((enable_V_7_reg_2459 = ap_const_lv6_20)) and not((enable_V_7_reg_2459 = ap_const_lv6_1)) and not((enable_V_7_reg_2459 = ap_const_lv6_0)) and not((enable_V_7_reg_2459 = ap_const_lv6_1A)) and not((enable_V_7_reg_2459 = ap_const_lv6_18)) and not((enable_V_7_reg_2459 = ap_const_lv6_A)) and not((enable_V_7_reg_2459 = ap_const_lv6_8)) and not((enable_V_7_reg_2459 = ap_const_lv6_3C)) and not((enable_V_7_reg_2459 = ap_const_lv6_38)) and not((enable_V_7_reg_2459 = ap_const_lv6_34)) and not((enable_V_7_reg_2459 = ap_const_lv6_30)) and not((enable_V_7_reg_2459 = ap_const_lv6_F)) and not((enable_V_7_reg_2459 = ap_const_lv6_B)) and not((enable_V_7_reg_2459 = ap_const_lv6_7)) and not((enable_V_7_reg_2459 = ap_const_lv6_3)) and not((enable_V_7_reg_2459 = ap_const_lv6_37)) and not((enable_V_7_reg_2459 = ap_const_lv6_35)) and not((enable_V_7_reg_2459 = ap_const_lv6_27)) and not((enable_V_7_reg_2459 = ap_const_lv6_25)) and not((enable_V_7_reg_2459 = ap_const_lv6_3F)) and not((enable_V_7_reg_2459 = ap_const_lv6_3E)) and not((enable_V_7_reg_2459 = ap_const_lv6_1F)) and not((enable_V_7_reg_2459 = ap_const_lv6_1E)) and (icmp_ln727_reg_2235_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_en_rgd_V_phi_fu_757_p14 <= ap_const_lv1_0;
        else 
            ap_phi_mux_en_rgd_V_phi_fu_757_p14 <= ap_phi_reg_pp0_iter4_en_rgd_V_reg_752;
        end if; 
    end process;


    ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4_assign_proc : process(imgG_dout, icmp_ln588_reg_2196, icmp_ln598_reg_2200, cmp58_i_read_reg_2185, lineBuffer_val_V_i_q1, cmp58_i, ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502)
    begin
        if (((icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0))) then
            if ((cmp58_i_read_reg_2185 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 <= lineBuffer_val_V_i_q1(19 downto 10);
            elsif ((cmp58_i = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 <= imgG_dout(19 downto 10);
            else 
                ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
            end if;
        else 
            ap_phi_mux_p_0_0_01073_22295_ph_i_phi_fu_505_p4 <= ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_8_fu_1153_p3, ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603, upright_val_V_fu_244)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 <= upright_val_V_fu_244;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 <= select_ln665_8_fu_1153_p3;
            else 
                ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603;
            end if;
        else 
            ap_phi_mux_p_0_0_0_0_010752214_i_phi_fu_606_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_14_fu_1197_p3, ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557, downright_val_V_fu_268)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 <= downright_val_V_fu_268;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 <= select_ln665_14_fu_1197_p3;
            else 
                ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557;
            end if;
        else 
            ap_phi_mux_p_0_0_0_0_01075_22244_i_phi_fu_560_p4 <= ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557;
        end if; 
    end process;


    ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, upright_val_V_1_load_reg_2243, select_ln665_7_fu_1147_p3, ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 <= upright_val_V_1_load_reg_2243;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 <= select_ln665_7_fu_1147_p3;
            else 
                ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 <= ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594;
            end if;
        else 
            ap_phi_mux_p_0_1_0_0_010762217_i_phi_fu_597_p4 <= ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594;
        end if; 
    end process;


    ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, downright_val_V_1_load_reg_2250, select_ln665_13_fu_1190_p3, ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 <= downright_val_V_1_load_reg_2250;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 <= select_ln665_13_fu_1190_p3;
            else 
                ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 <= ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548;
            end if;
        else 
            ap_phi_mux_p_0_1_0_0_01076_22247_i_phi_fu_551_p4 <= ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548;
        end if; 
    end process;


    ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_6_fu_1140_p3, ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585, upright_val_V_2_fu_252)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 <= upright_val_V_2_fu_252;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 <= select_ln665_6_fu_1140_p3;
            else 
                ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 <= ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585;
            end if;
        else 
            ap_phi_mux_p_0_2_0_0_010772220_i_phi_fu_588_p4 <= ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585;
        end if; 
    end process;


    ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_12_fu_1182_p3, ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539, downright_val_V_2_fu_276)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 <= downright_val_V_2_fu_276;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 <= select_ln665_12_fu_1182_p3;
            else 
                ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 <= ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539;
            end if;
        else 
            ap_phi_mux_p_0_2_0_0_01077_22250_i_phi_fu_542_p4 <= ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539;
        end if; 
    end process;


    ap_phi_mux_pix_val_V_3_phi_fu_569_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_1_fu_1108_p3, ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566, PixBufVal_val_V_1_fu_260)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_pix_val_V_3_phi_fu_569_p4 <= PixBufVal_val_V_1_fu_260;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_pix_val_V_3_phi_fu_569_p4 <= select_ln665_1_fu_1108_p3;
            else 
                ap_phi_mux_pix_val_V_3_phi_fu_569_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
            end if;
        else 
            ap_phi_mux_pix_val_V_3_phi_fu_569_p4 <= ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566;
        end if; 
    end process;


    ap_phi_mux_upleft_val_V_1_phi_fu_579_p4_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg, select_ln665_4_fu_1127_p3, ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576, upright_val_V_4_fu_284)
    begin
        if ((icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 <= upright_val_V_4_fu_284;
            elsif ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 <= select_ln665_4_fu_1127_p3;
            else 
                ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 <= ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576;
            end if;
        else 
            ap_phi_mux_upleft_val_V_1_phi_fu_579_p4 <= ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_1_reg_789 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_val_V_2_reg_612 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_downleft_val_V_reg_621 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_en_rgd_V_1_reg_724 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_V_2_reg_696 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_V_3_reg_668 <= "X";
    ap_phi_reg_pp0_iter0_en_rgd_V_reg_752 <= "X";
    ap_phi_reg_pp0_iter0_p_0_0_01072_22297_ph_i_reg_512 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_01074_22293_ph_i_reg_521 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_4_reg_630 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_val_V_reg_640 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_r_1_reg_780 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_val_V_2_reg_650 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_upleft_val_V_reg_659 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_01073_22295_ph_i_reg_502 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_downleft_val_V_1_reg_530 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0_0_010752214_i_reg_603 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0_0_01075_22244_i_reg_557 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_1_0_0_010762217_i_reg_594 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_1_0_0_01076_22247_i_reg_548 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_2_0_0_010772220_i_reg_585 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_2_0_0_01077_22250_i_reg_539 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_pix_val_V_3_reg_566 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter2_upleft_val_V_1_reg_576 <= "XXXXXXXXXX";

    ap_predicate_op103_read_state2_assign_proc : process(icmp_ln588_reg_2196, icmp_ln598_reg_2200, cmp58_i)
    begin
                ap_predicate_op103_read_state2 <= ((cmp58_i = ap_const_lv1_1) and (icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0));
    end process;


    ap_predicate_op107_store_state2_assign_proc : process(icmp_ln588_reg_2196, icmp_ln598_reg_2200, cmp58_i)
    begin
                ap_predicate_op107_store_state2 <= ((cmp58_i = ap_const_lv1_1) and (icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0));
    end process;


    ap_predicate_op150_store_state3_assign_proc : process(icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg)
    begin
                ap_predicate_op150_store_state3 <= ((icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op81_load_state1_assign_proc : process(icmp_ln588_fu_885_p2, icmp_ln598_fu_913_p2)
    begin
                ap_predicate_op81_load_state1 <= ((icmp_ln588_fu_885_p2 = ap_const_lv1_0) and (icmp_ln598_fu_913_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op82_load_state1_assign_proc : process(icmp_ln588_fu_885_p2, icmp_ln598_fu_913_p2)
    begin
                ap_predicate_op82_load_state1 <= ((icmp_ln588_fu_885_p2 = ap_const_lv1_0) and (icmp_ln598_fu_913_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op94_load_state2_assign_proc : process(icmp_ln588_reg_2196, icmp_ln598_reg_2200)
    begin
                ap_predicate_op94_load_state2 <= ((icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0));
    end process;


    ap_predicate_op98_load_state2_assign_proc : process(icmp_ln588_reg_2196, icmp_ln598_reg_2200)
    begin
                ap_predicate_op98_load_state2 <= ((icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_z_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_240, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_z <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_z <= x_fu_240;
        end if; 
    end process;

    b_fu_1843_p0 <= (0=>red_i, others=>'-');
    b_fu_1843_p3 <= 
        CV_fu_1830_p2 when (b_fu_1843_p0(0) = '1') else 
        zext_ln743_fu_1793_p1;
    cmp160_i_fu_919_p2 <= "1" when (ap_sig_allocacmp_z = ap_const_lv11_0) else "0";
    cmp58_i_read_reg_2185 <= cmp58_i;
    enable_V_1_fu_1468_p3 <= 
        or_ln_i_fu_1460_p3 when (icmp_ln1027_fu_1456_p2(0) = '1') else 
        zext_ln724_fu_1452_p1;
    enable_V_2_fu_1484_p3 <= (ap_const_lv1_1 & enable_V_1_fu_1468_p3);
    enable_V_3_fu_1492_p3 <= 
        enable_V_2_fu_1484_p3 when (icmp_ln1027_2_fu_1480_p2(0) = '1') else 
        zext_ln724_1_fu_1476_p1;
    enable_V_4_fu_1516_p3 <= 
        or_ln858_2_i_fu_1508_p3 when (icmp_ln1027_3_fu_1504_p2(0) = '1') else 
        zext_ln724_2_fu_1500_p1;
    enable_V_5_fu_1532_p3 <= (ap_const_lv1_1 & enable_V_4_fu_1516_p3);
    enable_V_6_fu_1540_p3 <= 
        enable_V_5_fu_1532_p3 when (icmp_ln1027_4_fu_1528_p2(0) = '1') else 
        zext_ln724_3_fu_1524_p1;
    enable_V_7_fu_1564_p3 <= 
        or_ln858_4_i_fu_1556_p3 when (icmp_ln1027_5_fu_1552_p2(0) = '1') else 
        zext_ln724_4_fu_1548_p1;
    enable_V_fu_1448_p2 <= "1" when (unsigned(agdiff_V_reg_2416) < unsigned(agdiff_V_1_reg_2428)) else "0";
    icmp_ln1027_2_fu_1480_p2 <= "1" when (unsigned(agdiff_V_reg_2416) < unsigned(agdiff_V_3_reg_2452)) else "0";
    icmp_ln1027_3_fu_1504_p2 <= "1" when (unsigned(agdiff_V_1_reg_2428) < unsigned(agdiff_V_2_reg_2440)) else "0";
    icmp_ln1027_4_fu_1528_p2 <= "1" when (unsigned(agdiff_V_1_reg_2428) < unsigned(agdiff_V_3_reg_2452)) else "0";
    icmp_ln1027_5_fu_1552_p2 <= "1" when (unsigned(agdiff_V_2_reg_2440) < unsigned(agdiff_V_3_reg_2452)) else "0";
    icmp_ln1027_fu_1456_p2 <= "1" when (unsigned(agdiff_V_reg_2416) < unsigned(agdiff_V_2_reg_2440)) else "0";
    icmp_ln588_fu_885_p2 <= "1" when (ap_sig_allocacmp_z = add_ln585_i) else "0";
    icmp_ln598_fu_913_p2 <= "1" when (unsigned(ap_sig_allocacmp_z) < unsigned(trunc_ln)) else "0";
    icmp_ln727_fu_941_p2 <= "1" when (xor_i = zext_ln727_fu_937_p1) else "0";
    icmp_ln782_fu_1868_p2 <= "1" when (tmp_8_fu_1858_p4 = ap_const_lv2_1) else "0";
    icmp_ln784_fu_1924_p2 <= "1" when (tmp_10_fu_1914_p4 = ap_const_lv2_1) else "0";

    imgG_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, imgG_empty_n, ap_predicate_op103_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op103_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_blk_n <= imgG_empty_n;
        else 
            imgG_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imgG_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op103_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op103_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            imgG_read <= ap_const_logic_1;
        else 
            imgG_read <= ap_const_logic_0;
        end if; 
    end process;


    imgRB_blk_n_assign_proc : process(ap_enable_reg_pp0_iter6, imgRB_full_n, tmp_11_reg_2239_pp0_iter5_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_11_reg_2239_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            imgRB_blk_n <= imgRB_full_n;
        else 
            imgRB_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    imgRB_din <= ((select_ln214_3_fu_1954_p3 & pix_val_V_3_reg_566_pp0_iter5_reg) & select_ln214_1_fu_1898_p3);

    imgRB_write_assign_proc : process(ap_enable_reg_pp0_iter6, tmp_11_reg_2239_pp0_iter5_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_11_reg_2239_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            imgRB_write <= ap_const_logic_1;
        else 
            imgRB_write <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_3_fu_1698_p2 <= std_logic_vector(signed(sext_ln1494_1_fu_1694_p1) + signed(sext_ln1494_fu_1677_p1));
    lineBuffer_val_V_1_i_address0 <= lineBuffer_val_V_1_i_addr_reg_2204_pp0_iter1_reg;
    lineBuffer_val_V_1_i_address1 <= zext_ln588_1_fu_897_p1(11 - 1 downto 0);

    lineBuffer_val_V_1_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_val_V_1_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_1_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_val_V_1_i_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_1_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_1_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_1_i_d0 <= ((PixBufVal_val_V_11_fu_1205_p3 & PixBufVal_val_V_10_fu_1211_p3) & PixBufVal_val_V_9_fu_1217_p3);

    lineBuffer_val_V_1_i_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter1_reg, icmp_ln598_reg_2200_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln598_reg_2200_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln588_reg_2196_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lineBuffer_val_V_1_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_1_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_i_address0 <= lineBuffer_val_V_i_addr_reg_2210;
    lineBuffer_val_V_i_address1 <= zext_ln588_1_fu_897_p1(11 - 1 downto 0);

    lineBuffer_val_V_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_i_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_val_V_i_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_i_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_V_i_d0 <= imgG_dout;

    lineBuffer_val_V_i_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln588_reg_2196, icmp_ln598_reg_2200, cmp58_i, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp58_i = ap_const_lv1_1) and (icmp_ln598_reg_2200 = ap_const_lv1_1) and (icmp_ln588_reg_2196 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lineBuffer_val_V_i_we0 <= ap_const_logic_1;
        else 
            lineBuffer_val_V_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln214_1_fu_1948_p2 <= (tmp_9_fu_1906_p3 or icmp_ln784_fu_1924_p2);
    or_ln214_fu_1892_p2 <= (tmp_7_fu_1850_p3 or icmp_ln782_fu_1868_p2);
    or_ln788_fu_947_p2 <= (out_y_i or out_x_fu_907_p2);
    or_ln858_2_i_fu_1508_p3 <= (ap_const_lv1_1 & enable_V_3_fu_1492_p3);
    or_ln858_4_i_fu_1556_p3 <= (ap_const_lv1_1 & enable_V_6_fu_1540_p3);
    or_ln_i_fu_1460_p3 <= (ap_const_lv1_1 & enable_V_fu_1448_p2);
    out_x_fu_907_p2 <= std_logic_vector(unsigned(zext_ln588_fu_881_p1) + unsigned(ap_const_lv12_FFF));
    p_0_0_01072_222972317_i_out <= downright_val_V_2_load_reg_2342_pp0_iter4_reg;

    p_0_0_01072_222972317_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_01072_222972317_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01072_222972317_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01073_222952315_i_out <= downright_val_V_1_load_reg_2250_pp0_iter4_reg;

    p_0_0_01073_222952315_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_01073_222952315_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01073_222952315_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_01074_222932313_i_out <= downright_val_V_load_reg_2337_pp0_iter4_reg;

    p_0_0_01074_222932313_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_01074_222932313_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_01074_222932313_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_010382304_i_out <= upright_val_V_load_reg_2310_pp0_iter4_reg;

    p_0_0_0_0_010382304_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_010382304_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_010382304_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_010752213_i_out <= upright_val_V_3_load_reg_2347_pp0_iter4_reg;

    p_0_0_0_0_010752213_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_010752213_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_010752213_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_0_0_0_01075_22243_i_out <= downright_val_V_3_load_reg_2364_pp0_iter4_reg;

    p_0_0_0_0_01075_22243_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_0_0_0_01075_22243_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_01075_22243_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_010392306_i_out <= upright_val_V_1_load_reg_2243_pp0_iter4_reg;

    p_0_1_0_0_010392306_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_010392306_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_010392306_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_010762216_i_out <= upright_val_V_4_load_reg_2353_pp0_iter4_reg;

    p_0_1_0_0_010762216_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_010762216_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_010762216_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_0_0_01076_22246_i_out <= downright_val_V_4_load_reg_2370_pp0_iter4_reg;

    p_0_1_0_0_01076_22246_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_1_0_0_01076_22246_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_1_0_0_01076_22246_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_010402308_i_out <= upright_val_V_2_load_reg_2315_pp0_iter4_reg;

    p_0_2_0_0_010402308_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_010402308_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_010402308_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_010772219_i_out <= upright_val_V_5_load_reg_2358_pp0_iter4_reg;

    p_0_2_0_0_010772219_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_010772219_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_010772219_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_2_0_0_01077_22249_i_out <= downright_val_V_5_load_reg_2375_pp0_iter4_reg;

    p_0_2_0_0_01077_22249_i_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_0_2_0_0_01077_22249_i_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_2_0_0_01077_22249_i_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out <= PixBufVal_val_V_2_load_reg_2331_pp0_iter4_reg;
    p_out1 <= PixBufVal_val_V_1_load_reg_2326_pp0_iter4_reg;

    p_out1_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= PixBufVal_val_V_load_reg_2320_pp0_iter4_reg;

    p_out2_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln588_reg_2196_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln588_reg_2196_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_1836_p0 <= (0=>red_i, others=>'-');
    r_fu_1836_p3 <= 
        zext_ln743_fu_1793_p1 when (r_fu_1836_p0(0) = '1') else 
        CV_fu_1830_p2;
    ret_V_10_fu_1350_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_1270_p1) - unsigned(zext_ln1496_3_fu_1346_p1));
    ret_V_11_fu_1386_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_1270_p1) - unsigned(zext_ln1496_4_fu_1382_p1));
    ret_V_13_fu_1672_p2 <= (select_ln1494_fu_1664_p3 and ret_V_21_reg_2463);
    ret_V_15_fu_1689_p2 <= (select_ln1494_1_fu_1681_p3 and ret_V_22_reg_2468);
    ret_V_20_fu_1752_p2 <= std_logic_vector(signed(sext_ln1495_3_fu_1748_p1) + signed(sext_ln1495_fu_1717_p1));
    ret_V_21_fu_1599_p2 <= std_logic_vector(unsigned(zext_ln1496_1_reg_2411) - unsigned(zext_ln1496_5_fu_1595_p1));
    ret_V_22_fu_1619_p2 <= std_logic_vector(unsigned(zext_ln1496_2_reg_2423) - unsigned(zext_ln1496_6_fu_1615_p1));
    ret_V_23_fu_1639_p2 <= std_logic_vector(unsigned(zext_ln1496_3_reg_2435) - unsigned(zext_ln1496_7_fu_1635_p1));
    ret_V_24_fu_1712_p2 <= (select_ln1494_2_fu_1704_p3 and ret_V_23_reg_2473);
    ret_V_25_fu_1659_p2 <= std_logic_vector(unsigned(zext_ln1496_4_reg_2447) - unsigned(zext_ln1496_8_fu_1655_p1));
    ret_V_26_fu_1733_p2 <= (select_ln1494_3_fu_1725_p3 and ret_V_25_reg_2478);
    ret_V_9_fu_1314_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_1270_p1) - unsigned(zext_ln1496_2_fu_1310_p1));
    ret_V_fu_1278_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_1270_p1) - unsigned(zext_ln1496_1_fu_1274_p1));
    select_ln1494_1_fu_1681_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_V_1_phi_fu_729_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln1494_2_fu_1704_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_V_2_phi_fu_701_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln1494_3_fu_1725_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_V_3_phi_fu_673_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln1494_fu_1664_p3 <= 
        ap_const_lv11_7FF when (ap_phi_mux_en_rgd_V_phi_fu_757_p14(0) = '1') else 
        ap_const_lv11_0;
    select_ln1513_fu_1818_p3 <= 
        sub_ln1513_1_fu_1804_p2 when (tmp_6_fu_1797_p3(0) = '1') else 
        trunc_ln1513_2_i_fu_1809_p4;
    select_ln214_1_fu_1898_p3 <= 
        select_ln214_fu_1884_p3 when (or_ln214_fu_1892_p2(0) = '1') else 
        trunc_ln214_fu_1874_p1;
    select_ln214_2_fu_1940_p3 <= 
        ap_const_lv10_3FF when (xor_ln214_1_fu_1934_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln214_3_fu_1954_p3 <= 
        select_ln214_2_fu_1940_p3 when (or_ln214_1_fu_1948_p2(0) = '1') else 
        trunc_ln214_1_fu_1930_p1;
    select_ln214_fu_1884_p3 <= 
        ap_const_lv10_3FF when (xor_ln214_fu_1878_p2(0) = '1') else 
        ap_const_lv10_0;
    select_ln665_10_fu_1167_p3 <= 
        p_0_0_01073_22295_ph_i_reg_502 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        downright_val_V_4_fu_296;
    select_ln665_11_fu_1175_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        downright_val_V_3_fu_292;
    select_ln665_12_fu_1182_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        downright_val_V_2_fu_276;
    select_ln665_13_fu_1190_p3 <= 
        p_0_0_01073_22295_ph_i_reg_502 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        downright_val_V_1_load_reg_2250;
    select_ln665_14_fu_1197_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01074_22293_ph_i_reg_521 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        downright_val_V_fu_268;
    select_ln665_1_fu_1108_p3 <= 
        PixBufVal_val_V_7_reg_2265 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_1_fu_260;
    select_ln665_2_fu_1115_p3 <= 
        PixBufVal_val_V_8_reg_2272 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_2_fu_264;
    select_ln665_3_fu_1121_p3 <= 
        PixBufVal_val_V_5_reg_2293 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        upright_val_V_5_fu_288;
    select_ln665_4_fu_1127_p3 <= 
        PixBufVal_val_V_4_reg_2287 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        upright_val_V_4_fu_284;
    select_ln665_5_fu_1134_p3 <= 
        PixBufVal_val_V_3_reg_2280 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        upright_val_V_3_fu_280;
    select_ln665_6_fu_1140_p3 <= 
        PixBufVal_val_V_5_reg_2293 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        upright_val_V_2_fu_252;
    select_ln665_7_fu_1147_p3 <= 
        PixBufVal_val_V_4_reg_2287 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        upright_val_V_1_load_reg_2243;
    select_ln665_8_fu_1153_p3 <= 
        PixBufVal_val_V_3_reg_2280 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        upright_val_V_fu_244;
    select_ln665_9_fu_1160_p3 <= 
        ap_phi_reg_pp0_iter2_p_0_0_01072_22297_ph_i_reg_512 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        downright_val_V_5_fu_300;
    select_ln665_fu_1102_p3 <= 
        PixBufVal_val_V_6_reg_2257 when (cmp160_i_reg_2216_pp0_iter1_reg(0) = '1') else 
        PixBufVal_val_V_fu_256;
        sext_ln1494_1_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_fu_1689_p2),12));

        sext_ln1494_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_13_fu_1672_p2),12));

        sext_ln1495_1_fu_1721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_24_fu_1712_p2),12));

        sext_ln1495_2_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_fu_1733_p2),12));

        sext_ln1495_3_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1495_fu_1742_p2),13));

        sext_ln1495_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_3_fu_1698_p2),13));

    sub_ln1513_1_fu_1804_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(trunc_ln1513_1_i_reg_2489));
    sub_ln1513_fu_1758_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(ret_V_20_fu_1752_p2));
    sub_ln61_1_fu_1324_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_1_fu_1320_p1));
    sub_ln61_2_fu_1360_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_2_fu_1356_p1));
    sub_ln61_3_fu_1396_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_3_fu_1392_p1));
    sub_ln61_fu_1288_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(trunc_ln61_fu_1284_p1));
    tmp_10_fu_1914_p4 <= ap_phi_reg_pp0_iter6_b_1_reg_789(11 downto 10);
    tmp_2_fu_1294_p3 <= ret_V_fu_1278_p2(10 downto 10);
    tmp_3_fu_1330_p3 <= ret_V_9_fu_1314_p2(10 downto 10);
    tmp_4_fu_1366_p3 <= ret_V_10_fu_1350_p2(10 downto 10);
    tmp_5_fu_1402_p3 <= ret_V_11_fu_1386_p2(10 downto 10);
    tmp_6_fu_1797_p3 <= ret_V_20_reg_2483(12 downto 12);
    tmp_7_fu_1850_p3 <= ap_phi_reg_pp0_iter6_r_1_reg_780(11 downto 11);
    tmp_8_fu_1858_p4 <= ap_phi_reg_pp0_iter6_r_1_reg_780(11 downto 10);
    tmp_9_fu_1906_p3 <= ap_phi_reg_pp0_iter6_b_1_reg_789(11 downto 11);
    trunc_ln1513_2_i_fu_1809_p4 <= ret_V_20_reg_2483(12 downto 1);
    trunc_ln214_1_fu_1930_p1 <= ap_phi_reg_pp0_iter6_b_1_reg_789(10 - 1 downto 0);
    trunc_ln214_fu_1874_p1 <= ap_phi_reg_pp0_iter6_r_1_reg_780(10 - 1 downto 0);
    trunc_ln596_fu_903_p1 <= ap_sig_allocacmp_z(1 - 1 downto 0);
    trunc_ln61_1_fu_1320_p1 <= ret_V_9_fu_1314_p2(10 - 1 downto 0);
    trunc_ln61_2_fu_1356_p1 <= ret_V_10_fu_1350_p2(10 - 1 downto 0);
    trunc_ln61_3_fu_1392_p1 <= ret_V_11_fu_1386_p2(10 - 1 downto 0);
    trunc_ln61_fu_1284_p1 <= ret_V_fu_1278_p2(10 - 1 downto 0);
    trunc_ln621_fu_1021_p1 <= imgG_dout(10 - 1 downto 0);
    x_5_fu_891_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_z) + unsigned(ap_const_lv11_1));
    xor_ln214_1_fu_1934_p2 <= (tmp_9_fu_1906_p3 xor ap_const_lv1_1);
    xor_ln214_fu_1878_p2 <= (tmp_7_fu_1850_p3 xor ap_const_lv1_1);
    xor_ln727_1_fu_931_p2 <= (xor_ln727_fu_925_p2 xor ap_const_lv1_1);
    xor_ln727_fu_925_p2 <= (x_phase_i xor trunc_ln596_fu_903_p1);
    zext_ln1496_1_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_upleft_val_V_1_phi_fu_579_p4),11));
    zext_ln1496_2_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_downleft_val_V_1_phi_fu_533_p4),11));
    zext_ln1496_3_fu_1346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upright_val_V_1_fu_248),11));
    zext_ln1496_4_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(downright_val_V_1_fu_272),11));
    zext_ln1496_5_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_i_fu_1584_p5),11));
    zext_ln1496_6_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_i_fu_1604_p5),11));
    zext_ln1496_7_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_i_fu_1624_p5),11));
    zext_ln1496_8_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_i_fu_1644_p5),11));
    zext_ln1496_9_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_val_V_3_reg_566_pp0_iter4_reg),12));
    zext_ln1496_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pix_val_V_3_phi_fu_569_p4),11));
    zext_ln588_1_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_5_fu_891_p2),64));
    zext_ln588_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_z),12));
    zext_ln718_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_val_V_reg_640_pp0_iter4_reg),12));
    zext_ln720_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pix_val_V_4_reg_630_pp0_iter4_reg),12));
    zext_ln724_1_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_V_1_fu_1468_p3),3));
    zext_ln724_2_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_V_3_fu_1492_p3),4));
    zext_ln724_3_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_V_4_fu_1516_p3),5));
    zext_ln724_4_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_V_6_fu_1540_p3),6));
    zext_ln724_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(enable_V_fu_1448_p2),2));
    zext_ln727_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln727_1_fu_931_p2),15));
    zext_ln743_fu_1793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CH_fu_1782_p5),12));
end behav;
