
*** Running vivado
    with args -log zynq_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_soc_wrapper.tcl -notrace



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source zynq_soc_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0.dcp' for cell 'zynq_soc_i/DIP_SWITCHES_8BITS'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0.dcp' for cell 'zynq_soc_i/LEDS_8BITS'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PUSH_BUTTONS_POSITION_0/zynq_soc_PUSH_BUTTONS_POSITION_0.dcp' for cell 'zynq_soc_i/PUSH_BUTTONS_POSITION'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_Sine_0/zynq_soc_Sine_0.dcp' for cell 'zynq_soc_i/Sine'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_processing_system7_0_0/zynq_soc_processing_system7_0_0.dcp' for cell 'zynq_soc_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_ps7_0_100M_0/zynq_soc_rst_ps7_0_100M_0.dcp' for cell 'zynq_soc_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_xbar_1/zynq_soc_xbar_1.dcp' for cell 'zynq_soc_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1.dcp' for cell 'zynq_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3_sdx
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5151]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5158]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5165]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5172]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5179]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5186]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5193]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/DIP_SWITCHES_8BITS/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_2/zynq_soc_DIP_SWITCHES_8BITS_0.edf:5200]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5159]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5166]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5173]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5180]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5187]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5194]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5201]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/LEDS_8BITS/gpio_io_o[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_3/zynq_soc_LEDS_8BITS_0.edf:5208]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/PUSH_BUTTONS_POSITION/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_4/zynq_soc_PUSH_BUTTONS_POSITION_0.edf:4128]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/PUSH_BUTTONS_POSITION/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_4/zynq_soc_PUSH_BUTTONS_POSITION_0.edf:4135]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/PUSH_BUTTONS_POSITION/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_4/zynq_soc_PUSH_BUTTONS_POSITION_0.edf:4142]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/PUSH_BUTTONS_POSITION/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_4/zynq_soc_PUSH_BUTTONS_POSITION_0.edf:4149]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'zynq_soc_i/PUSH_BUTTONS_POSITION/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/.Xil/Vivado-6156-SakinderLaptop1/dcp_4/zynq_soc_PUSH_BUTTONS_POSITION_0.edf:4156]
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0_board.xdc] for cell 'zynq_soc_i/DIP_SWITCHES_8BITS/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0_board.xdc] for cell 'zynq_soc_i/DIP_SWITCHES_8BITS/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0.xdc] for cell 'zynq_soc_i/DIP_SWITCHES_8BITS/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0.xdc] for cell 'zynq_soc_i/DIP_SWITCHES_8BITS/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0_board.xdc] for cell 'zynq_soc_i/LEDS_8BITS/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0_board.xdc] for cell 'zynq_soc_i/LEDS_8BITS/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0.xdc] for cell 'zynq_soc_i/LEDS_8BITS/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0.xdc] for cell 'zynq_soc_i/LEDS_8BITS/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PUSH_BUTTONS_POSITION_0/zynq_soc_PUSH_BUTTONS_POSITION_0_board.xdc] for cell 'zynq_soc_i/PUSH_BUTTONS_POSITION/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PUSH_BUTTONS_POSITION_0/zynq_soc_PUSH_BUTTONS_POSITION_0_board.xdc] for cell 'zynq_soc_i/PUSH_BUTTONS_POSITION/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PUSH_BUTTONS_POSITION_0/zynq_soc_PUSH_BUTTONS_POSITION_0.xdc] for cell 'zynq_soc_i/PUSH_BUTTONS_POSITION/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PUSH_BUTTONS_POSITION_0/zynq_soc_PUSH_BUTTONS_POSITION_0.xdc] for cell 'zynq_soc_i/PUSH_BUTTONS_POSITION/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_processing_system7_0_0/zynq_soc_processing_system7_0_0.xdc] for cell 'zynq_soc_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_processing_system7_0_0/zynq_soc_processing_system7_0_0.xdc] for cell 'zynq_soc_i/processing_system7_0/inst'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_ps7_0_100M_0/zynq_soc_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_ps7_0_100M_0/zynq_soc_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_ps7_0_100M_0/zynq_soc_rst_ps7_0_100M_0.xdc] for cell 'zynq_soc_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_ps7_0_100M_0/zynq_soc_rst_ps7_0_100M_0.xdc] for cell 'zynq_soc_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/target_pins.xdc]
Finished Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/target_pins.xdc]
Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_bitgen_common.xdc]
Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_SC0701_TE0720.xdc]
Finished Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_SC0701_TE0720.xdc]
Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_TE0720-SC.xdc]
Finished Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_TE0720-SC.xdc]
Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_unused_io.xdc]
Finished Parsing XDC File [C:/Sim/arch/zynq_soc/zynq_soc.srcs/constrs_1/imports/constraints/_i_unused_io.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_DIP_SWITCHES_8BITS_0/zynq_soc_DIP_SWITCHES_8BITS_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_LEDS_8BITS_0/zynq_soc_LEDS_8BITS_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PUSH_BUTTONS_POSITION_0/zynq_soc_PUSH_BUTTONS_POSITION_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_processing_system7_0_0/zynq_soc_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_ps7_0_100M_0/zynq_soc_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_xbar_1/zynq_soc_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/arch/zynq_soc/zynq_soc.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 551.121 ; gain = 289.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.487 . Memory (MB): peak = 560.781 ; gain = 9.578
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 20f6bcb98

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cb72125e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1057.316 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 119 cells.
Phase 2 Constant propagation | Checksum: 20760a186

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1057.316 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 293 unconnected nets.
INFO: [Opt 31-11] Eliminated 219 unconnected cells.
Phase 3 Sweep | Checksum: 1ad5fec48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1057.316 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1e69e6f27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.316 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1057.316 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e69e6f27

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.316 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 2194fbb02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1122.867 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2194fbb02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1122.867 ; gain = 65.551
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1122.867 ; gain = 571.746
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1122.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/zynq_soc_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/zynq_soc_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1122.867 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c8a079ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1ce8437b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1ce8437b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1122.867 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ce8437b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22637a62a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22637a62a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27e7de322

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24bd69381

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24bd69381

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 22770d0cf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 203dde60e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24c81ed62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24c81ed62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.867 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24c81ed62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.036. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17fe04974

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17fe04974

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17fe04974

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17fe04974

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d65673f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d65673f8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000
Ending Placer Task | Checksum: 113fe774c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1122.867 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1122.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/zynq_soc_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1122.867 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1122.867 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1122.867 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 73713a38 ConstDB: 0 ShapeSum: a08d3d14 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9b8232a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.035 ; gain = 98.168

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9b8232a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.035 ; gain = 98.168

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9b8232a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.035 ; gain = 98.168

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9b8232a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.035 ; gain = 98.168
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a3192f97

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1228.172 ; gain = 105.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.015  | TNS=0.000  | WHS=-0.161 | THS=-25.165|

Phase 2 Router Initialization | Checksum: 1a8505fd4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1085e79ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13e6ef68b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.615  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16f6847e5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 12630a579

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.615  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a01ed81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305
Phase 4 Rip-up And Reroute | Checksum: 18a01ed81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a01ed81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a01ed81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305
Phase 5 Delay and Skew Optimization | Checksum: 18a01ed81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 157f43f51

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.730  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd7390ed

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305
Phase 6 Post Hold Fix | Checksum: 1bd7390ed

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.282386 %
  Global Horizontal Routing Utilization  = 0.40289 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ac38cdc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ac38cdc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1857eee35

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.730  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1857eee35

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1228.172 ; gain = 105.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1228.172 ; gain = 105.305
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1228.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/zynq_soc_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/zynq_soc_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/zynq_soc_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file zynq_soc_wrapper_power_routed.rpt -pb zynq_soc_wrapper_power_summary_routed.pb -rpx zynq_soc_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile zynq_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Sim/arch/zynq_soc/zynq_soc.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 10 23:52:02 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/SDx/2016.3/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1602.363 ; gain = 356.969
INFO: [Common 17-206] Exiting Vivado at Wed May 10 23:52:02 2017...
