Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 17 17:23:35 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.087        0.000                      0                  544        0.046        0.000                      0                  544        2.865        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}       40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 3.365}        6.731           148.571         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          32.565        0.000                      0                  246        0.046        0.000                      0                  246       19.500        0.000                       0                    96  
  clk_vga_design_1_clk_wiz_0_0           1.087        0.000                      0                  298        0.177        0.000                      0                  298        2.865        0.000                       0                   126  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.565ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 2.826ns (41.985%)  route 3.905ns (58.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.709     4.446    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X84Y127        FDRE (Setup_fdre_C_R)       -0.524    37.010    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 32.565    

Slack (MET) :             32.565ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 2.826ns (41.985%)  route 3.905ns (58.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.709     4.446    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X84Y127        FDRE (Setup_fdre_C_R)       -0.524    37.010    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         37.010    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 32.565    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    

Slack (MET) :             32.616ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.826ns (41.715%)  route 3.949ns (58.285%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 37.148 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.285ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.736    -2.285    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.169 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.295     1.463    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[5]
    SLICE_X83Y126        LUT4 (Prop_lut4_I0_O)        0.124     1.587 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.840     2.427    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_1_n_0
    SLICE_X83Y124        LUT5 (Prop_lut5_I3_O)        0.124     2.551 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           1.062     3.613    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X83Y126        LUT3 (Prop_lut3_I0_O)        0.124     3.737 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.752     4.489    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.580    37.148    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.489    37.637    
                         clock uncertainty           -0.103    37.534    
    SLICE_X83Y127        FDRE (Setup_fdre_C_R)       -0.429    37.105    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 32.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.803%)  route 0.148ns (51.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.583    -0.831    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X81Y125        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.690 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.148    -0.542    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[6]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.771    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.588    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.583    -0.831    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X81Y125        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.690 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.149    -0.540    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[3]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.771    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.588    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.461%)  route 0.226ns (61.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.582    -0.832    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X79Y126        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.691 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.226    -0.465    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[0]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.749    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.566    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.480%)  route 0.268ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.582    -0.832    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X79Y126        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.691 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.268    -0.423    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[4]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.749    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.566    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.392%)  route 0.210ns (58.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.584    -0.830    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X80Y126        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.148    -0.682 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.210    -0.472    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[2]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.771    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.642    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.082%)  route 0.212ns (58.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.584    -0.830    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X80Y126        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.148    -0.682 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.212    -0.470    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[5]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.771    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.641    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.356%)  route 0.105ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y126        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.105    -0.580    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X84Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.859    -1.252    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.441    -0.811    
    SLICE_X84Y127        FDRE (Hold_fdre_C_D)         0.059    -0.752    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.969%)  route 0.213ns (59.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.584    -0.830    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X80Y126        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.148    -0.682 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.213    -0.469    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[1]
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.898    -1.212    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y50         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.771    
    RAMB18_X3Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130    -0.641    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y123        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.121    -0.564    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg_n_0_[3]
    SLICE_X83Y123        LUT5 (Prop_lut5_I0_O)        0.049    -0.515 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_0_in__0__0[4]
    SLICE_X83Y123        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.856    -1.254    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X83Y123        FDRE (Hold_fdre_C_D)         0.107    -0.706    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.590    -0.824    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.579    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.859    -1.252    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y127        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.428    -0.824    
    SLICE_X83Y127        FDRE (Hold_fdre_C_D)         0.047    -0.777    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y50     design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y125    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X85Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X85Y124    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X85Y124    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y125    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y124    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y124    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X84Y125    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y125    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y124    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y124    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y126    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.788ns (33.593%)  route 3.535ns (66.407%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.597     2.914    design_1_i/vga_0/U0/bg_red0
    SLICE_X59Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X59Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X59Y76         FDRE (Setup_fdre_C_CE)      -0.205     4.001    design_1_i/vga_0/U0/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.788ns (33.600%)  route 3.533ns (66.400%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.596     2.913    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     4.001    design_1_i/vga_0/U0/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.788ns (33.600%)  route 3.533ns (66.400%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.596     2.913    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     4.001    design_1_i/vga_0/U0/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.788ns (33.600%)  route 3.533ns (66.400%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.596     2.913    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     4.001    design_1_i/vga_0/U0/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 1.788ns (33.600%)  route 3.533ns (66.400%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.596     2.913    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     4.001    design_1_i/vga_0/U0/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.788ns (33.982%)  route 3.474ns (66.018%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 3.794 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.536     2.853    design_1_i/vga_0/U0/bg_red0
    SLICE_X59Y77         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.495     3.794    design_1_i/vga_0/U0/pix_clk
    SLICE_X59Y77         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/C
                         clock pessimism              0.489     4.283    
                         clock uncertainty           -0.076     4.207    
    SLICE_X59Y77         FDRE (Setup_fdre_C_CE)      -0.205     4.002    design_1_i/vga_0/U0/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.002    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 1.788ns (33.982%)  route 3.474ns (66.018%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 3.794 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.536     2.853    design_1_i/vga_0/U0/bg_red0
    SLICE_X59Y77         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.495     3.794    design_1_i/vga_0/U0/pix_clk
    SLICE_X59Y77         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/C
                         clock pessimism              0.489     4.283    
                         clock uncertainty           -0.076     4.207    
    SLICE_X59Y77         FDRE (Setup_fdre_C_CE)      -0.205     4.002    design_1_i/vga_0/U0/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.002    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.788ns (33.937%)  route 3.481ns (66.063%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.543     2.860    design_1_i/vga_0/U0/bg_red0
    SLICE_X60Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X60Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X60Y76         FDRE (Setup_fdre_C_CE)      -0.169     4.037    design_1_i/vga_0/U0/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 1.788ns (33.937%)  route 3.481ns (66.063%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 3.793 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.543     2.860    design_1_i/vga_0/U0/bg_red0
    SLICE_X60Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.494     3.793    design_1_i/vga_0/U0/pix_clk
    SLICE_X60Y76         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
                         clock pessimism              0.489     4.282    
                         clock uncertainty           -0.076     4.206    
    SLICE_X60Y76         FDRE (Setup_fdre_C_CE)      -0.169     4.037    design_1_i/vga_0/U0/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.037    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.788ns (34.863%)  route 3.341ns (65.137%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 3.794 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.408ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.613    -2.408    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y70         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.890 f  design_1_i/vga_0/U0/h_cnt_reg[2]/Q
                         net (fo=19, routed)          1.192    -0.698    design_1_i/vga_0/U0/h_cnt_reg[2]
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.124    -0.574 r  design_1_i/vga_0/U0/bg_red[3]_i_115/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/bg_red[3]_i_115_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.041 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/vga_0/U0/bg_red_reg[3]_i_71_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.116 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_17/CO[1]
                         net (fo=2, routed)           0.997     1.113    design_1_i/vga_0/U0/geqOp12_in
    SLICE_X59Y75         LUT4 (Prop_lut4_I0_O)        0.332     1.445 r  design_1_i/vga_0/U0/bg_red[3]_i_7/O
                         net (fo=9, routed)           0.748     2.193    design_1_i/vga_0/U0/bg_red[3]_i_7_n_0
    SLICE_X61Y77         LUT4 (Prop_lut4_I3_O)        0.124     2.317 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.403     2.720    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y77         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.495     3.794    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y77         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/C
                         clock pessimism              0.489     4.283    
                         clock uncertainty           -0.076     4.207    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.205     4.002    design_1_i/vga_0/U0/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.002    
                         arrival time                          -2.720    
  -------------------------------------------------------------------
                         slack                                  1.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/h_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.558    -0.856    design_1_i/vga_0/U0/pix_clk
    SLICE_X59Y69         FDRE                                         r  design_1_i/vga_0/U0/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/vga_0/U0/h_sync_reg/Q
                         net (fo=2, routed)           0.121    -0.594    design_1_i/vga_0/U0/h_sync
    SLICE_X59Y68         FDRE                                         r  design_1_i/vga_0/U0/h_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.828    -1.283    design_1_i/vga_0/U0/pix_clk
    SLICE_X59Y68         FDRE                                         r  design_1_i/vga_0/U0/h_sync_d_reg/C
                         clock pessimism              0.442    -0.841    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.070    -0.771    design_1_i/vga_0/U0/h_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/v_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.993%)  route 0.363ns (72.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.555    -0.859    design_1_i/vga_0/U0/pix_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/vga_0/U0/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/vga_0/U0/v_sync_reg/Q
                         net (fo=2, routed)           0.363    -0.355    design_1_i/vga_0/U0/v_sync
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/v_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.824    -1.287    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/v_sync_d_reg/C
                         clock pessimism              0.692    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.059    -0.536    design_1_i/vga_0/U0/v_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.290ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.554    -0.860    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  design_1_i/vga_0/U0/val_tmp_reg[11]/Q
                         net (fo=3, routed)           0.092    -0.627    design_1_i/vga_0/U0/val_tmp_reg[11]
    SLICE_X54Y72         LUT4 (Prop_lut4_I0_O)        0.045    -0.582 r  design_1_i/vga_0/U0/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.582    design_1_i/vga_0/U0/i__carry__1_i_5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.518 r  design_1_i/vga_0/U0/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.518    design_1_i/vga_0/U0/fr_address[11]
    SLICE_X54Y72         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.821    -1.290    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y72         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[11]/C
                         clock pessimism              0.443    -0.847    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.134    -0.713    design_1_i/vga_0/U0/fr_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.552    -0.862    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y73         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  design_1_i/vga_0/U0/val_tmp_reg[15]/Q
                         net (fo=3, routed)           0.092    -0.629    design_1_i/vga_0/U0/val_tmp_reg[15]
    SLICE_X54Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.584 r  design_1_i/vga_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.584    design_1_i/vga_0/U0/i__carry__2_i_5_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.520 r  design_1_i/vga_0/U0/_inferred__4/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.520    design_1_i/vga_0/U0/fr_address[15]
    SLICE_X54Y73         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.819    -1.292    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y73         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/C
                         clock pessimism              0.443    -0.849    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.134    -0.715    design_1_i/vga_0/U0/fr_address_reg[15]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.555    -0.859    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/vga_0/U0/val_tmp_reg[3]/Q
                         net (fo=3, routed)           0.092    -0.626    design_1_i/vga_0/U0/val_tmp_reg[3]
    SLICE_X54Y70         LUT4 (Prop_lut4_I0_O)        0.045    -0.581 r  design_1_i/vga_0/U0/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000    -0.581    design_1_i/vga_0/U0/i__carry_i_5__3_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.517 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.517    design_1_i/vga_0/U0/fr_address[3]
    SLICE_X54Y70         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -1.288    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y70         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/C
                         clock pessimism              0.442    -0.846    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/vga_0/U0/fr_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.250ns (71.001%)  route 0.102ns (28.999%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.554    -0.860    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y71         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  design_1_i/vga_0/U0/val_tmp_reg[7]/Q
                         net (fo=4, routed)           0.102    -0.617    design_1_i/vga_0/U0/val_tmp_reg[7]
    SLICE_X54Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/vga_0/U0/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.572    design_1_i/vga_0/U0/i__carry__0_i_5_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.508 r  design_1_i/vga_0/U0/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.508    design_1_i/vga_0/U0/fr_address[7]
    SLICE_X54Y71         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.822    -1.289    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[7]/C
                         clock pessimism              0.442    -0.847    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.134    -0.713    design_1_i/vga_0/U0/fr_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.555    -0.859    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y70         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/vga_0/U0/val_tmp_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.620    design_1_i/vga_0/U0/val_tmp_reg[0]
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.575 r  design_1_i/vga_0/U0/i__carry_i_8/O
                         net (fo=1, routed)           0.000    -0.575    design_1_i/vga_0/U0/i__carry_i_8_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.505 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[0]
                         net (fo=1, routed)           0.000    -0.505    design_1_i/vga_0/U0/fr_address[0]
    SLICE_X54Y70         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -1.288    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y70         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[0]/C
                         clock pessimism              0.442    -0.846    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.134    -0.712    design_1_i/vga_0/U0/fr_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.554    -0.860    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y71         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  design_1_i/vga_0/U0/val_tmp_reg[4]/Q
                         net (fo=3, routed)           0.099    -0.620    design_1_i/vga_0/U0/val_tmp_reg[4]
    SLICE_X54Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.575 r  design_1_i/vga_0/U0/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    -0.575    design_1_i/vga_0/U0/i__carry__0_i_8_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.505 r  design_1_i/vga_0/U0/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.505    design_1_i/vga_0/U0/fr_address[4]
    SLICE_X54Y71         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.822    -1.289    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[4]/C
                         clock pessimism              0.442    -0.847    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.134    -0.713    design_1_i/vga_0/U0/fr_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.552    -0.862    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y73         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.721 r  design_1_i/vga_0/U0/val_tmp_reg[12]/Q
                         net (fo=3, routed)           0.099    -0.622    design_1_i/vga_0/U0/val_tmp_reg[12]
    SLICE_X54Y73         LUT4 (Prop_lut4_I0_O)        0.045    -0.577 r  design_1_i/vga_0/U0/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000    -0.577    design_1_i/vga_0/U0/i__carry__2_i_8_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.507 r  design_1_i/vga_0/U0/_inferred__4/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.507    design_1_i/vga_0/U0/fr_address[12]
    SLICE_X54Y73         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.819    -1.292    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y73         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[12]/C
                         clock pessimism              0.443    -0.849    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.134    -0.715    design_1_i/vga_0/U0/fr_address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.551    -0.863    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y74         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  design_1_i/vga_0/U0/val_tmp_reg[16]/Q
                         net (fo=3, routed)           0.099    -0.623    design_1_i/vga_0/U0/val_tmp_reg[16]
    SLICE_X54Y74         LUT4 (Prop_lut4_I0_O)        0.045    -0.578 r  design_1_i/vga_0/U0/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    -0.578    design_1_i/vga_0/U0/i__carry__3_i_5_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.508 r  design_1_i/vga_0/U0/_inferred__4/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.508    design_1_i/vga_0/U0/fr_address[16]
    SLICE_X54Y74         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.818    -1.293    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y74         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[16]/C
                         clock pessimism              0.443    -0.850    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.134    -0.716    design_1_i/vga_0/U0/fr_address_reg[16]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.731       4.576      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y72     design_1_i/vga_0/U0/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y72     design_1_i/vga_0/U0/h_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y71     design_1_i/vga_0/U0/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y71     design_1_i/vga_0/U0/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.731       206.629    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y73     design_1_i/vga_0/U0/val_tmp_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y73     design_1_i/vga_0/U0/val_tmp_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y73     design_1_i/vga_0/U0/val_tmp_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y73     design_1_i/vga_0/U0/val_tmp_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X52Y73     design_1_i/vga_0/U0/val_zoom_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X52Y73     design_1_i/vga_0/U0/val_zoom_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y70     design_1_i/vga_0/U0/h_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y76     design_1_i/vga_0/U0/v_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X50Y79     design_1_i/vga_0/U0/v_sync_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y73     design_1_i/vga_0/U0/val_tmp_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



