{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port xillybus_M_AXI -pg 1 -lvl 0 -x -20 -y 1010 -defaultsOSRD
preplace port xillybus_S_AXI -pg 1 -lvl 5 -x 1690 -y 1030 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1690 -y 850 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1690 -y 870 -defaultsOSRD
preplace port USBIND_0 -pg 1 -lvl 5 -x 1690 -y 910 -defaultsOSRD
preplace port GPIO_0 -pg 1 -lvl 5 -x 1690 -y 830 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 5 -x 1690 -y 890 -defaultsOSRD
preplace port xillybus_host_interrupt -pg 1 -lvl 0 -x -20 -y 1110 -defaultsOSRD
preplace port xillybus_bus_rst_n -pg 1 -lvl 5 -x 1690 -y 1090 -defaultsOSRD
preplace port xillybus_bus_clk -pg 1 -lvl 5 -x 1690 -y 1070 -defaultsOSRD
preplace port vga_vsync -pg 1 -lvl 5 -x 1690 -y 1330 -defaultsOSRD
preplace port vga_de -pg 1 -lvl 5 -x 1690 -y 1350 -defaultsOSRD
preplace port vga_clk -pg 1 -lvl 5 -x 1690 -y 1230 -defaultsOSRD
preplace port vga_hsync -pg 1 -lvl 5 -x 1690 -y 1290 -defaultsOSRD
preplace port clk_in -pg 1 -lvl 0 -x -20 -y 1290 -defaultsOSRD
preplace port user_irq -pg 1 -lvl 0 -x -20 -y 560 -defaultsOSRD
preplace port user_wren -pg 1 -lvl 5 -x 1690 -y 520 -defaultsOSRD
preplace port user_clk -pg 1 -lvl 5 -x 1690 -y 500 -defaultsOSRD
preplace port user_rden -pg 1 -lvl 5 -x 1690 -y 540 -defaultsOSRD
preplace portBus vga_blue -pg 1 -lvl 5 -x 1690 -y 1250 -defaultsOSRD
preplace portBus vga_green -pg 1 -lvl 5 -x 1690 -y 1270 -defaultsOSRD
preplace portBus vga_red -pg 1 -lvl 5 -x 1690 -y 1310 -defaultsOSRD
preplace portBus user_wstrb -pg 1 -lvl 5 -x 1690 -y 560 -defaultsOSRD
preplace portBus user_addr -pg 1 -lvl 5 -x 1690 -y 600 -defaultsOSRD
preplace portBus user_wr_data -pg 1 -lvl 5 -x 1690 -y 580 -defaultsOSRD
preplace portBus user_rd_data -pg 1 -lvl 0 -x -20 -y 580 -defaultsOSRD
preplace inst xillybus_lite_0 -pg 1 -lvl 4 -x 1370 -y 540 -defaultsOSRD
preplace inst xillybus_ip_0 -pg 1 -lvl 3 -x 900 -y 1050 -defaultsOSRD
preplace inst xillyvga_0 -pg 1 -lvl 3 -x 900 -y 1280 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1370 -y 930 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -x 180 -y 770 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 900 -y 210 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 520 -y 840 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK1 1 0 5 0 870 350 1030 730 930 1110 740 1620
preplace netloc processing_system7_0_FCLK_RESET1_N 1 0 5 10 1010 NJ 1010 690J 750 NJ 750 1610
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 360 1040 710 540 NJ
preplace netloc xillybus_host_interrupt_1 1 0 3 NJ 1110 NJ 1110 NJ
preplace netloc xillybus_ip_0_xillybus_bus_rst_n 1 3 2 1060J 1100 1660J
preplace netloc xillybus_ip_0_xillybus_bus_clk 1 3 2 1080J 1090 1620J
preplace netloc xlconcat_0_dout 1 3 1 1090 210n
preplace netloc xillybus_ip_0_Interrupt 1 2 2 680 430 1060
preplace netloc xillybus_lite_0_host_interrupt 1 2 3 670 420 NJ 420 1600
preplace netloc xillyvga_0_vga_vsync 1 3 2 NJ 1330 NJ
preplace netloc xillyvga_0_vga_de 1 3 2 NJ 1350 NJ
preplace netloc xillyvga_0_vga_blue 1 3 2 NJ 1250 NJ
preplace netloc xillyvga_0_vga_green 1 3 2 NJ 1270 NJ
preplace netloc xillyvga_0_vga_clk 1 3 2 NJ 1230 NJ
preplace netloc xillyvga_0_vga_red 1 3 2 NJ 1310 NJ
preplace netloc xillyvga_0_vga_hsync 1 3 2 NJ 1290 NJ
preplace netloc clk_in_1 1 0 3 NJ 1290 NJ 1290 NJ
preplace netloc xillybus_lite_0_user_wstrb 1 4 1 NJ 560
preplace netloc xillybus_lite_0_user_addr 1 4 1 NJ 600
preplace netloc user_irq_1 1 0 4 NJ 560 NJ 560 NJ 560 NJ
preplace netloc xillybus_lite_0_user_wren 1 4 1 NJ 520
preplace netloc xillybus_lite_0_user_clk 1 4 1 NJ 500
preplace netloc xillybus_lite_0_user_rden 1 4 1 NJ 540
preplace netloc xillybus_lite_0_user_wr_data 1 4 1 NJ 580
preplace netloc user_rd_data_1 1 0 4 NJ 580 NJ 580 NJ 580 NJ
preplace netloc xillybus_ip_0_xillybus_S_AXI 1 3 2 1070J 770 1660J
preplace netloc xillybus_M_AXI_1 1 0 3 0J 1020 NJ 1020 720J
preplace netloc xillyvga_0_m_axi 1 3 1 1100 910n
preplace netloc processing_system7_0_GPIO_0 1 4 1 NJ 830
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 2 670 500 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 4 370 1000 700J 760 NJ 760 1600
preplace netloc processing_system7_0_DDR 1 4 1 1630J 850n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 720 820n
preplace netloc processing_system7_0_FIXED_IO 1 4 1 1640J 870n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 680 840n
preplace netloc xillybus_ip_0_m_axi 1 3 1 1080 890n
preplace netloc processing_system7_0_USBIND_0 1 4 1 1670J 910n
preplace netloc processing_system7_0_UART_0 1 4 1 1650J 890n
levelinfo -pg 1 -20 180 520 900 1370 1690
pagesize -pg 1 -db -bbox -sgen -220 0 1870 1420
"
}
{
   "da_axi4_cnt":"3"
}
