#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Pin_3 */
Pin_3__0__DM__MASK EQU 0x07
Pin_3__0__DM__SHIFT EQU 0
Pin_3__0__DR EQU CYREG_PRT0_DR
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_3__0__HSIOM_MASK EQU 0x0000000F
Pin_3__0__HSIOM_SHIFT EQU 0
Pin_3__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_3__0__MASK EQU 0x01
Pin_3__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_3__0__OUT_SEL_SHIFT EQU 0
Pin_3__0__OUT_SEL_VAL EQU 2
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_3__0__PC EQU CYREG_PRT0_PC
Pin_3__0__PC2 EQU CYREG_PRT0_PC2
Pin_3__0__PORT EQU 0
Pin_3__0__PS EQU CYREG_PRT0_PS
Pin_3__0__SHIFT EQU 0
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INTCFG EQU CYREG_PRT0_INTCFG
Pin_3__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_3__MASK EQU 0x01
Pin_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_3__PC EQU CYREG_PRT0_PC
Pin_3__PC2 EQU CYREG_PRT0_PC2
Pin_3__PORT EQU 0
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 0

/* Pin_4 */
Pin_4__0__DM__MASK EQU 0xE00
Pin_4__0__DM__SHIFT EQU 9
Pin_4__0__DR EQU CYREG_PRT2_DR
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_4__0__HSIOM_MASK EQU 0x0000F000
Pin_4__0__HSIOM_SHIFT EQU 12
Pin_4__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__0__MASK EQU 0x08
Pin_4__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_4__0__OUT_SEL_SHIFT EQU 6
Pin_4__0__OUT_SEL_VAL EQU 3
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__0__PC EQU CYREG_PRT2_PC
Pin_4__0__PC2 EQU CYREG_PRT2_PC2
Pin_4__0__PORT EQU 2
Pin_4__0__PS EQU CYREG_PRT2_PS
Pin_4__0__SHIFT EQU 3
Pin_4__DR EQU CYREG_PRT2_DR
Pin_4__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__MASK EQU 0x08
Pin_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__PC EQU CYREG_PRT2_PC
Pin_4__PC2 EQU CYREG_PRT2_PC2
Pin_4__PORT EQU 2
Pin_4__PS EQU CYREG_PRT2_PS
Pin_4__SHIFT EQU 3

/* Pin_5 */
Pin_5__0__DM__MASK EQU 0xE00
Pin_5__0__DM__SHIFT EQU 9
Pin_5__0__DR EQU CYREG_PRT1_DR
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_5__0__HSIOM_MASK EQU 0x0000F000
Pin_5__0__HSIOM_SHIFT EQU 12
Pin_5__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_5__0__MASK EQU 0x08
Pin_5__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_5__0__OUT_SEL_SHIFT EQU 6
Pin_5__0__OUT_SEL_VAL EQU 0
Pin_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_5__0__PC EQU CYREG_PRT1_PC
Pin_5__0__PC2 EQU CYREG_PRT1_PC2
Pin_5__0__PORT EQU 1
Pin_5__0__PS EQU CYREG_PRT1_PS
Pin_5__0__SHIFT EQU 3
Pin_5__DR EQU CYREG_PRT1_DR
Pin_5__INTCFG EQU CYREG_PRT1_INTCFG
Pin_5__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_5__MASK EQU 0x08
Pin_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_5__PC EQU CYREG_PRT1_PC
Pin_5__PC2 EQU CYREG_PRT1_PC2
Pin_5__PORT EQU 1
Pin_5__PS EQU CYREG_PRT1_PS
Pin_5__SHIFT EQU 3

/* Pin_6 */
Pin_6__0__DM__MASK EQU 0xE00000
Pin_6__0__DM__SHIFT EQU 21
Pin_6__0__DR EQU CYREG_PRT3_DR
Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_6__0__HSIOM_MASK EQU 0xF0000000
Pin_6__0__HSIOM_SHIFT EQU 28
Pin_6__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_6__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_6__0__MASK EQU 0x80
Pin_6__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_6__0__OUT_SEL_SHIFT EQU 14
Pin_6__0__OUT_SEL_VAL EQU 3
Pin_6__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_6__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_6__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_6__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_6__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_6__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_6__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_6__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_6__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_6__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_6__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_6__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_6__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_6__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_6__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_6__0__PC EQU CYREG_PRT3_PC
Pin_6__0__PC2 EQU CYREG_PRT3_PC2
Pin_6__0__PORT EQU 3
Pin_6__0__PS EQU CYREG_PRT3_PS
Pin_6__0__SHIFT EQU 7
Pin_6__DR EQU CYREG_PRT3_DR
Pin_6__INTCFG EQU CYREG_PRT3_INTCFG
Pin_6__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_6__MASK EQU 0x80
Pin_6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_6__PC EQU CYREG_PRT3_PC
Pin_6__PC2 EQU CYREG_PRT3_PC2
Pin_6__PORT EQU 3
Pin_6__PS EQU CYREG_PRT3_PS
Pin_6__SHIFT EQU 7

/* Pin_7 */
Pin_7__0__DM__MASK EQU 0x38000
Pin_7__0__DM__SHIFT EQU 15
Pin_7__0__DR EQU CYREG_PRT2_DR
Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_7__0__HSIOM_MASK EQU 0x00F00000
Pin_7__0__HSIOM_SHIFT EQU 20
Pin_7__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_7__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_7__0__MASK EQU 0x20
Pin_7__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_7__0__OUT_SEL_SHIFT EQU 10
Pin_7__0__OUT_SEL_VAL EQU 2
Pin_7__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_7__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_7__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_7__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_7__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_7__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_7__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_7__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_7__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_7__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_7__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_7__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_7__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_7__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_7__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_7__0__PC EQU CYREG_PRT2_PC
Pin_7__0__PC2 EQU CYREG_PRT2_PC2
Pin_7__0__PORT EQU 2
Pin_7__0__PS EQU CYREG_PRT2_PS
Pin_7__0__SHIFT EQU 5
Pin_7__DR EQU CYREG_PRT2_DR
Pin_7__INTCFG EQU CYREG_PRT2_INTCFG
Pin_7__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_7__MASK EQU 0x20
Pin_7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_7__PC EQU CYREG_PRT2_PC
Pin_7__PC2 EQU CYREG_PRT2_PC2
Pin_7__PORT EQU 2
Pin_7__PS EQU CYREG_PRT2_PS
Pin_7__SHIFT EQU 5

/* Pin_8 */
Pin_8__0__DM__MASK EQU 0x38
Pin_8__0__DM__SHIFT EQU 3
Pin_8__0__DR EQU CYREG_PRT3_DR
Pin_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_8__0__HSIOM_MASK EQU 0x000000F0
Pin_8__0__HSIOM_SHIFT EQU 4
Pin_8__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_8__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_8__0__MASK EQU 0x02
Pin_8__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_8__0__OUT_SEL_SHIFT EQU 2
Pin_8__0__OUT_SEL_VAL EQU 1
Pin_8__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_8__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_8__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_8__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_8__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_8__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_8__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_8__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_8__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_8__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_8__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_8__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_8__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_8__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_8__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_8__0__PC EQU CYREG_PRT3_PC
Pin_8__0__PC2 EQU CYREG_PRT3_PC2
Pin_8__0__PORT EQU 3
Pin_8__0__PS EQU CYREG_PRT3_PS
Pin_8__0__SHIFT EQU 1
Pin_8__DR EQU CYREG_PRT3_DR
Pin_8__INTCFG EQU CYREG_PRT3_INTCFG
Pin_8__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_8__MASK EQU 0x02
Pin_8__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_8__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_8__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_8__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_8__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_8__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_8__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_8__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_8__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_8__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_8__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_8__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_8__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_8__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_8__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_8__PC EQU CYREG_PRT3_PC
Pin_8__PC2 EQU CYREG_PRT3_PC2
Pin_8__PORT EQU 3
Pin_8__PS EQU CYREG_PRT3_PS
Pin_8__SHIFT EQU 1

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* phiA_In */
phiA_In__0__DM__MASK EQU 0xE00000
phiA_In__0__DM__SHIFT EQU 21
phiA_In__0__DR EQU CYREG_PRT1_DR
phiA_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phiA_In__0__HSIOM_MASK EQU 0xF0000000
phiA_In__0__HSIOM_SHIFT EQU 28
phiA_In__0__INTCFG EQU CYREG_PRT1_INTCFG
phiA_In__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_In__0__MASK EQU 0x80
phiA_In__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_In__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_In__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_In__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_In__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_In__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_In__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_In__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_In__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_In__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_In__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_In__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_In__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_In__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_In__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_In__0__PC EQU CYREG_PRT1_PC
phiA_In__0__PC2 EQU CYREG_PRT1_PC2
phiA_In__0__PORT EQU 1
phiA_In__0__PS EQU CYREG_PRT1_PS
phiA_In__0__SHIFT EQU 7
phiA_In__DR EQU CYREG_PRT1_DR
phiA_In__INTCFG EQU CYREG_PRT1_INTCFG
phiA_In__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_In__MASK EQU 0x80
phiA_In__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_In__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_In__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_In__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_In__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_In__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_In__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_In__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_In__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_In__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_In__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_In__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_In__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_In__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_In__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_In__PC EQU CYREG_PRT1_PC
phiA_In__PC2 EQU CYREG_PRT1_PC2
phiA_In__PORT EQU 1
phiA_In__PS EQU CYREG_PRT1_PS
phiA_In__SHIFT EQU 7

/* phiA_In_1 */
phiA_In_1__0__DM__MASK EQU 0x07
phiA_In_1__0__DM__SHIFT EQU 0
phiA_In_1__0__DR EQU CYREG_PRT2_DR
phiA_In_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
phiA_In_1__0__HSIOM_MASK EQU 0x0000000F
phiA_In_1__0__HSIOM_SHIFT EQU 0
phiA_In_1__0__INTCFG EQU CYREG_PRT2_INTCFG
phiA_In_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
phiA_In_1__0__MASK EQU 0x01
phiA_In_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiA_In_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiA_In_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiA_In_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiA_In_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiA_In_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiA_In_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiA_In_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiA_In_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiA_In_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiA_In_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiA_In_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiA_In_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiA_In_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiA_In_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiA_In_1__0__PC EQU CYREG_PRT2_PC
phiA_In_1__0__PC2 EQU CYREG_PRT2_PC2
phiA_In_1__0__PORT EQU 2
phiA_In_1__0__PS EQU CYREG_PRT2_PS
phiA_In_1__0__SHIFT EQU 0
phiA_In_1__DR EQU CYREG_PRT2_DR
phiA_In_1__INTCFG EQU CYREG_PRT2_INTCFG
phiA_In_1__INTSTAT EQU CYREG_PRT2_INTSTAT
phiA_In_1__MASK EQU 0x01
phiA_In_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiA_In_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiA_In_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiA_In_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiA_In_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiA_In_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiA_In_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiA_In_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiA_In_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiA_In_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiA_In_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiA_In_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiA_In_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiA_In_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiA_In_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiA_In_1__PC EQU CYREG_PRT2_PC
phiA_In_1__PC2 EQU CYREG_PRT2_PC2
phiA_In_1__PORT EQU 2
phiA_In_1__PS EQU CYREG_PRT2_PS
phiA_In_1__SHIFT EQU 0

/* phiA_In_2 */
phiA_In_2__0__DM__MASK EQU 0x38000
phiA_In_2__0__DM__SHIFT EQU 15
phiA_In_2__0__DR EQU CYREG_PRT3_DR
phiA_In_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
phiA_In_2__0__HSIOM_MASK EQU 0x00F00000
phiA_In_2__0__HSIOM_SHIFT EQU 20
phiA_In_2__0__INTCFG EQU CYREG_PRT3_INTCFG
phiA_In_2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
phiA_In_2__0__MASK EQU 0x20
phiA_In_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
phiA_In_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
phiA_In_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
phiA_In_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
phiA_In_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
phiA_In_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
phiA_In_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
phiA_In_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
phiA_In_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
phiA_In_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
phiA_In_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
phiA_In_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
phiA_In_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
phiA_In_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
phiA_In_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
phiA_In_2__0__PC EQU CYREG_PRT3_PC
phiA_In_2__0__PC2 EQU CYREG_PRT3_PC2
phiA_In_2__0__PORT EQU 3
phiA_In_2__0__PS EQU CYREG_PRT3_PS
phiA_In_2__0__SHIFT EQU 5
phiA_In_2__DR EQU CYREG_PRT3_DR
phiA_In_2__INTCFG EQU CYREG_PRT3_INTCFG
phiA_In_2__INTSTAT EQU CYREG_PRT3_INTSTAT
phiA_In_2__MASK EQU 0x20
phiA_In_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
phiA_In_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
phiA_In_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
phiA_In_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
phiA_In_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
phiA_In_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
phiA_In_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
phiA_In_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
phiA_In_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
phiA_In_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
phiA_In_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
phiA_In_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
phiA_In_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
phiA_In_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
phiA_In_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
phiA_In_2__PC EQU CYREG_PRT3_PC
phiA_In_2__PC2 EQU CYREG_PRT3_PC2
phiA_In_2__PORT EQU 3
phiA_In_2__PS EQU CYREG_PRT3_PS
phiA_In_2__SHIFT EQU 5

/* phiA_In_3 */
phiA_In_3__0__DM__MASK EQU 0x38
phiA_In_3__0__DM__SHIFT EQU 3
phiA_In_3__0__DR EQU CYREG_PRT0_DR
phiA_In_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiA_In_3__0__HSIOM_MASK EQU 0x000000F0
phiA_In_3__0__HSIOM_SHIFT EQU 4
phiA_In_3__0__INTCFG EQU CYREG_PRT0_INTCFG
phiA_In_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA_In_3__0__MASK EQU 0x02
phiA_In_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA_In_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA_In_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA_In_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA_In_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA_In_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA_In_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA_In_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA_In_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA_In_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA_In_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA_In_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA_In_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA_In_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA_In_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA_In_3__0__PC EQU CYREG_PRT0_PC
phiA_In_3__0__PC2 EQU CYREG_PRT0_PC2
phiA_In_3__0__PORT EQU 0
phiA_In_3__0__PS EQU CYREG_PRT0_PS
phiA_In_3__0__SHIFT EQU 1
phiA_In_3__DR EQU CYREG_PRT0_DR
phiA_In_3__INTCFG EQU CYREG_PRT0_INTCFG
phiA_In_3__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA_In_3__MASK EQU 0x02
phiA_In_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA_In_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA_In_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA_In_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA_In_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA_In_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA_In_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA_In_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA_In_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA_In_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA_In_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA_In_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA_In_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA_In_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA_In_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA_In_3__PC EQU CYREG_PRT0_PC
phiA_In_3__PC2 EQU CYREG_PRT0_PC2
phiA_In_3__PORT EQU 0
phiA_In_3__PS EQU CYREG_PRT0_PS
phiA_In_3__SHIFT EQU 1

/* phiB_In */
phiB_In__0__DM__MASK EQU 0x7000
phiB_In__0__DM__SHIFT EQU 12
phiB_In__0__DR EQU CYREG_PRT1_DR
phiB_In__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phiB_In__0__HSIOM_MASK EQU 0x000F0000
phiB_In__0__HSIOM_SHIFT EQU 16
phiB_In__0__INTCFG EQU CYREG_PRT1_INTCFG
phiB_In__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phiB_In__0__MASK EQU 0x10
phiB_In__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiB_In__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiB_In__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiB_In__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiB_In__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiB_In__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiB_In__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiB_In__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiB_In__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiB_In__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiB_In__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiB_In__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiB_In__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiB_In__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiB_In__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiB_In__0__PC EQU CYREG_PRT1_PC
phiB_In__0__PC2 EQU CYREG_PRT1_PC2
phiB_In__0__PORT EQU 1
phiB_In__0__PS EQU CYREG_PRT1_PS
phiB_In__0__SHIFT EQU 4
phiB_In__DR EQU CYREG_PRT1_DR
phiB_In__INTCFG EQU CYREG_PRT1_INTCFG
phiB_In__INTSTAT EQU CYREG_PRT1_INTSTAT
phiB_In__MASK EQU 0x10
phiB_In__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiB_In__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiB_In__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiB_In__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiB_In__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiB_In__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiB_In__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiB_In__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiB_In__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiB_In__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiB_In__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiB_In__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiB_In__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiB_In__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiB_In__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiB_In__PC EQU CYREG_PRT1_PC
phiB_In__PC2 EQU CYREG_PRT1_PC2
phiB_In__PORT EQU 1
phiB_In__PS EQU CYREG_PRT1_PS
phiB_In__SHIFT EQU 4

/* phiB_In_1 */
phiB_In_1__0__DM__MASK EQU 0x38
phiB_In_1__0__DM__SHIFT EQU 3
phiB_In_1__0__DR EQU CYREG_PRT2_DR
phiB_In_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
phiB_In_1__0__HSIOM_MASK EQU 0x000000F0
phiB_In_1__0__HSIOM_SHIFT EQU 4
phiB_In_1__0__INTCFG EQU CYREG_PRT2_INTCFG
phiB_In_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
phiB_In_1__0__MASK EQU 0x02
phiB_In_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiB_In_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiB_In_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiB_In_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiB_In_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiB_In_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiB_In_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiB_In_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiB_In_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiB_In_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiB_In_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiB_In_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiB_In_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiB_In_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiB_In_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiB_In_1__0__PC EQU CYREG_PRT2_PC
phiB_In_1__0__PC2 EQU CYREG_PRT2_PC2
phiB_In_1__0__PORT EQU 2
phiB_In_1__0__PS EQU CYREG_PRT2_PS
phiB_In_1__0__SHIFT EQU 1
phiB_In_1__DR EQU CYREG_PRT2_DR
phiB_In_1__INTCFG EQU CYREG_PRT2_INTCFG
phiB_In_1__INTSTAT EQU CYREG_PRT2_INTSTAT
phiB_In_1__MASK EQU 0x02
phiB_In_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiB_In_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiB_In_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiB_In_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiB_In_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiB_In_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiB_In_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiB_In_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiB_In_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiB_In_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiB_In_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiB_In_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiB_In_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiB_In_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiB_In_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiB_In_1__PC EQU CYREG_PRT2_PC
phiB_In_1__PC2 EQU CYREG_PRT2_PC2
phiB_In_1__PORT EQU 2
phiB_In_1__PS EQU CYREG_PRT2_PS
phiB_In_1__SHIFT EQU 1

/* phiB_In_2 */
phiB_In_2__0__DM__MASK EQU 0x38
phiB_In_2__0__DM__SHIFT EQU 3
phiB_In_2__0__DR EQU CYREG_PRT1_DR
phiB_In_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phiB_In_2__0__HSIOM_MASK EQU 0x000000F0
phiB_In_2__0__HSIOM_SHIFT EQU 4
phiB_In_2__0__INTCFG EQU CYREG_PRT1_INTCFG
phiB_In_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phiB_In_2__0__MASK EQU 0x02
phiB_In_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiB_In_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiB_In_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiB_In_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiB_In_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiB_In_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiB_In_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiB_In_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiB_In_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiB_In_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiB_In_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiB_In_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiB_In_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiB_In_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiB_In_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiB_In_2__0__PC EQU CYREG_PRT1_PC
phiB_In_2__0__PC2 EQU CYREG_PRT1_PC2
phiB_In_2__0__PORT EQU 1
phiB_In_2__0__PS EQU CYREG_PRT1_PS
phiB_In_2__0__SHIFT EQU 1
phiB_In_2__DR EQU CYREG_PRT1_DR
phiB_In_2__INTCFG EQU CYREG_PRT1_INTCFG
phiB_In_2__INTSTAT EQU CYREG_PRT1_INTSTAT
phiB_In_2__MASK EQU 0x02
phiB_In_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiB_In_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiB_In_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiB_In_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiB_In_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiB_In_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiB_In_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiB_In_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiB_In_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiB_In_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiB_In_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiB_In_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiB_In_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiB_In_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiB_In_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiB_In_2__PC EQU CYREG_PRT1_PC
phiB_In_2__PC2 EQU CYREG_PRT1_PC2
phiB_In_2__PORT EQU 1
phiB_In_2__PS EQU CYREG_PRT1_PS
phiB_In_2__SHIFT EQU 1

/* phiB_In_3 */
phiB_In_3__0__DM__MASK EQU 0x1C0
phiB_In_3__0__DM__SHIFT EQU 6
phiB_In_3__0__DR EQU CYREG_PRT2_DR
phiB_In_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
phiB_In_3__0__HSIOM_MASK EQU 0x00000F00
phiB_In_3__0__HSIOM_SHIFT EQU 8
phiB_In_3__0__INTCFG EQU CYREG_PRT2_INTCFG
phiB_In_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
phiB_In_3__0__MASK EQU 0x04
phiB_In_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiB_In_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiB_In_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiB_In_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiB_In_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiB_In_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiB_In_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiB_In_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiB_In_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiB_In_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiB_In_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiB_In_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiB_In_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiB_In_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiB_In_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiB_In_3__0__PC EQU CYREG_PRT2_PC
phiB_In_3__0__PC2 EQU CYREG_PRT2_PC2
phiB_In_3__0__PORT EQU 2
phiB_In_3__0__PS EQU CYREG_PRT2_PS
phiB_In_3__0__SHIFT EQU 2
phiB_In_3__DR EQU CYREG_PRT2_DR
phiB_In_3__INTCFG EQU CYREG_PRT2_INTCFG
phiB_In_3__INTSTAT EQU CYREG_PRT2_INTSTAT
phiB_In_3__MASK EQU 0x04
phiB_In_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
phiB_In_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
phiB_In_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
phiB_In_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
phiB_In_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
phiB_In_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
phiB_In_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
phiB_In_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
phiB_In_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
phiB_In_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
phiB_In_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
phiB_In_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
phiB_In_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
phiB_In_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
phiB_In_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
phiB_In_3__PC EQU CYREG_PRT2_PC
phiB_In_3__PC2 EQU CYREG_PRT2_PC2
phiB_In_3__PORT EQU 2
phiB_In_3__PS EQU CYREG_PRT2_PS
phiB_In_3__SHIFT EQU 2

/* phiA_Out */
phiA_Out__0__DM__MASK EQU 0x1C0000
phiA_Out__0__DM__SHIFT EQU 18
phiA_Out__0__DR EQU CYREG_PRT1_DR
phiA_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phiA_Out__0__HSIOM_MASK EQU 0x0F000000
phiA_Out__0__HSIOM_SHIFT EQU 24
phiA_Out__0__INTCFG EQU CYREG_PRT1_INTCFG
phiA_Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_Out__0__MASK EQU 0x40
phiA_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_Out__0__PC EQU CYREG_PRT1_PC
phiA_Out__0__PC2 EQU CYREG_PRT1_PC2
phiA_Out__0__PORT EQU 1
phiA_Out__0__PS EQU CYREG_PRT1_PS
phiA_Out__0__SHIFT EQU 6
phiA_Out__DR EQU CYREG_PRT1_DR
phiA_Out__INTCFG EQU CYREG_PRT1_INTCFG
phiA_Out__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_Out__MASK EQU 0x40
phiA_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_Out__PC EQU CYREG_PRT1_PC
phiA_Out__PC2 EQU CYREG_PRT1_PC2
phiA_Out__PORT EQU 1
phiA_Out__PS EQU CYREG_PRT1_PS
phiA_Out__SHIFT EQU 6

/* phiA_Out_1 */
phiA_Out_1__0__DM__MASK EQU 0x38000
phiA_Out_1__0__DM__SHIFT EQU 15
phiA_Out_1__0__DR EQU CYREG_PRT0_DR
phiA_Out_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
phiA_Out_1__0__HSIOM_MASK EQU 0x00F00000
phiA_Out_1__0__HSIOM_SHIFT EQU 20
phiA_Out_1__0__INTCFG EQU CYREG_PRT0_INTCFG
phiA_Out_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA_Out_1__0__MASK EQU 0x20
phiA_Out_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA_Out_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA_Out_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA_Out_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA_Out_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA_Out_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA_Out_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA_Out_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA_Out_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA_Out_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA_Out_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA_Out_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA_Out_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA_Out_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA_Out_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA_Out_1__0__PC EQU CYREG_PRT0_PC
phiA_Out_1__0__PC2 EQU CYREG_PRT0_PC2
phiA_Out_1__0__PORT EQU 0
phiA_Out_1__0__PS EQU CYREG_PRT0_PS
phiA_Out_1__0__SHIFT EQU 5
phiA_Out_1__DR EQU CYREG_PRT0_DR
phiA_Out_1__INTCFG EQU CYREG_PRT0_INTCFG
phiA_Out_1__INTSTAT EQU CYREG_PRT0_INTSTAT
phiA_Out_1__MASK EQU 0x20
phiA_Out_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
phiA_Out_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
phiA_Out_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
phiA_Out_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
phiA_Out_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
phiA_Out_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
phiA_Out_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
phiA_Out_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
phiA_Out_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
phiA_Out_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
phiA_Out_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
phiA_Out_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
phiA_Out_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
phiA_Out_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
phiA_Out_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
phiA_Out_1__PC EQU CYREG_PRT0_PC
phiA_Out_1__PC2 EQU CYREG_PRT0_PC2
phiA_Out_1__PORT EQU 0
phiA_Out_1__PS EQU CYREG_PRT0_PS
phiA_Out_1__SHIFT EQU 5

/* phiA_Out_2 */
phiA_Out_2__0__DM__MASK EQU 0x1C0
phiA_Out_2__0__DM__SHIFT EQU 6
phiA_Out_2__0__DR EQU CYREG_PRT1_DR
phiA_Out_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phiA_Out_2__0__HSIOM_MASK EQU 0x00000F00
phiA_Out_2__0__HSIOM_SHIFT EQU 8
phiA_Out_2__0__INTCFG EQU CYREG_PRT1_INTCFG
phiA_Out_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_Out_2__0__MASK EQU 0x04
phiA_Out_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_Out_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_Out_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_Out_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_Out_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_Out_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_Out_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_Out_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_Out_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_Out_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_Out_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_Out_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_Out_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_Out_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_Out_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_Out_2__0__PC EQU CYREG_PRT1_PC
phiA_Out_2__0__PC2 EQU CYREG_PRT1_PC2
phiA_Out_2__0__PORT EQU 1
phiA_Out_2__0__PS EQU CYREG_PRT1_PS
phiA_Out_2__0__SHIFT EQU 2
phiA_Out_2__DR EQU CYREG_PRT1_DR
phiA_Out_2__INTCFG EQU CYREG_PRT1_INTCFG
phiA_Out_2__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_Out_2__MASK EQU 0x04
phiA_Out_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_Out_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_Out_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_Out_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_Out_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_Out_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_Out_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_Out_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_Out_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_Out_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_Out_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_Out_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_Out_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_Out_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_Out_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_Out_2__PC EQU CYREG_PRT1_PC
phiA_Out_2__PC2 EQU CYREG_PRT1_PC2
phiA_Out_2__PORT EQU 1
phiA_Out_2__PS EQU CYREG_PRT1_PS
phiA_Out_2__SHIFT EQU 2

/* phiA_Out_3 */
phiA_Out_3__0__DM__MASK EQU 0x38000
phiA_Out_3__0__DM__SHIFT EQU 15
phiA_Out_3__0__DR EQU CYREG_PRT1_DR
phiA_Out_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phiA_Out_3__0__HSIOM_MASK EQU 0x00F00000
phiA_Out_3__0__HSIOM_SHIFT EQU 20
phiA_Out_3__0__INTCFG EQU CYREG_PRT1_INTCFG
phiA_Out_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_Out_3__0__MASK EQU 0x20
phiA_Out_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_Out_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_Out_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_Out_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_Out_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_Out_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_Out_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_Out_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_Out_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_Out_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_Out_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_Out_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_Out_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_Out_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_Out_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_Out_3__0__PC EQU CYREG_PRT1_PC
phiA_Out_3__0__PC2 EQU CYREG_PRT1_PC2
phiA_Out_3__0__PORT EQU 1
phiA_Out_3__0__PS EQU CYREG_PRT1_PS
phiA_Out_3__0__SHIFT EQU 5
phiA_Out_3__DR EQU CYREG_PRT1_DR
phiA_Out_3__INTCFG EQU CYREG_PRT1_INTCFG
phiA_Out_3__INTSTAT EQU CYREG_PRT1_INTSTAT
phiA_Out_3__MASK EQU 0x20
phiA_Out_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phiA_Out_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phiA_Out_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phiA_Out_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phiA_Out_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phiA_Out_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phiA_Out_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phiA_Out_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phiA_Out_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phiA_Out_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phiA_Out_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phiA_Out_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phiA_Out_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phiA_Out_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phiA_Out_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phiA_Out_3__PC EQU CYREG_PRT1_PC
phiA_Out_3__PC2 EQU CYREG_PRT1_PC2
phiA_Out_3__PORT EQU 1
phiA_Out_3__PS EQU CYREG_PRT1_PS
phiA_Out_3__SHIFT EQU 5

/* Counter_1_CounterUDB */
Counter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Counter_1_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
Counter_1_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
Counter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Counter_1_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
Counter_1_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
Counter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Counter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Counter_1_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
Counter_1_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
Counter_1_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6B
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
