// Seed: 1222064176
module module_0 (
    input tri id_0
);
  assign id_2 = 1;
  generate
    assign id_2 = id_0 - 1;
  endgenerate
  tri0 id_3, id_4 = 1 - id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7
    , id_20,
    input supply1 id_8,
    output tri0 id_9
    , id_21,
    output tri1 id_10,
    input wand id_11,
    input uwire id_12,
    output wand id_13,
    input supply0 id_14,
    output uwire id_15,
    output tri id_16,
    output wor id_17,
    input uwire id_18
);
  wire id_22, id_23, id_24, id_25, id_26;
  wire id_27;
  module_0(
      id_2
  );
  wire id_28;
  assign id_9 = 1'b0;
endmodule
