Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 15 15:13:58 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning   Non-clocked latch                                                 9           
LATCH-1    Advisory  Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: enable_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.595        0.000                      0                   72        0.185        0.000                      0                   72        2.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        5.595        0.000                      0                   72        0.185        0.000                      0                   72        4.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.959ns (26.058%)  route 2.721ns (73.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     2.610    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473     8.304    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/C
                         clock pessimism              0.626     8.930    
                         clock uncertainty           -0.072     8.858    
    SLICE_X44Y64         FDRE (Setup_fdre_C_R)       -0.653     8.205    design_1_i/frequency_to_number_0/U0/timing_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.959ns (26.058%)  route 2.721ns (73.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     2.610    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473     8.304    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                         clock pessimism              0.626     8.930    
                         clock uncertainty           -0.072     8.858    
    SLICE_X44Y64         FDRE (Setup_fdre_C_R)       -0.653     8.205    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.959ns (26.058%)  route 2.721ns (73.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     2.610    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473     8.304    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[2]/C
                         clock pessimism              0.626     8.930    
                         clock uncertainty           -0.072     8.858    
    SLICE_X44Y64         FDRE (Setup_fdre_C_R)       -0.653     8.205    design_1_i/frequency_to_number_0/U0/timing_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.959ns (26.058%)  route 2.721ns (73.942%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 8.304 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     2.610    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473     8.304    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.626     8.930    
                         clock uncertainty           -0.072     8.858    
    SLICE_X44Y64         FDRE (Setup_fdre_C_R)       -0.653     8.205    design_1_i/frequency_to_number_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.959ns (27.016%)  route 2.591ns (72.984%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.728     2.479    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472     8.303    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/C
                         clock pessimism              0.601     8.904    
                         clock uncertainty           -0.072     8.832    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.653     8.179    design_1_i/frequency_to_number_0/U0/timing_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.959ns (27.016%)  route 2.591ns (72.984%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.728     2.479    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472     8.303    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/C
                         clock pessimism              0.601     8.904    
                         clock uncertainty           -0.072     8.832    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.653     8.179    design_1_i/frequency_to_number_0/U0/timing_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.959ns (27.016%)  route 2.591ns (72.984%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.728     2.479    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472     8.303    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.601     8.904    
                         clock uncertainty           -0.072     8.832    
    SLICE_X44Y65         FDRE (Setup_fdre_C_R)       -0.653     8.179    design_1_i/frequency_to_number_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -2.479    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.959ns (27.049%)  route 2.586ns (72.951%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.724     2.475    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472     8.303    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.601     8.904    
                         clock uncertainty           -0.072     8.832    
    SLICE_X45Y65         FDRE (Setup_fdre_C_R)       -0.653     8.179    design_1_i/frequency_to_number_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.959ns (27.049%)  route 2.586ns (72.951%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 8.303 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.724     2.475    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472     8.303    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/C
                         clock pessimism              0.601     8.904    
                         clock uncertainty           -0.072     8.832    
    SLICE_X45Y65         FDRE (Setup_fdre_C_R)       -0.653     8.179    design_1_i/frequency_to_number_0/U0/timing_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.959ns (28.320%)  route 2.427ns (71.680%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 8.302 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646    -1.070    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.651 f  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.841     0.190    design_1_i/frequency_to_number_0/U0/timing_count_reg[1]
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.299     0.489 f  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     0.922    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X44Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.046 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.588     1.634    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.117     1.751 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.564     2.316    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X45Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.471     8.302    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[4]/C
                         clock pessimism              0.601     8.903    
                         clock uncertainty           -0.072     8.831    
    SLICE_X45Y66         FDRE (Setup_fdre_C_R)       -0.653     8.178    design_1_i/frequency_to_number_0/U0/timing_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                  5.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.552    -0.679    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148    -0.531 f  design_1_i/frequency_to_number_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.472    design_1_i/frequency_to_number_0/U0/freq_in_r
    SLICE_X42Y63         LUT2 (Prop_lut2_I1_O)        0.098    -0.374 r  design_1_i/frequency_to_number_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.374    design_1_i/frequency_to_number_0/U0/rising_edge_detected0
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819    -0.921    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.241    -0.679    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.120    -0.559    design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.662%)  route 0.120ns (42.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.396    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]
    SLICE_X41Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X41Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[7]/C
                         clock pessimism              0.256    -0.666    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.072    -0.594    design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[7]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.552    -0.679    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/Q
                         net (fo=6, routed)           0.131    -0.407    design_1_i/frequency_to_number_0/U0/timing_count_reg[5]
    SLICE_X44Y65         LUT5 (Prop_lut5_I3_O)        0.048    -0.359 r  design_1_i/frequency_to_number_0/U0/timing_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    design_1_i/frequency_to_number_0/U0/plusOp[8]
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818    -0.922    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/C
                         clock pessimism              0.255    -0.666    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.107    -0.559    design_1_i/frequency_to_number_0/U0/timing_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.552    -0.679    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/Q
                         net (fo=6, routed)           0.131    -0.407    design_1_i/frequency_to_number_0/U0/timing_count_reg[5]
    SLICE_X44Y65         LUT4 (Prop_lut4_I1_O)        0.045    -0.362 r  design_1_i/frequency_to_number_0/U0/timing_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    design_1_i/frequency_to_number_0/U0/plusOp[7]
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818    -0.922    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/C
                         clock pessimism              0.255    -0.666    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.091    -0.575    design_1_i/frequency_to_number_0/U0/timing_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.123    -0.393    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]
    SLICE_X42Y67         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.816    -0.924    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.256    -0.667    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.052    -0.615    design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.150    -0.367    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]
    SLICE_X42Y66         LUT3 (Prop_lut3_I0_O)        0.045    -0.322 r  design_1_i/frequency_to_number_0/U0/rising_edge_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    design_1_i/frequency_to_number_0/U0/plusOp__0[6]
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/C
                         clock pessimism              0.242    -0.680    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121    -0.559    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.647%)  route 0.161ns (46.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.552    -0.679    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.378    design_1_i/frequency_to_number_0/U0/timing_count_reg[0]
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.045    -0.333 r  design_1_i/frequency_to_number_0/U0/timing_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/frequency_to_number_0/U0/plusOp[5]
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818    -0.922    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.256    -0.665    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.091    -0.574    design_1_i/frequency_to_number_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.801%)  route 0.205ns (59.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.205    -0.335    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]
    SLICE_X41Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X41Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.274    -0.648    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.066    -0.582    design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.209%)  route 0.170ns (47.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.552    -0.679    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/Q
                         net (fo=5, routed)           0.170    -0.368    design_1_i/frequency_to_number_0/U0/timing_count_reg[6]
    SLICE_X44Y65         LUT6 (Prop_lut6_I4_O)        0.045    -0.323 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/frequency_to_number_0/U0/plusOp[9]
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818    -0.922    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.255    -0.666    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.092    -0.574    design_1_i/frequency_to_number_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.683%)  route 0.221ns (54.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]/Q
                         net (fo=6, routed)           0.221    -0.318    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[5]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  design_1_i/frequency_to_number_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/frequency_to_number_0/U0/plusOp__0[9]
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.274    -0.648    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.121    -0.527    design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y63     design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y69     design_1_i/frequency_to_number_0/U0/reset_rising_edge_count_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y63     design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y63     design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y69     design_1_i/frequency_to_number_0/U0/reset_rising_edge_count_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y69     design_1_i/frequency_to_number_0/U0/reset_rising_edge_count_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y63     design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y63     design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y69     design_1_i/frequency_to_number_0/U0/reset_rising_edge_count_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y69     design_1_i/frequency_to_number_0/U0/reset_rising_edge_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y66     design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.600ns  (logic 5.449ns (37.323%)  route 9.151ns (62.677%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.373     5.906    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.149     6.055 r  design_1_i/frequency_to_number_0/U0/value_out[7]_INST_0/O
                         net (fo=1, routed)           4.778    10.833    value_out_0_OBUF[7]
    V10                  OBUF (Prop_obuf_I_O)         3.768    14.600 r  value_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.600    value_out_0[7]
    V10                                                               r  value_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.281ns  (logic 5.455ns (38.200%)  route 8.826ns (61.800%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.288     5.820    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.150     5.970 r  design_1_i/frequency_to_number_0/U0/value_out[0]_INST_0/O
                         net (fo=1, routed)           4.538    10.508    value_out_0_OBUF[0]
    W9                   OBUF (Prop_obuf_I_O)         3.773    14.281 r  value_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.281    value_out_0[0]
    W9                                                                r  value_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.190ns  (logic 5.278ns (37.197%)  route 8.912ns (62.803%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.358     5.891    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.015 r  design_1_i/frequency_to_number_0/U0/value_out[8]_INST_0/O
                         net (fo=1, routed)           4.554    10.569    value_out_0_OBUF[8]
    V8                   OBUF (Prop_obuf_I_O)         3.622    14.190 r  value_out_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.190    value_out_0[8]
    V8                                                                r  value_out_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.176ns  (logic 5.279ns (37.237%)  route 8.897ns (62.763%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.372     5.905    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  design_1_i/frequency_to_number_0/U0/value_out[2]_INST_0/O
                         net (fo=1, routed)           4.525    10.554    value_out_0_OBUF[2]
    W8                   OBUF (Prop_obuf_I_O)         3.622    14.176 r  value_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.176    value_out_0[2]
    W8                                                                r  value_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 5.245ns (37.010%)  route 8.927ns (62.990%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.373     5.906    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.124     6.030 r  design_1_i/frequency_to_number_0/U0/value_out[6]_INST_0/O
                         net (fo=1, routed)           4.554    10.583    value_out_0_OBUF[6]
    W10                  OBUF (Prop_obuf_I_O)         3.589    14.172 r  value_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.172    value_out_0[6]
    W10                                                               r  value_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.031ns  (logic 5.240ns (37.347%)  route 8.791ns (62.653%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.288     5.820    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.944 r  design_1_i/frequency_to_number_0/U0/value_out[1]_INST_0/O
                         net (fo=1, routed)           4.503    10.447    value_out_0_OBUF[1]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    14.031 r  value_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.031    value_out_0[1]
    Y8                                                                r  value_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.805ns  (logic 5.511ns (39.916%)  route 8.295ns (60.084%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.003     5.536    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X46Y64         LUT2 (Prop_lut2_I0_O)        0.150     5.686 r  design_1_i/frequency_to_number_0/U0/value_out[5]_INST_0/O
                         net (fo=1, routed)           4.291     9.977    value_out_0_OBUF[5]
    Y16                  OBUF (Prop_obuf_I_O)         3.828    13.805 r  value_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.805    value_out_0[5]
    Y16                                                               r  value_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.718ns  (logic 5.443ns (39.677%)  route 8.275ns (60.323%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.372     5.905    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.154     6.059 r  design_1_i/frequency_to_number_0/U0/value_out[3]_INST_0/O
                         net (fo=1, routed)           3.903     9.961    value_out_0_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         3.756    13.718 r  value_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.718    value_out_0[3]
    U18                                                               r  value_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            value_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.994ns  (logic 5.230ns (40.250%)  route 7.764ns (59.750%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          4.003     5.536    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X46Y64         LUT2 (Prop_lut2_I0_O)        0.124     5.660 r  design_1_i/frequency_to_number_0/U0/value_out[4]_INST_0/O
                         net (fo=1, routed)           3.760     9.420    value_out_0_OBUF[4]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.994 r  value_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.994    value_out_0[4]
    Y19                                                               r  value_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.497ns (49.039%)  route 1.555ns (50.961%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[4]/G
    SLICE_X46Y64         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[4]/Q
                         net (fo=1, routed)           0.163     0.341    design_1_i/frequency_to_number_0/U0/value[4]
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.386 r  design_1_i/frequency_to_number_0/U0/value_out[4]_INST_0/O
                         net (fo=1, routed)           1.392     1.778    value_out_0_OBUF[4]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.052 r  value_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.052    value_out_0[4]
    Y19                                                               r  value_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.212ns  (logic 1.519ns (47.280%)  route 1.694ns (52.720%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[3]/G
    SLICE_X43Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/frequency_to_number_0/U0/value_reg[3]/Q
                         net (fo=1, routed)           0.222     0.380    design_1_i/frequency_to_number_0/U0/value[3]
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.042     0.422 r  design_1_i/frequency_to_number_0/U0/value_out[3]_INST_0/O
                         net (fo=1, routed)           1.472     1.894    value_out_0_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         1.319     3.212 r  value_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.212    value_out_0[3]
    U18                                                               r  value_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.507ns (45.115%)  route 1.833ns (54.885%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[1]/G
    SLICE_X42Y64         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[1]/Q
                         net (fo=1, routed)           0.126     0.304    design_1_i/frequency_to_number_0/U0/value[1]
    SLICE_X41Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.349 r  design_1_i/frequency_to_number_0/U0/value_out[1]_INST_0/O
                         net (fo=1, routed)           1.707     2.056    value_out_0_OBUF[1]
    Y8                   OBUF (Prop_obuf_I_O)         1.284     3.340 r  value_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.340    value_out_0[1]
    Y8                                                                r  value_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 1.512ns (44.424%)  route 1.891ns (55.576%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[6]/G
    SLICE_X42Y64         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[6]/Q
                         net (fo=1, routed)           0.156     0.334    design_1_i/frequency_to_number_0/U0/value[6]
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  design_1_i/frequency_to_number_0/U0/value_out[6]_INST_0/O
                         net (fo=1, routed)           1.736     2.114    value_out_0_OBUF[6]
    W10                  OBUF (Prop_obuf_I_O)         1.289     3.403 r  value_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.403    value_out_0[6]
    W10                                                               r  value_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.449ns  (logic 1.525ns (44.218%)  route 1.924ns (55.782%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[2]/G
    SLICE_X43Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/frequency_to_number_0/U0/value_reg[2]/Q
                         net (fo=1, routed)           0.212     0.370    design_1_i/frequency_to_number_0/U0/value[2]
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.415 r  design_1_i/frequency_to_number_0/U0/value_out[2]_INST_0/O
                         net (fo=1, routed)           1.712     2.127    value_out_0_OBUF[2]
    W8                   OBUF (Prop_obuf_I_O)         1.322     3.449 r  value_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.449    value_out_0[2]
    W8                                                                r  value_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.461ns  (logic 1.545ns (44.635%)  route 1.916ns (55.365%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[8]/G
    SLICE_X42Y68         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[8]/Q
                         net (fo=1, routed)           0.163     0.341    design_1_i/frequency_to_number_0/U0/value[8]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.386 r  design_1_i/frequency_to_number_0/U0/value_out[8]_INST_0/O
                         net (fo=1, routed)           1.753     2.139    value_out_0_OBUF[8]
    V8                   OBUF (Prop_obuf_I_O)         1.322     3.461 r  value_out_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.461    value_out_0[8]
    V8                                                                r  value_out_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.497ns  (logic 1.612ns (46.089%)  route 1.885ns (53.911%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[5]/G
    SLICE_X46Y64         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[5]/Q
                         net (fo=1, routed)           0.223     0.401    design_1_i/frequency_to_number_0/U0/value[5]
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.044     0.445 r  design_1_i/frequency_to_number_0/U0/value_out[5]_INST_0/O
                         net (fo=1, routed)           1.662     2.107    value_out_0_OBUF[5]
    Y16                  OBUF (Prop_obuf_I_O)         1.390     3.497 r  value_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.497    value_out_0[5]
    Y16                                                               r  value_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.542ns  (logic 1.555ns (43.914%)  route 1.986ns (56.086%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[0]/G
    SLICE_X42Y64         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[0]/Q
                         net (fo=1, routed)           0.264     0.442    design_1_i/frequency_to_number_0/U0/value[0]
    SLICE_X41Y64         LUT2 (Prop_lut2_I1_O)        0.044     0.486 r  design_1_i/frequency_to_number_0/U0/value_out[0]_INST_0/O
                         net (fo=1, routed)           1.722     2.208    value_out_0_OBUF[0]
    W9                   OBUF (Prop_obuf_I_O)         1.333     3.542 r  value_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.542    value_out_0[0]
    W9                                                                r  value_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/value_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            value_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.593ns  (logic 1.549ns (43.118%)  route 2.044ns (56.882%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         LDCE                         0.000     0.000 r  design_1_i/frequency_to_number_0/U0/value_reg[7]/G
    SLICE_X42Y64         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/frequency_to_number_0/U0/value_reg[7]/Q
                         net (fo=1, routed)           0.194     0.372    design_1_i/frequency_to_number_0/U0/value[7]
    SLICE_X44Y64         LUT2 (Prop_lut2_I1_O)        0.044     0.416 r  design_1_i/frequency_to_number_0/U0/value_out[7]_INST_0/O
                         net (fo=1, routed)           1.850     2.266    value_out_0_OBUF[7]
    V10                  OBUF (Prop_obuf_I_O)         1.327     3.593 r  value_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.593    value_out_0[7]
    V10                                                               r  value_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.451ns  (logic 10.439ns (42.694%)  route 14.012ns (57.306%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           1.344    22.195    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.310    22.505 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_1/O
                         net (fo=1, routed)           0.872    23.377    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_1_n_0
    SLICE_X43Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.261ns  (logic 10.439ns (43.029%)  route 13.822ns (56.971%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           1.325    22.176    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.310    22.486 r  design_1_i/frequency_to_number_0/U0/value_reg[2]_i_1/O
                         net (fo=1, routed)           0.701    23.187    design_1_i/frequency_to_number_0/U0/value_reg[2]_i_1_n_0
    SLICE_X43Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.969ns  (logic 10.439ns (43.552%)  route 13.530ns (56.448%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           1.177    22.028    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y65         LUT5 (Prop_lut5_I1_O)        0.310    22.338 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_1/O
                         net (fo=1, routed)           0.558    22.895    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.723ns  (logic 10.439ns (44.004%)  route 13.284ns (55.996%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           1.158    22.009    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y65         LUT5 (Prop_lut5_I1_O)        0.310    22.319 r  design_1_i/frequency_to_number_0/U0/value_reg[6]_i_1/O
                         net (fo=1, routed)           0.331    22.650    design_1_i/frequency_to_number_0/U0/value_reg[6]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.721ns  (logic 10.439ns (44.007%)  route 13.282ns (55.993%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           1.007    21.858    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y65         LUT5 (Prop_lut5_I1_O)        0.310    22.168 r  design_1_i/frequency_to_number_0/U0/value_reg[5]_i_1/O
                         net (fo=1, routed)           0.480    22.648    design_1_i/frequency_to_number_0/U0/value_reg[5]_i_1_n_0
    SLICE_X46Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.478ns  (logic 10.439ns (44.464%)  route 13.039ns (55.536%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           0.763    21.614    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y65         LUT5 (Prop_lut5_I1_O)        0.310    21.924 r  design_1_i/frequency_to_number_0/U0/value_reg[4]_i_1/O
                         net (fo=1, routed)           0.480    22.404    design_1_i/frequency_to_number_0/U0/value_reg[4]_i_1_n_0
    SLICE_X46Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.456ns  (logic 10.439ns (44.506%)  route 13.017ns (55.494%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           0.671    21.522    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y66         LUT5 (Prop_lut5_I1_O)        0.310    21.832 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_1/O
                         net (fo=1, routed)           0.550    22.382    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_1_n_0
    SLICE_X42Y68         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.408ns  (logic 10.439ns (44.595%)  route 12.969ns (55.405%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           1.174    22.025    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.310    22.335 r  design_1_i/frequency_to_number_0/U0/value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    22.335    design_1_i/frequency_to_number_0/U0/value_reg[1]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.164ns  (logic 10.439ns (45.065%)  route 12.725ns (54.935%))
  Logic Levels:           23  (CARRY4=10 DSP48E1=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.643    -1.073    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.617 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[4]/Q
                         net (fo=3, routed)           0.821     0.204    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[4]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124     0.328 r  design_1_i/frequency_to_number_0/U0/multOp_i_11/O
                         net (fo=4, routed)           0.607     0.935    design_1_i/frequency_to_number_0/U0/multOp_i_11_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I2_O)        0.150     1.085 r  design_1_i/frequency_to_number_0/U0/multOp_i_1/O
                         net (fo=1, routed)           0.724     1.809    design_1_i/frequency_to_number_0/U0/multOp_i_1_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.045     5.854 r  design_1_i/frequency_to_number_0/U0/multOp/P[6]
                         net (fo=17, routed)          1.834     7.688    design_1_i/frequency_to_number_0/U0/multOp_n_99
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.156     7.844 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72/O
                         net (fo=2, routed)           0.862     8.706    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_72_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.355     9.061 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_76_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.574    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_41_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.691    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_26_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12/O[1]
                         net (fo=3, routed)           0.950    10.964    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_12_n_6
    SLICE_X38Y66         LUT3 (Prop_lut3_I1_O)        0.306    11.270 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23/O
                         net (fo=2, routed)           0.962    12.232    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_23_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I1_O)        0.153    12.385 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5/O
                         net (fo=2, routed)           0.835    13.220    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_5_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.327    13.547 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    13.547    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_9_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.948 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.948    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_2_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_2_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.301 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2/O[2]
                         net (fo=11, routed)          1.572    15.873    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_2_n_5
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.302    16.175 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89/O
                         net (fo=2, routed)           0.815    16.990    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_89_n_0
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.114 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61/O
                         net (fo=2, routed)           0.787    17.900    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_61_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    18.024 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65/O
                         net (fo=1, routed)           0.000    18.024    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_65_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.425 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    18.425    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_38_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.759 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21/O[1]
                         net (fo=3, routed)           1.027    19.786    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_21_n_6
    SLICE_X36Y66         LUT4 (Prop_lut4_I2_O)        0.303    20.089 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36/O
                         net (fo=1, routed)           0.000    20.089    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_36_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.622 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.622    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_14_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.851 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           0.930    21.781    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.310    22.091 r  design_1_i/frequency_to_number_0/U0/value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    22.091    design_1_i/frequency_to_number_0/U0/value_reg[0]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 0.840ns (42.998%)  route 1.114ns (57.002%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.705     1.228    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.273 r  design_1_i/frequency_to_number_0/U0/value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/frequency_to_number_0/U0/value_reg[1]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 0.840ns (42.226%)  route 1.149ns (57.774%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.631     1.154    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.199 r  design_1_i/frequency_to_number_0/U0/value_reg[6]_i_1/O
                         net (fo=1, routed)           0.110     1.309    design_1_i/frequency_to_number_0/U0/value_reg[6]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 0.840ns (40.694%)  route 1.224ns (59.306%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.622     1.145    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.190 r  design_1_i/frequency_to_number_0/U0/value_reg[7]_i_1/O
                         net (fo=1, routed)           0.194     1.384    design_1_i/frequency_to_number_0/U0/value_reg[7]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.087ns (51.774%)  route 1.013ns (48.226%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      0.609     0.523 f  design_1_i/frequency_to_number_0/U0/multOp/P[15]
                         net (fo=19, routed)          0.230     0.753    design_1_i/frequency_to_number_0/U0/multOp_n_90
    SLICE_X36Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.801 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_17/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_17_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     0.935 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3/CO[2]
                         net (fo=9, routed)           0.374     1.309    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_3_n_1
    SLICE_X42Y64         LUT5 (Prop_lut5_I1_O)        0.110     1.419 r  design_1_i/frequency_to_number_0/U0/value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/frequency_to_number_0/U0/value_reg[0]_i_1_n_0
    SLICE_X42Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 0.840ns (39.576%)  route 1.282ns (60.424%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.677     1.200    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.245 r  design_1_i/frequency_to_number_0/U0/value_reg[8]_i_1/O
                         net (fo=1, routed)           0.197     1.442    design_1_i/frequency_to_number_0/U0/value_reg[8]_i_1_n_0
    SLICE_X42Y68         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 0.840ns (38.979%)  route 1.315ns (61.021%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.736     1.259    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.304 r  design_1_i/frequency_to_number_0/U0/value_reg[4]_i_1/O
                         net (fo=1, routed)           0.170     1.475    design_1_i/frequency_to_number_0/U0/value_reg[4]_i_1_n_0
    SLICE_X46Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 0.840ns (38.453%)  route 1.344ns (61.547%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.766     1.289    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.334 r  design_1_i/frequency_to_number_0/U0/value_reg[5]_i_1/O
                         net (fo=1, routed)           0.170     1.504    design_1_i/frequency_to_number_0/U0/value_reg[5]_i_1_n_0
    SLICE_X46Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 0.840ns (37.122%)  route 1.423ns (62.878%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.785     1.308    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.353 r  design_1_i/frequency_to_number_0/U0/value_reg[2]_i_1/O
                         net (fo=1, routed)           0.229     1.582    design_1_i/frequency_to_number_0/U0/value_reg[2]_i_1_n_0
    SLICE_X43Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/frequency_to_number_0/U0/value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 0.840ns (36.395%)  route 1.468ns (63.605%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.551    -0.680    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X43Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.412    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.367 r  design_1_i/frequency_to_number_0/U0/multOp_i_5/O
                         net (fo=1, routed)           0.281    -0.086    design_1_i/frequency_to_number_0/U0/multOp_i_5_n_0
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[18])
                                                      0.609     0.523 r  design_1_i/frequency_to_number_0/U0/multOp/P[18]
                         net (fo=23, routed)          0.760     1.283    design_1_i/frequency_to_number_0/U0/multOp_n_87
    SLICE_X42Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.328 r  design_1_i/frequency_to_number_0/U0/value_reg[3]_i_1/O
                         net (fo=1, routed)           0.299     1.628    design_1_i/frequency_to_number_0/U0/value_reg[3]_i_1_n_0
    SLICE_X43Y64         LDCE                                         r  design_1_i/frequency_to_number_0/U0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.660ns (20.487%)  route 6.441ns (79.513%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     8.101    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    -1.696    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.660ns (20.487%)  route 6.441ns (79.513%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     8.101    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    -1.696    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.660ns (20.487%)  route 6.441ns (79.513%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     8.101    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    -1.696    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.660ns (20.487%)  route 6.441ns (79.513%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.858     8.101    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.473    -1.696    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y64         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.970ns  (logic 1.660ns (20.822%)  route 6.311ns (79.178%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.728     7.970    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472    -1.697    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.970ns  (logic 1.660ns (20.822%)  route 6.311ns (79.178%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.728     7.970    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472    -1.697    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.970ns  (logic 1.660ns (20.822%)  route 6.311ns (79.178%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.728     7.970    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472    -1.697    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X44Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.966ns  (logic 1.660ns (20.834%)  route 6.306ns (79.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.724     7.966    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472    -1.697    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.966ns  (logic 1.660ns (20.834%)  route 6.306ns (79.166%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.724     7.966    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.472    -1.697    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/timing_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.807ns  (logic 1.660ns (21.259%)  route 6.147ns (78.741%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_rtl (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_rtl_IBUF_inst/O
                         net (fo=5, routed)           5.583     7.090    design_1_i/frequency_to_number_0/U0/reset
    SLICE_X42Y67         LUT3 (Prop_lut3_I1_O)        0.152     7.242 r  design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.564     7.807    design_1_i/frequency_to_number_0/U0/timing_count[9]_i_1_n_0
    SLICE_X45Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.471    -1.698    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X45Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/timing_count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 freq_in_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/freq_in_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.313ns (16.104%)  route 1.629ns (83.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  freq_in_0 (IN)
                         net (fo=0)                   0.000     0.000    freq_in_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  freq_in_0_IBUF_inst/O
                         net (fo=2, routed)           1.629     1.942    design_1_i/frequency_to_number_0/U0/freq_in
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/freq_in_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819    -0.921    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/freq_in_r_reg/C

Slack:                    inf
  Source:                 freq_in_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.358ns (17.590%)  route 1.676ns (82.410%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  freq_in_0 (IN)
                         net (fo=0)                   0.000     0.000    freq_in_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  freq_in_0_IBUF_inst/O
                         net (fo=2, routed)           1.676     1.988    design_1_i/frequency_to_number_0/U0/freq_in
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.045     2.033 r  design_1_i/frequency_to_number_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000     2.033    design_1_i/frequency_to_number_0/U0/rising_edge_detected0
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819    -0.921    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y63         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_detected_reg/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.345ns (16.958%)  route 1.689ns (83.042%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.621     1.921    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.068     2.034    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.816    -0.924    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[8]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.345ns (16.958%)  route 1.689ns (83.042%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.621     1.921    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.068     2.034    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.816    -0.924    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y67         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[9]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.345ns (16.458%)  route 1.751ns (83.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.622     1.922    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  design_1_i/frequency_to_number_0/U0/rising_edge_count[9]_i_1/O
                         net (fo=10, routed)          0.128     2.096    design_1_i/frequency_to_number_0/U0/rising_edge_count0
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[6]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.345ns (16.458%)  route 1.751ns (83.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.622     1.922    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  design_1_i/frequency_to_number_0/U0/rising_edge_count[9]_i_1/O
                         net (fo=10, routed)          0.128     2.096    design_1_i/frequency_to_number_0/U0/rising_edge_count0
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[7]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.345ns (16.458%)  route 1.751ns (83.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.622     1.922    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  design_1_i/frequency_to_number_0/U0/rising_edge_count[9]_i_1/O
                         net (fo=10, routed)          0.128     2.096    design_1_i/frequency_to_number_0/U0/rising_edge_count0
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[8]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.345ns (16.458%)  route 1.751ns (83.542%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.622     1.922    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.967 r  design_1_i/frequency_to_number_0/U0/rising_edge_count[9]_i_1/O
                         net (fo=10, routed)          0.128     2.096    design_1_i/frequency_to_number_0/U0/rising_edge_count0
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_reg[9]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.345ns (16.121%)  route 1.795ns (83.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.621     1.921    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.173     2.140    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X40Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[2]/C

Slack:                    inf
  Source:                 enable_0
                            (input port)
  Destination:            design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.345ns (16.121%)  route 1.795ns (83.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable_0 (IN)
                         net (fo=0)                   0.000     0.000    enable_0
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_0_IBUF_inst/O
                         net (fo=22, routed)          1.621     1.921    design_1_i/frequency_to_number_0/U0/enable
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.173     2.140    design_1_i/frequency_to_number_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.817    -0.923    design_1_i/frequency_to_number_0/U0/clk
    SLICE_X41Y66         FDRE                                         r  design_1_i/frequency_to_number_0/U0/rising_edge_count_final_reg[3]/C





