Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Apr 27 16:16 2019
VCD+ Writer I-2014.03 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home/IC/Desktop/verilog_everyday_prj/day_5_code/behav_sim/inter.vpd' was opened successfully.
$finish called from file "seq_101dec_tb.v", line 67.
$finish at simulation time               500000
Simulation complete, time is 500000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 500000 ps
CPU Time:      1.030 seconds;       Data structure size:   0.0Mb
Sat Apr 27 16:17:08 2019
