<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4086" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4086{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4086{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4086{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4086{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t5_4086{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t6_4086{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t7_4086{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4086{left:69px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t9_4086{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_4086{left:96px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_4086{left:117px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tc_4086{left:466px;bottom:959px;letter-spacing:-0.1px;}
#td_4086{left:96px;bottom:946px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#te_4086{left:153px;bottom:946px;}
#tf_4086{left:165px;bottom:946px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_4086{left:117px;bottom:932px;letter-spacing:-0.14px;}
#th_4086{left:145px;bottom:918px;letter-spacing:-0.11px;}
#ti_4086{left:145px;bottom:904px;letter-spacing:-0.12px;}
#tj_4086{left:200px;bottom:891px;letter-spacing:-0.13px;}
#tk_4086{left:291px;bottom:891px;}
#tl_4086{left:302px;bottom:891px;letter-spacing:-0.17px;}
#tm_4086{left:466px;bottom:891px;letter-spacing:-0.1px;}
#tn_4086{left:172px;bottom:877px;letter-spacing:-0.12px;}
#to_4086{left:466px;bottom:877px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_4086{left:172px;bottom:863px;letter-spacing:-0.11px;}
#tq_4086{left:200px;bottom:849px;letter-spacing:-0.12px;}
#tr_4086{left:466px;bottom:849px;letter-spacing:-0.11px;}
#ts_4086{left:200px;bottom:836px;letter-spacing:-0.1px;}
#tt_4086{left:200px;bottom:822px;letter-spacing:-0.12px;}
#tu_4086{left:467px;bottom:822px;letter-spacing:-0.11px;}
#tv_4086{left:200px;bottom:808px;letter-spacing:-0.12px;}
#tw_4086{left:466px;bottom:808px;letter-spacing:-0.11px;}
#tx_4086{left:200px;bottom:794px;letter-spacing:-0.12px;}
#ty_4086{left:227px;bottom:781px;letter-spacing:-0.16px;}
#tz_4086{left:255px;bottom:767px;letter-spacing:-0.11px;}
#t10_4086{left:255px;bottom:753px;letter-spacing:-0.12px;}
#t11_4086{left:227px;bottom:739px;letter-spacing:-0.12px;}
#t12_4086{left:200px;bottom:726px;letter-spacing:-0.11px;}
#t13_4086{left:200px;bottom:712px;letter-spacing:-0.12px;}
#t14_4086{left:467px;bottom:712px;letter-spacing:-0.1px;}
#t15_4086{left:200px;bottom:698px;letter-spacing:-0.12px;}
#t16_4086{left:227px;bottom:684px;letter-spacing:-0.12px;}
#t17_4086{left:200px;bottom:671px;letter-spacing:-0.11px;}
#t18_4086{left:145px;bottom:657px;letter-spacing:-0.07px;}
#t19_4086{left:117px;bottom:643px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1a_4086{left:466px;bottom:643px;letter-spacing:-0.11px;}
#t1b_4086{left:69px;bottom:623px;letter-spacing:-0.11px;}
#t1c_4086{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_4086{left:69px;bottom:584px;letter-spacing:-0.15px;}
#t1e_4086{left:69px;bottom:557px;}
#t1f_4086{left:95px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_4086{left:95px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1h_4086{left:95px;bottom:527px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1i_4086{left:69px;bottom:501px;}
#t1j_4086{left:95px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1k_4086{left:95px;bottom:487px;letter-spacing:-0.3px;word-spacing:-0.31px;}
#t1l_4086{left:69px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_4086{left:69px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_4086{left:69px;bottom:378px;letter-spacing:0.16px;}
#t1o_4086{left:150px;bottom:378px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t1p_4086{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_4086{left:69px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1r_4086{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1s_4086{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1t_4086{left:69px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1u_4086{left:69px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1v_4086{left:69px;bottom:203px;letter-spacing:0.13px;}
#t1w_4086{left:151px;bottom:203px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1x_4086{left:69px;bottom:179px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1y_4086{left:778px;bottom:179px;letter-spacing:-0.15px;}
#t1z_4086{left:69px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_4086{left:267px;bottom:162px;}
#t21_4086{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t22_4086{left:69px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_4086{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4086{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4086{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4086{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4086{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s6_4086{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4086{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4086{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4086{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4086" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4086Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4086" style="-webkit-user-select: none;"><object width="935" height="1210" data="4086/4086.svg" type="image/svg+xml" id="pdf4086" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4086" class="t s1_4086">30-4 </span><span id="t2_4086" class="t s1_4086">Vol. 3C </span>
<span id="t3_4086" class="t s2_4086">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4086" class="t s3_4086">Each operation that leads to IPI virtualization provides an 8-bit virtual vector V and a 32-bit virtual APIC ID T. IPI </span>
<span id="t5_4086" class="t s3_4086">virtualization uses those values to initiate the indicated virtual IPI using the PID-pointer table. (Recall that the PID- </span>
<span id="t6_4086" class="t s3_4086">pointer table address is a field in the VMCS, as is the last PID-pointer index.) </span>
<span id="t7_4086" class="t s3_4086">Specifically, the CPU uses the virtual APIC ID to select an entry from the PID-pointer table. It uses the address in </span>
<span id="t8_4086" class="t s3_4086">that entry to locate a posted-interrupt descriptor (PID) and then posts a virtual interrupt with vector V in that PID. </span>
<span id="t9_4086" class="t s3_4086">The following pseudocode details the behavior of self-IPI virtualization: </span>
<span id="ta_4086" class="t s4_4086">IF V &lt; 16 </span>
<span id="tb_4086" class="t s4_4086">THEN APIC-write VM exit; </span><span id="tc_4086" class="t s4_4086">// illegal vector </span>
<span id="td_4086" class="t s4_4086">ELSE IF T </span><span id="te_4086" class="t s5_4086">≤ </span><span id="tf_4086" class="t s4_4086">last PID-pointer index </span>
<span id="tg_4086" class="t s4_4086">THEN </span>
<span id="th_4086" class="t s4_4086">PID_ADDR := 8 bytes at (PID-pointer table address + (T « 3)); </span>
<span id="ti_4086" class="t s4_4086">IF PID_ADDR sets bits beyond the processor’s physical-address width OR </span>
<span id="tj_4086" class="t s4_4086">PID_ADDR[5:0] </span><span id="tk_4086" class="t s5_4086">≠ </span><span id="tl_4086" class="t s4_4086">000001b </span><span id="tm_4086" class="t s4_4086">// PID pointer not valid or reserved bits set </span>
<span id="tn_4086" class="t s4_4086">THEN APIC-write VM exit; </span><span id="to_4086" class="t s4_4086">// See Section 30.4.3.3 </span>
<span id="tp_4086" class="t s4_4086">ELSE </span>
<span id="tq_4086" class="t s4_4086">PIR := 32 bytes at PID_ADDR; </span><span id="tr_4086" class="t s4_4086">// under lock </span>
<span id="ts_4086" class="t s4_4086">PIR[V] := 1; </span>
<span id="tt_4086" class="t s4_4086">store PIR at PID_ADDR; </span><span id="tu_4086" class="t s4_4086">// release lock </span>
<span id="tv_4086" class="t s4_4086">NotifyInfo := 8 bytes at PID_ADDR + 32; </span><span id="tw_4086" class="t s4_4086">// under lock </span>
<span id="tx_4086" class="t s4_4086">IF NotifyInfo.ON = 0 AND NotifyInfo.SN = 0 </span>
<span id="ty_4086" class="t s4_4086">THEN </span>
<span id="tz_4086" class="t s4_4086">NotifyInfo.ON := 1; </span>
<span id="t10_4086" class="t s4_4086">SendNotify := 1; </span>
<span id="t11_4086" class="t s4_4086">ELSE SendNotify := 0; </span>
<span id="t12_4086" class="t s4_4086">FI; </span>
<span id="t13_4086" class="t s4_4086">store NotifyInfo at PID_ADDR + 32; </span><span id="t14_4086" class="t s4_4086">// release lock </span>
<span id="t15_4086" class="t s4_4086">IF SendNotify = 1 </span>
<span id="t16_4086" class="t s4_4086">THEN send an IPI specified by NotifyInfo.NDST and NotifyInfo.NV; </span>
<span id="t17_4086" class="t s4_4086">FI; </span>
<span id="t18_4086" class="t s4_4086">FI; </span>
<span id="t19_4086" class="t s4_4086">ELSE APIC-write VM exit; </span><span id="t1a_4086" class="t s4_4086">// virtual APIC ID beyond end of tables </span>
<span id="t1b_4086" class="t s4_4086">FI; </span>
<span id="t1c_4086" class="t s3_4086">The sending of the notification IPI is indicated by fields in the selected PID: NDST (PID[319:288]) and NV </span>
<span id="t1d_4086" class="t s3_4086">(PID[279:272]): </span>
<span id="t1e_4086" class="t s6_4086">• </span><span id="t1f_4086" class="t s3_4086">If the local APIC is in xAPIC mode, this is the IPI that would be generated by writing NDST[15:8] </span>
<span id="t1g_4086" class="t s3_4086">(PID[303:296]) to ICR_HI[31:24] (offset 310H from IA32_APIC_BASE) and then writing NV to ICR_LO (offset </span>
<span id="t1h_4086" class="t s3_4086">300H from IA32_APIC_BASE). </span>
<span id="t1i_4086" class="t s6_4086">• </span><span id="t1j_4086" class="t s3_4086">If the local APIC is in x2APIC mode, this is the IPI that would be generated by executing WRMSR with ECX = </span>
<span id="t1k_4086" class="t s3_4086">830H (ICR), EAX = NV, and EDX = NDST. </span>
<span id="t1l_4086" class="t s3_4086">If the pseudocode specifies an APIC-write VM exit, this VM exit occurs as if there had been a write access to page </span>
<span id="t1m_4086" class="t s3_4086">offset 300H on the APIC-access page (see Section 30.4.3.3). </span>
<span id="t1n_4086" class="t s7_4086">30.2 </span><span id="t1o_4086" class="t s7_4086">EVALUATION AND DELIVERY OF VIRTUAL INTERRUPTS </span>
<span id="t1p_4086" class="t s3_4086">If the “virtual-interrupt delivery” VM-execution control is 1, certain actions in VMX non-root operation or during </span>
<span id="t1q_4086" class="t s3_4086">VM entry cause the processor to evaluate and deliver virtual interrupts. </span>
<span id="t1r_4086" class="t s3_4086">Evaluation of virtual interrupts is triggered by certain actions change the state of the virtual-APIC page and is </span>
<span id="t1s_4086" class="t s3_4086">described in Section 30.2.1. This evaluation may result in recognition of a virtual interrupt. Once a virtual interrupt </span>
<span id="t1t_4086" class="t s3_4086">is recognized, the processor may deliver it within VMX non-root operation without a VM exit. Virtual-interrupt </span>
<span id="t1u_4086" class="t s3_4086">delivery is described in Section 30.2.2. </span>
<span id="t1v_4086" class="t s8_4086">30.2.1 </span><span id="t1w_4086" class="t s8_4086">Evaluation of Pending Virtual Interrupts </span>
<span id="t1x_4086" class="t s3_4086">If the “virtual-interrupt delivery” VM-execution control is 1, certain actions cause a logical processor to </span><span id="t1y_4086" class="t s9_4086">evaluate </span>
<span id="t1z_4086" class="t s9_4086">pending virtual interrupts</span><span id="t20_4086" class="t s3_4086">. </span>
<span id="t21_4086" class="t s3_4086">The following actions cause the evaluation of pending virtual interrupts: VM entry; TPR virtualization; EOI virtual- </span>
<span id="t22_4086" class="t s3_4086">ization; self-IPI virtualization; and posted-interrupt processing. See Section 27.3.2.5, Section 30.1.2, Section </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
