FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * arch/sh/kernel/cpu/sh3/clock-sh7709.c
/* bench 6536.0.0 2578e01a9c68 */
/* bench 6536.0.1 ed590f5724cb */
/* bench 6536.0.2 378541a02c77 */
/* bench 6536.0.3 f8f75493262e */
/* bench 6536.0.4 d9ee80d4ed39 */
/* bench 6536.0.5 f369192bcacf */
/* bench 6536.0.6 417fc184242c */
/* bench 6536.0.7 03618c2bb6eb */
/* bench 6536.0.8 379f977ebe47 */
/* bench 6536.0.9 d974ac541f29 */
/* bench 6536.0.10 10b839f4e465 */
/* bench 6536.0.11 e50e8917915b */
 * SH7709 support for the clock framework
 *
 *  Copyright (C) 2005  Andriy Skulysh
 *
 * Based on arch/sh/kernel/cpu/sh3/clock-sh7705.c
 *  Copyright (C) 2005  Paul Mundt
 */
#include <linux/init.h>
#include <linux/kernel.h>
#include <asm/clock.h>
#include <asm/freq.h>
#include <asm/io.h>

static int stc_multipliers[] = { 1, 2, 4, 8, 3, 6, 1, 1 };
static int ifc_divisors[]    = { 1, 2, 4, 1, 3, 1, 1, 1 };
static int pfc_divisors[]    = { 1, 2, 4, 1, 3, 6, 1, 1 };

static void master_clk_init(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);

	clk->rate *= pfc_divisors[idx];
}

/* bench 5702.5.0 37410d58e885 */
/* bench 5702.5.1 b686fab90929 */
/* bench 25820.1.0 e39f85f1873d */
/* bench 25820.1.1 1056a747ec9d */
/* bench 25820.1.2 fc1213e844da */
/* bench 25820.1.3 2aac587fb487 */
/* bench 25820.1.4 5913c044789e */
/* bench 25820.1.5 1169132fcc60 */
/* bench 25820.1.6 d6782da9be51 */
/* bench 25820.1.7 d0d15f57548b */
/* bench 5702.5.3 660165599eb1 */
/* bench 5702.5.4 547b8a1dda2d */
/* bench 5702.5.5 a545cd80d2a6 */
/* bench 5702.5.6 47d7af1f1573 */
/* bench 5702.5.7 4e1454df1b4e */
/* bench 5702.5.8 3b5458584b7a */
/* bench 5702.5.9 1b0208798897 */
/* bench 5702.5.10 6b84289495ae */
/* bench 5702.5.11 bcea662d4888 */
static struct sh_clk_ops sh7709_master_clk_ops = {
	.init		= master_clk_init,
};

static unsigned long module_clk_recalc(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);

	return clk->parent->rate / pfc_divisors[idx];
}

static struct sh_clk_ops sh7709_module_clk_ops = {
	.recalc		= module_clk_recalc,
};

static unsigned long bus_clk_recalc(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = (frqcr & 0x0080) ?
		((frqcr & 0x8000) >> 13) | ((frqcr & 0x0030) >> 4) : 1;

	return clk->parent->rate * stc_multipliers[idx];
}

static struct sh_clk_ops sh7709_bus_clk_ops = {
	.recalc		= bus_clk_recalc,
};

static unsigned long cpu_clk_recalc(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x4000) >> 12) | ((frqcr & 0x000c) >> 2);

	return clk->parent->rate / ifc_divisors[idx];
}

static struct sh_clk_ops sh7709_cpu_clk_ops = {
	.recalc		= cpu_clk_recalc,
};

static struct sh_clk_ops *sh7709_clk_ops[] = {
	&sh7709_master_clk_ops,
	&sh7709_module_clk_ops,
	&sh7709_bus_clk_ops,
	&sh7709_cpu_clk_ops,
};

void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
{
	if (idx < ARRAY_SIZE(sh7709_clk_ops))
		*ops = sh7709_clk_ops[idx];
}
