Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun 11 12:24:42 2025
| Host         : YOGA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.036        0.000                      0                 2008        0.081        0.000                      0                 2008        4.020        0.000                       0                   767  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.036        0.000                      0                 2008        0.081        0.000                      0                 2008        4.020        0.000                       0                   767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 2.753ns (35.080%)  route 5.095ns (64.920%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.726    12.795    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.919 r  gameTop/gameLogic/asteroidActive_1_i_1/O
                         net (fo=1, routed)           0.000    12.919    gameTop/gameLogic/asteroidActive_1_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  gameTop/gameLogic/asteroidActive_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.433    14.774    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  gameTop/gameLogic/asteroidActive_1_reg/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.029    14.954    gameTop/gameLogic/asteroidActive_1_reg
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 2.753ns (35.093%)  route 5.092ns (64.907%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.723    12.792    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.916 r  gameTop/gameLogic/asteroidActive_2_i_1/O
                         net (fo=1, routed)           0.000    12.916    gameTop/gameLogic/asteroidActive_2_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  gameTop/gameLogic/asteroidActive_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.433    14.774    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  gameTop/gameLogic/asteroidActive_2_reg/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.031    14.956    gameTop/gameLogic/asteroidActive_2_reg
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 2.753ns (35.438%)  route 5.016ns (64.562%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.647    12.715    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.124    12.839 r  gameTop/gameLogic/asteroidActive_4_i_1/O
                         net (fo=1, routed)           0.000    12.839    gameTop/gameLogic/asteroidActive_4_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  gameTop/gameLogic/asteroidActive_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.431    14.772    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  gameTop/gameLogic/asteroidActive_4_reg/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.029    14.952    gameTop/gameLogic/asteroidActive_4_reg
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.839    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 2.753ns (35.770%)  route 4.943ns (64.230%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.575    12.643    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.767 r  gameTop/gameLogic/asteroidActive_0_i_1/O
                         net (fo=1, routed)           0.000    12.767    gameTop/gameLogic/asteroidActive_0_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  gameTop/gameLogic/asteroidActive_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.432    14.773    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  gameTop/gameLogic/asteroidActive_0_reg/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.029    14.953    gameTop/gameLogic/asteroidActive_0_reg
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_5_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.753ns (35.784%)  route 4.940ns (64.216%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.572    12.640    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.764 r  gameTop/gameLogic/asteroidActive_5_i_1/O
                         net (fo=1, routed)           0.000    12.764    gameTop/gameLogic/asteroidActive_5_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  gameTop/gameLogic/asteroidActive_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.432    14.773    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y88         FDRE                                         r  gameTop/gameLogic/asteroidActive_5_reg/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.031    14.955    gameTop/gameLogic/asteroidActive_5_reg
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/asteroidActive_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 2.753ns (35.804%)  route 4.936ns (64.196%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.567    12.636    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I3_O)        0.124    12.760 r  gameTop/gameLogic/asteroidActive_3_i_1/O
                         net (fo=1, routed)           0.000    12.760    gameTop/gameLogic/asteroidActive_3_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  gameTop/gameLogic/asteroidActive_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.432    14.773    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  gameTop/gameLogic/asteroidActive_3_reg/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.029    14.953    gameTop/gameLogic/asteroidActive_3_reg
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.760    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 2.753ns (36.152%)  route 4.862ns (63.848%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.493    12.562    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X33Y84         LUT6 (Prop_lut6_I1_O)        0.124    12.686 r  gameTop/gameLogic/rocketActive_0_i_1/O
                         net (fo=1, routed)           0.000    12.686    gameTop/gameLogic/rocketActive_0_i_1_n_0
    SLICE_X33Y84         FDRE                                         r  gameTop/gameLogic/rocketActive_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.429    14.770    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  gameTop/gameLogic/rocketActive_0_reg/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.029    15.022    gameTop/gameLogic/rocketActive_0_reg
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.753ns (36.753%)  route 4.738ns (63.247%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.369    12.437    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.561 r  gameTop/gameLogic/rocketActive_3_i_1/O
                         net (fo=1, routed)           0.000    12.561    gameTop/gameLogic/rocketActive_3_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  gameTop/gameLogic/rocketActive_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.428    14.769    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  gameTop/gameLogic/rocketActive_3_reg/C
                         clock pessimism              0.187    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.029    14.949    gameTop/gameLogic/rocketActive_3_reg
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 2.753ns (36.234%)  route 4.845ns (63.766%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.476    12.545    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.669 r  gameTop/gameLogic/rocketActive_1_i_1/O
                         net (fo=1, routed)           0.000    12.669    gameTop/gameLogic/rocketActive_1_i_1_n_0
    SLICE_X34Y83         FDRE                                         r  gameTop/gameLogic/rocketActive_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.427    14.768    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X34Y83         FDRE                                         r  gameTop/gameLogic/rocketActive_1_reg/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.077    15.083    gameTop/gameLogic/rocketActive_1_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 gameTop/gameLogic/collisionAstIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/rocketActive_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 2.753ns (37.569%)  route 4.575ns (62.431%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.550     5.071    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  gameTop/gameLogic/collisionAstIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/gameLogic/collisionAstIndex_reg[1]/Q
                         net (fo=30, routed)          1.213     6.739    gameTop/gameLogic/collisionAstIndex_reg_n_0_[1]
    SLICE_X47Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.863 f  gameTop/gameLogic/rocketActive_3_i_149/O
                         net (fo=1, routed)           0.440     7.303    gameTop/gameLogic/rocketActive_3_i_149_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.427 f  gameTop/gameLogic/rocketActive_3_i_105/O
                         net (fo=6, routed)           0.744     8.171    gameTop/gameLogic/rocketActive_3_i_105_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.295 r  gameTop/gameLogic/rocketActive_3_i_106/O
                         net (fo=1, routed)           0.332     8.628    gameTop/gameLogic/_GEN_161[5]
    SLICE_X42Y84         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     9.258 r  gameTop/gameLogic/rocketActive_3_reg_i_50/O[1]
                         net (fo=1, routed)           0.930    10.188    gameTop/gameLogic/asteroidBottom[7]
    SLICE_X34Y78         LUT2 (Prop_lut2_I1_O)        0.306    10.494 r  gameTop/gameLogic/rocketActive_3_i_43/O
                         net (fo=1, routed)           0.000    10.494    gameTop/gameLogic/rocketActive_3_i_43_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.870 r  gameTop/gameLogic/rocketActive_3_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.870    gameTop/gameLogic/rocketActive_3_reg_i_16_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.027 r  gameTop/gameLogic/rocketActive_3_reg_i_7/CO[1]
                         net (fo=1, routed)           0.710    11.737    gameTop/gameLogic/rocketActive_3_reg_i_7_n_2
    SLICE_X35Y83         LUT6 (Prop_lut6_I2_O)        0.332    12.069 r  gameTop/gameLogic/rocketActive_3_i_3/O
                         net (fo=10, routed)          0.206    12.275    gameTop/gameLogic/rocketActive_3_i_3_n_0
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.399 r  gameTop/gameLogic/rocketActive_2_i_1/O
                         net (fo=1, routed)           0.000    12.399    gameTop/gameLogic/rocketActive_2_i_1_n_0
    SLICE_X35Y83         FDRE                                         r  gameTop/gameLogic/rocketActive_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.427    14.768    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  gameTop/gameLogic/rocketActive_2_reg/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X35Y83         FDRE (Setup_fdre_C_D)        0.029    15.035    gameTop/gameLogic/rocketActive_2_reg
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.776%)  route 0.159ns (49.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.159     1.769    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[7]
    RAMB18_X0Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.876     2.004    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.689    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketX_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.995%)  route 0.286ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.553     1.436    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  gameTop/gameLogic/rocketX_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gameTop/gameLogic/rocketX_2_reg[0]/Q
                         net (fo=9, routed)           0.286     1.864    gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[10]_0[0]
    SLICE_X37Y79         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.818     1.946    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[0]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.070     1.767    gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.760%)  route 0.289ns (67.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/gameLogic/rocketY_3_reg[3]/Q
                         net (fo=2, routed)           0.289     1.865    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[3]
    SLICE_X38Y76         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.814     1.942    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.063     1.756    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.830%)  route 0.302ns (68.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.550     1.433    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X35Y78         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_1_reg/Q
                         net (fo=2, routed)           0.302     1.876    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_1
    SLICE_X46Y79         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.821     1.948    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X46Y79         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_0_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.059     1.758    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_13_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.396%)  route 0.323ns (69.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_1_reg/Q
                         net (fo=2, routed)           0.323     1.898    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_1
    SLICE_X37Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.821     1.949    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_0_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.075     1.775    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_11_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketY_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.075%)  route 0.313ns (68.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  gameTop/gameLogic/rocketY_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/gameLogic/rocketY_3_reg[2]/Q
                         net (fo=2, routed)           0.313     1.888    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[2]
    SLICE_X38Y76         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.814     1.942    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[2]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.063     1.756    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.561     1.444    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/Q
                         net (fo=2, routed)           0.068     1.653    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1
    SLICE_X45Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.831     1.958    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_0_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.075     1.519    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/rocketX_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.874%)  route 0.316ns (69.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.553     1.436    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  gameTop/gameLogic/rocketX_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gameTop/gameLogic/rocketX_2_reg[1]/Q
                         net (fo=9, routed)           0.316     1.893    gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[10]_0[1]
    SLICE_X37Y79         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.818     1.946    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[1]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.061     1.758    gameTop/graphicEngineVGA/spriteXPositionReg_13_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.029%)  route 0.226ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/Q
                         net (fo=3, routed)           0.226     1.836    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[9]
    RAMB18_X0Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.876     2.004    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X0Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.689    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.891%)  route 0.166ns (54.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X49Y92         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/Q
                         net (fo=3, routed)           0.166     1.753    gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/pwropt
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.876     2.004    gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.602    gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/backTileMemories_15/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/spriteMemories_1/ramsSpWf/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35  gameTop/graphicEngineVGA/spriteMemories_10/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32  gameTop/graphicEngineVGA/spriteMemories_11/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y73  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y73  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y86  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y79  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y73  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y73  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y93  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.412ns  (logic 3.957ns (47.042%)  route 4.455ns (52.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.546     5.067    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  gameTop/gameLogic/ledActive_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/gameLogic/ledActive_2_reg/Q
                         net (fo=1, routed)           4.455     9.977    io_led_2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.478 r  io_led_2_OBUF_inst/O
                         net (fo=0)                   0.000    13.478    io_led_2
    U19                                                               r  io_led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 4.146ns (50.513%)  route 4.061ns (49.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.548     5.069    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y86         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.478     5.547 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           4.061     9.608    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    13.276 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.276    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.152ns (50.985%)  route 3.992ns (49.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.540     5.061    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.478     5.539 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.992     9.531    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674    13.205 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.205    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.698ns  (logic 3.975ns (51.635%)  route 3.723ns (48.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           3.723     9.236    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.755 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.755    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/gameLogic/ledActive_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 3.986ns (52.171%)  route 3.654ns (47.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.549     5.070    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  gameTop/gameLogic/ledActive_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  gameTop/gameLogic/ledActive_1_reg/Q
                         net (fo=1, routed)           3.654     9.180    io_led_1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.710 r  io_led_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.710    io_led_1
    E19                                                               r  io_led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 3.958ns (52.329%)  route 3.606ns (47.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.606     9.122    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.624 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.624    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 3.981ns (52.739%)  route 3.567ns (47.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.567     9.080    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.605 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.605    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 3.977ns (52.792%)  route 3.556ns (47.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.556     9.072    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.593 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.593    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 3.951ns (52.553%)  route 3.567ns (47.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.536     5.057    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.567     9.080    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.576 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.576    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.975ns (53.412%)  route 3.467ns (46.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.467     8.983    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.503 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.503    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.363ns (61.032%)  route 0.871ns (38.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y82         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.871     2.450    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.672 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.672    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.346ns (57.525%)  route 0.993ns (42.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.993     2.569    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.773 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.773    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.372ns (58.124%)  route 0.989ns (41.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.989     2.564    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.795 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.795    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.348ns (55.548%)  route 1.078ns (44.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.078     2.654    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.860 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.860    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.366ns (55.496%)  route 1.095ns (44.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.095     2.670    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.895 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.895    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.371ns (55.397%)  route 1.104ns (44.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.104     2.679    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.909 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.909    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.361ns (54.568%)  route 1.133ns (45.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.133     2.709    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.929 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.929    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.366ns (54.701%)  route 1.131ns (45.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           1.131     2.706    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.931 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.931    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.338ns (52.930%)  route 1.189ns (47.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.189     2.765    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.961 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.961    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.363ns (53.485%)  route 1.185ns (46.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.185     2.760    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.982 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.982    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.441ns (23.734%)  route 4.631ns (76.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           4.631     6.073    gameTop/io_btnC_IBUF
    SLICE_X46Y85         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.433     4.774    gameTop/clock_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.451ns (25.117%)  route 4.326ns (74.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           4.326     5.777    gameTop/io_btnR_IBUF
    SLICE_X46Y85         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.433     4.774    gameTop/clock_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.660ns  (logic 1.452ns (25.660%)  route 4.208ns (74.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           4.208     5.660    gameTop/io_btnD_IBUF
    SLICE_X47Y84         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.432     4.773    gameTop/clock_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.454ns (25.914%)  route 4.156ns (74.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           4.156     5.610    gameTop/io_btnU_IBUF
    SLICE_X48Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.436     4.777    gameTop/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 1.456ns (42.605%)  route 1.962ns (57.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.962     3.418    reset_IBUF
    SLICE_X58Y91         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         1.507     4.848    clock_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.224ns (23.217%)  route 0.742ns (76.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.966    reset_IBUF
    SLICE_X58Y91         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.860     1.988    clock_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.057ns  (logic 0.219ns (10.662%)  route 1.837ns (89.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.837     2.057    gameTop/io_btnR_IBUF
    SLICE_X46Y85         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.826     1.954    gameTop/clock_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.222ns (10.545%)  route 1.882ns (89.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.882     2.104    gameTop/io_btnU_IBUF
    SLICE_X48Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.828     1.956    gameTop/clock_IBUF_BUFG
    SLICE_X48Y85         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.221ns (10.133%)  route 1.956ns (89.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.956     2.176    gameTop/io_btnD_IBUF
    SLICE_X47Y84         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.826     1.953    gameTop/clock_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/btnCState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.210ns (8.792%)  route 2.173ns (91.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           2.173     2.383    gameTop/io_btnC_IBUF
    SLICE_X46Y85         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=766, routed)         0.826     1.954    gameTop/clock_IBUF_BUFG
    SLICE_X46Y85         FDRE                                         r  gameTop/btnCState_pipeReg_2_reg/C





