
####################################################
# Sites
sites - DSP48_X2Y60 DSP48_X2Y61 DSP48_X2Y62 DSP48_X2Y63 DSP48_X2Y64 DSP48_X2Y65 DSP48_X2Y66 DSP48_X2Y67 DSP48_X2Y68 DSP48_X2Y69 DSP48_X2Y70 DSP48_X2Y71 DSP48_X2Y72 DSP48_X2Y73 DSP48_X2Y74 DSP48_X2Y75 DSP48_X2Y76 DSP48_X2Y77 DSP48_X2Y78 DSP48_X2Y79 RAMB18_X1Y60 RAMB18_X1Y61 RAMB18_X1Y62 RAMB18_X1Y63 RAMB18_X1Y64 RAMB18_X1Y65 RAMB18_X1Y66 RAMB18_X1Y67 RAMB18_X1Y68 RAMB18_X1Y69 RAMB18_X1Y70 RAMB18_X1Y71 RAMB18_X1Y72 RAMB18_X1Y73 RAMB18_X1Y74 RAMB18_X1Y75 RAMB18_X1Y76 RAMB18_X1Y77 RAMB18_X1Y78 RAMB18_X1Y79 RAMB18_X2Y70 RAMB18_X2Y71 RAMB18_X2Y72 RAMB18_X2Y73 RAMB18_X2Y74 RAMB18_X2Y75 RAMB18_X2Y76 RAMB18_X2Y77 RAMB18_X2Y78 RAMB18_X2Y79 RAMB36_X1Y30 RAMB36_X1Y31 RAMB36_X1Y32 RAMB36_X1Y33 RAMB36_X1Y34 RAMB36_X1Y35 RAMB36_X1Y36 RAMB36_X1Y37 RAMB36_X1Y38 RAMB36_X1Y39 RAMB36_X2Y35 RAMB36_X2Y36 RAMB36_X2Y37 RAMB36_X2Y38 RAMB36_X2Y39 SLICE_X60Y146 SLICE_X60Y147 SLICE_X60Y148 SLICE_X60Y149 SLICE_X60Y150 SLICE_X60Y151 SLICE_X60Y152 SLICE_X60Y153 SLICE_X60Y154 SLICE_X60Y155 SLICE_X60Y156 SLICE_X60Y157 SLICE_X60Y158 SLICE_X60Y159 SLICE_X60Y160 SLICE_X60Y161 SLICE_X60Y162 SLICE_X60Y163 SLICE_X60Y164 SLICE_X60Y165 SLICE_X60Y166 SLICE_X60Y167 SLICE_X60Y168 SLICE_X60Y169 SLICE_X60Y170 SLICE_X60Y171 SLICE_X60Y172 SLICE_X60Y173 SLICE_X60Y174 SLICE_X60Y175 SLICE_X60Y176 SLICE_X60Y177 SLICE_X60Y178 SLICE_X60Y179 SLICE_X60Y180 SLICE_X60Y181 SLICE_X60Y182 SLICE_X60Y183 SLICE_X60Y184 SLICE_X60Y185 SLICE_X60Y186 SLICE_X60Y187 SLICE_X60Y188 SLICE_X60Y189 SLICE_X60Y190 SLICE_X60Y191 SLICE_X60Y192 SLICE_X60Y193 SLICE_X60Y194 SLICE_X60Y195 SLICE_X60Y196 SLICE_X60Y197 SLICE_X60Y198 SLICE_X60Y199 SLICE_X61Y146 SLICE_X61Y147 SLICE_X61Y148 SLICE_X61Y149 SLICE_X61Y150 SLICE_X61Y151 SLICE_X61Y152 SLICE_X61Y153 SLICE_X61Y154 SLICE_X61Y155 SLICE_X61Y156 SLICE_X61Y157 SLICE_X61Y158 SLICE_X61Y159 SLICE_X61Y160 SLICE_X61Y161 SLICE_X61Y162 SLICE_X61Y163 SLICE_X61Y164 SLICE_X61Y165 SLICE_X61Y166 SLICE_X61Y167 SLICE_X61Y168 SLICE_X61Y169 SLICE_X61Y170 SLICE_X61Y171 SLICE_X61Y172 SLICE_X61Y173 SLICE_X61Y174 SLICE_X61Y175 SLICE_X61Y176 SLICE_X61Y177 SLICE_X61Y178 SLICE_X61Y179 SLICE_X61Y180 SLICE_X61Y181 SLICE_X61Y182 SLICE_X61Y183 SLICE_X61Y184 SLICE_X61Y185 SLICE_X61Y186 SLICE_X61Y187 SLICE_X61Y188 SLICE_X61Y189 SLICE_X61Y190 SLICE_X61Y191 SLICE_X61Y192 SLICE_X61Y193 SLICE_X61Y194 SLICE_X61Y195 SLICE_X61Y196 SLICE_X61Y197 SLICE_X61Y198 SLICE_X61Y199 SLICE_X62Y146 SLICE_X62Y147 SLICE_X62Y148 SLICE_X62Y149 SLICE_X62Y150 SLICE_X62Y151 SLICE_X62Y152 SLICE_X62Y153 SLICE_X62Y154 SLICE_X62Y155 SLICE_X62Y156 SLICE_X62Y157 SLICE_X62Y158 SLICE_X62Y159 SLICE_X62Y160 SLICE_X62Y161 SLICE_X62Y162 SLICE_X62Y163 SLICE_X62Y164 SLICE_X62Y165 SLICE_X62Y166 SLICE_X62Y167 SLICE_X62Y168 SLICE_X62Y169 SLICE_X62Y170 SLICE_X62Y171 SLICE_X62Y172 SLICE_X62Y173 SLICE_X62Y174 SLICE_X62Y175 SLICE_X62Y176 SLICE_X62Y177 SLICE_X62Y178 SLICE_X62Y179 SLICE_X62Y180 SLICE_X62Y181 SLICE_X62Y182 SLICE_X62Y183 SLICE_X62Y184 SLICE_X62Y185 SLICE_X62Y186 SLICE_X62Y187 SLICE_X62Y188 SLICE_X62Y189 SLICE_X62Y190 SLICE_X62Y191 SLICE_X62Y192 SLICE_X62Y193 SLICE_X62Y194 SLICE_X62Y195 SLICE_X62Y196 SLICE_X62Y197 SLICE_X62Y198 SLICE_X62Y199 SLICE_X63Y146 SLICE_X63Y147 SLICE_X63Y148 SLICE_X63Y149 SLICE_X63Y150 SLICE_X63Y151 SLICE_X63Y152 SLICE_X63Y153 SLICE_X63Y154 SLICE_X63Y155 SLICE_X63Y156 SLICE_X63Y157 SLICE_X63Y158 SLICE_X63Y159 SLICE_X63Y160 SLICE_X63Y161 SLICE_X63Y162 SLICE_X63Y163 SLICE_X63Y164 SLICE_X63Y165 SLICE_X63Y166 SLICE_X63Y167 SLICE_X63Y168 SLICE_X63Y169 SLICE_X63Y170 SLICE_X63Y171 SLICE_X63Y172 SLICE_X63Y173 SLICE_X63Y174 SLICE_X63Y175 SLICE_X63Y176 SLICE_X63Y177 SLICE_X63Y178 SLICE_X63Y179 SLICE_X63Y180 SLICE_X63Y181 SLICE_X63Y182 SLICE_X63Y183 SLICE_X63Y184 SLICE_X63Y185 SLICE_X63Y186 SLICE_X63Y187 SLICE_X63Y188 SLICE_X63Y189 SLICE_X63Y190 SLICE_X63Y191 SLICE_X63Y192 SLICE_X63Y193 SLICE_X63Y194 SLICE_X63Y195 SLICE_X63Y196 SLICE_X63Y197 SLICE_X63Y198 SLICE_X63Y199 SLICE_X64Y146 SLICE_X64Y147 SLICE_X64Y148 SLICE_X64Y149 SLICE_X64Y150 SLICE_X64Y151 SLICE_X64Y152 SLICE_X64Y153 SLICE_X64Y154 SLICE_X64Y155 SLICE_X64Y156 SLICE_X64Y157 SLICE_X64Y158 SLICE_X64Y159 SLICE_X64Y160 SLICE_X64Y161 SLICE_X64Y162 SLICE_X64Y163 SLICE_X64Y164 SLICE_X64Y165 SLICE_X64Y166 SLICE_X64Y167 SLICE_X64Y168 SLICE_X64Y169 SLICE_X64Y170 SLICE_X64Y171 SLICE_X64Y172 SLICE_X64Y173 SLICE_X64Y174 SLICE_X64Y175 SLICE_X64Y176 SLICE_X64Y177 SLICE_X64Y178 SLICE_X64Y179 SLICE_X64Y180 SLICE_X64Y181 SLICE_X64Y182 SLICE_X64Y183 SLICE_X64Y184 SLICE_X64Y185 SLICE_X64Y186 SLICE_X64Y187 SLICE_X64Y188 SLICE_X64Y189 SLICE_X64Y190 SLICE_X64Y191 SLICE_X64Y192 SLICE_X64Y193 SLICE_X64Y194 SLICE_X64Y195 SLICE_X64Y196 SLICE_X64Y197 SLICE_X64Y198 SLICE_X64Y199 SLICE_X65Y146 SLICE_X65Y147 SLICE_X65Y148 SLICE_X65Y149 SLICE_X65Y150 SLICE_X65Y151 SLICE_X65Y152 SLICE_X65Y153 SLICE_X65Y154 SLICE_X65Y155 SLICE_X65Y156 SLICE_X65Y157 SLICE_X65Y158 SLICE_X65Y159 SLICE_X65Y160 SLICE_X65Y161 SLICE_X65Y162 SLICE_X65Y163 SLICE_X65Y164 SLICE_X65Y165 SLICE_X65Y166 SLICE_X65Y167 SLICE_X65Y168 SLICE_X65Y169 SLICE_X65Y170 SLICE_X65Y171 SLICE_X65Y172 SLICE_X65Y173 SLICE_X65Y174 SLICE_X65Y175 SLICE_X65Y176 SLICE_X65Y177 SLICE_X65Y178 SLICE_X65Y179 SLICE_X65Y180 SLICE_X65Y181 SLICE_X65Y182 SLICE_X65Y183 SLICE_X65Y184 SLICE_X65Y185 SLICE_X65Y186 SLICE_X65Y187 SLICE_X65Y188 SLICE_X65Y189 SLICE_X65Y190 SLICE_X65Y191 SLICE_X65Y192 SLICE_X65Y193 SLICE_X65Y194 SLICE_X65Y195 SLICE_X65Y196 SLICE_X65Y197 SLICE_X65Y198 SLICE_X65Y199 SLICE_X66Y146 SLICE_X66Y147 SLICE_X66Y148 SLICE_X66Y149 SLICE_X66Y175 SLICE_X66Y176 SLICE_X66Y177 SLICE_X66Y178 SLICE_X66Y179 SLICE_X66Y180 SLICE_X66Y181 SLICE_X66Y182 SLICE_X66Y183 SLICE_X66Y184 SLICE_X66Y185 SLICE_X66Y186 SLICE_X66Y187 SLICE_X66Y188 SLICE_X66Y189 SLICE_X66Y190 SLICE_X66Y191 SLICE_X66Y192 SLICE_X66Y193 SLICE_X66Y194 SLICE_X66Y195 SLICE_X66Y196 SLICE_X66Y197 SLICE_X66Y198 SLICE_X66Y199 SLICE_X67Y146 SLICE_X67Y147 SLICE_X67Y148 SLICE_X67Y149 SLICE_X67Y175 SLICE_X67Y176 SLICE_X67Y177 SLICE_X67Y178 SLICE_X67Y179 SLICE_X67Y180 SLICE_X67Y181 SLICE_X67Y182 SLICE_X67Y183 SLICE_X67Y184 SLICE_X67Y185 SLICE_X67Y186 SLICE_X67Y187 SLICE_X67Y188 SLICE_X67Y189 SLICE_X67Y190 SLICE_X67Y191 SLICE_X67Y192 SLICE_X67Y193 SLICE_X67Y194 SLICE_X67Y195 SLICE_X67Y196 SLICE_X67Y197 SLICE_X67Y198 SLICE_X67Y199 SLICE_X68Y146 SLICE_X68Y147 SLICE_X68Y148 SLICE_X68Y149 SLICE_X68Y175 SLICE_X68Y176 SLICE_X68Y177 SLICE_X68Y178 SLICE_X68Y179 SLICE_X68Y180 SLICE_X68Y181 SLICE_X68Y182 SLICE_X68Y183 SLICE_X68Y184 SLICE_X68Y185 SLICE_X68Y186 SLICE_X68Y187 SLICE_X68Y188 SLICE_X68Y189 SLICE_X68Y190 SLICE_X68Y191 SLICE_X68Y192 SLICE_X68Y193 SLICE_X68Y194 SLICE_X68Y195 SLICE_X68Y196 SLICE_X68Y197 SLICE_X68Y198 SLICE_X68Y199 SLICE_X69Y146 SLICE_X69Y147 SLICE_X69Y148 SLICE_X69Y149 SLICE_X69Y175 SLICE_X69Y176 SLICE_X69Y177 SLICE_X69Y178 SLICE_X69Y179 SLICE_X69Y180 SLICE_X69Y181 SLICE_X69Y182 SLICE_X69Y183 SLICE_X69Y184 SLICE_X69Y185 SLICE_X69Y186 SLICE_X69Y187 SLICE_X69Y188 SLICE_X69Y189 SLICE_X69Y190 SLICE_X69Y191 SLICE_X69Y192 SLICE_X69Y193 SLICE_X69Y194 SLICE_X69Y195 SLICE_X69Y196 SLICE_X69Y197 SLICE_X69Y198 SLICE_X69Y199 SLICE_X70Y146 SLICE_X70Y147 SLICE_X70Y148 SLICE_X70Y149 SLICE_X70Y175 SLICE_X70Y176 SLICE_X70Y177 SLICE_X70Y178 SLICE_X70Y179 SLICE_X70Y180 SLICE_X70Y181 SLICE_X70Y182 SLICE_X70Y183 SLICE_X70Y184 SLICE_X70Y185 SLICE_X70Y186 SLICE_X70Y187 SLICE_X70Y188 SLICE_X70Y189 SLICE_X70Y190 SLICE_X70Y191 SLICE_X70Y192 SLICE_X70Y193 SLICE_X70Y194 SLICE_X70Y195 SLICE_X70Y196 SLICE_X70Y197 SLICE_X70Y198 SLICE_X70Y199 SLICE_X71Y146 SLICE_X71Y147 SLICE_X71Y148 SLICE_X71Y149 SLICE_X71Y175 SLICE_X71Y176 SLICE_X71Y177 SLICE_X71Y178 SLICE_X71Y179 SLICE_X71Y180 SLICE_X71Y181 SLICE_X71Y182 SLICE_X71Y183 SLICE_X71Y184 SLICE_X71Y185 SLICE_X71Y186 SLICE_X71Y187 SLICE_X71Y188 SLICE_X71Y189 SLICE_X71Y190 SLICE_X71Y191 SLICE_X71Y192 SLICE_X71Y193 SLICE_X71Y194 SLICE_X71Y195 SLICE_X71Y196 SLICE_X71Y197 SLICE_X71Y198 SLICE_X71Y199 SLICE_X72Y146 SLICE_X72Y147 SLICE_X72Y148 SLICE_X72Y149 SLICE_X72Y150 SLICE_X72Y151 SLICE_X72Y152 SLICE_X72Y153 SLICE_X72Y154 SLICE_X72Y155 SLICE_X72Y156 SLICE_X72Y157 SLICE_X72Y158 SLICE_X72Y159 SLICE_X72Y160 SLICE_X72Y161 SLICE_X72Y162 SLICE_X72Y163 SLICE_X72Y164 SLICE_X72Y165 SLICE_X72Y166 SLICE_X72Y167 SLICE_X72Y168 SLICE_X72Y169 SLICE_X72Y170 SLICE_X72Y171 SLICE_X72Y172 SLICE_X72Y173 SLICE_X72Y174 SLICE_X72Y175 SLICE_X72Y176 SLICE_X72Y177 SLICE_X72Y178 SLICE_X72Y179 SLICE_X72Y180 SLICE_X72Y181 SLICE_X72Y182 SLICE_X72Y183 SLICE_X72Y184 SLICE_X72Y185 SLICE_X72Y186 SLICE_X72Y187 SLICE_X72Y188 SLICE_X72Y189 SLICE_X72Y190 SLICE_X72Y191 SLICE_X72Y192 SLICE_X72Y193 SLICE_X72Y194 SLICE_X72Y195 SLICE_X72Y196 SLICE_X72Y197 SLICE_X72Y198 SLICE_X72Y199 SLICE_X73Y146 SLICE_X73Y147 SLICE_X73Y148 SLICE_X73Y149 SLICE_X73Y150 SLICE_X73Y151 SLICE_X73Y152 SLICE_X73Y153 SLICE_X73Y154 SLICE_X73Y155 SLICE_X73Y156 SLICE_X73Y157 SLICE_X73Y158 SLICE_X73Y159 SLICE_X73Y160 SLICE_X73Y161 SLICE_X73Y162 SLICE_X73Y163 SLICE_X73Y164 SLICE_X73Y165 SLICE_X73Y166 SLICE_X73Y167 SLICE_X73Y168 SLICE_X73Y169 SLICE_X73Y170 SLICE_X73Y171 SLICE_X73Y172 SLICE_X73Y173 SLICE_X73Y174 SLICE_X73Y175 SLICE_X73Y176 SLICE_X73Y177 SLICE_X73Y178 SLICE_X73Y179 SLICE_X73Y180 SLICE_X73Y181 SLICE_X73Y182 SLICE_X73Y183 SLICE_X73Y184 SLICE_X73Y185 SLICE_X73Y186 SLICE_X73Y187 SLICE_X73Y188 SLICE_X73Y189 SLICE_X73Y190 SLICE_X73Y191 SLICE_X73Y192 SLICE_X73Y193 SLICE_X73Y194 SLICE_X73Y195 SLICE_X73Y196 SLICE_X73Y197 SLICE_X73Y198 SLICE_X73Y199 SLICE_X74Y146 SLICE_X74Y147 SLICE_X74Y148 SLICE_X74Y149 SLICE_X74Y150 SLICE_X74Y151 SLICE_X74Y152 SLICE_X74Y153 SLICE_X74Y154 SLICE_X74Y155 SLICE_X74Y156 SLICE_X74Y157 SLICE_X74Y158 SLICE_X74Y159 SLICE_X74Y160 SLICE_X74Y161 SLICE_X74Y162 SLICE_X74Y163 SLICE_X74Y164 SLICE_X74Y165 SLICE_X74Y166 SLICE_X74Y167 SLICE_X74Y168 SLICE_X74Y169 SLICE_X74Y170 SLICE_X74Y171 SLICE_X74Y172 SLICE_X74Y173 SLICE_X74Y174 SLICE_X74Y175 SLICE_X74Y176 SLICE_X74Y177 SLICE_X74Y178 SLICE_X74Y179 SLICE_X74Y180 SLICE_X74Y181 SLICE_X74Y182 SLICE_X74Y183 SLICE_X74Y184 SLICE_X74Y185 SLICE_X74Y186 SLICE_X74Y187 SLICE_X74Y188 SLICE_X74Y189 SLICE_X74Y190 SLICE_X74Y191 SLICE_X74Y192 SLICE_X74Y193 SLICE_X74Y194 SLICE_X74Y195 SLICE_X74Y196 SLICE_X74Y197 SLICE_X74Y198 SLICE_X74Y199 SLICE_X75Y146 SLICE_X75Y147 SLICE_X75Y148 SLICE_X75Y149 SLICE_X75Y150 SLICE_X75Y151 SLICE_X75Y152 SLICE_X75Y153 SLICE_X75Y154 SLICE_X75Y155 SLICE_X75Y156 SLICE_X75Y157 SLICE_X75Y158 SLICE_X75Y159 SLICE_X75Y160 SLICE_X75Y161 SLICE_X75Y162 SLICE_X75Y163 SLICE_X75Y164 SLICE_X75Y165 SLICE_X75Y166 SLICE_X75Y167 SLICE_X75Y168 SLICE_X75Y169 SLICE_X75Y170 SLICE_X75Y171 SLICE_X75Y172 SLICE_X75Y173 SLICE_X75Y174 SLICE_X75Y175 SLICE_X75Y176 SLICE_X75Y177 SLICE_X75Y178 SLICE_X75Y179 SLICE_X75Y180 SLICE_X75Y181 SLICE_X75Y182 SLICE_X75Y183 SLICE_X75Y184 SLICE_X75Y185 SLICE_X75Y186 SLICE_X75Y187 SLICE_X75Y188 SLICE_X75Y189 SLICE_X75Y190 SLICE_X75Y191 SLICE_X75Y192 SLICE_X75Y193 SLICE_X75Y194 SLICE_X75Y195 SLICE_X75Y196 SLICE_X75Y197 SLICE_X75Y198 SLICE_X75Y199 SLICE_X76Y146 SLICE_X76Y147 SLICE_X76Y148 SLICE_X76Y149 SLICE_X76Y150 SLICE_X76Y151 SLICE_X76Y152 SLICE_X76Y153 SLICE_X76Y154 SLICE_X76Y155 SLICE_X76Y156 SLICE_X76Y157 SLICE_X76Y158 SLICE_X76Y159 SLICE_X76Y160 SLICE_X76Y161 SLICE_X76Y162 SLICE_X76Y163 SLICE_X76Y164 SLICE_X76Y165 SLICE_X76Y166 SLICE_X76Y167 SLICE_X76Y168 SLICE_X76Y169 SLICE_X76Y170 SLICE_X76Y171 SLICE_X76Y172 SLICE_X76Y173 SLICE_X76Y174 SLICE_X76Y175 SLICE_X76Y176 SLICE_X76Y177 SLICE_X76Y178 SLICE_X76Y179 SLICE_X76Y180 SLICE_X76Y181 SLICE_X76Y182 SLICE_X76Y183 SLICE_X76Y184 SLICE_X76Y185 SLICE_X76Y186 SLICE_X76Y187 SLICE_X76Y188 SLICE_X76Y189 SLICE_X76Y190 SLICE_X76Y191 SLICE_X76Y192 SLICE_X76Y193 SLICE_X76Y194 SLICE_X76Y195 SLICE_X76Y196 SLICE_X76Y197 SLICE_X76Y198 SLICE_X76Y199 SLICE_X77Y146 SLICE_X77Y147 SLICE_X77Y148 SLICE_X77Y149 SLICE_X77Y150 SLICE_X77Y151 SLICE_X77Y152 SLICE_X77Y153 SLICE_X77Y154 SLICE_X77Y155 SLICE_X77Y156 SLICE_X77Y157 SLICE_X77Y158 SLICE_X77Y159 SLICE_X77Y160 SLICE_X77Y161 SLICE_X77Y162 SLICE_X77Y163 SLICE_X77Y164 SLICE_X77Y165 SLICE_X77Y166 SLICE_X77Y167 SLICE_X77Y168 SLICE_X77Y169 SLICE_X77Y170 SLICE_X77Y171 SLICE_X77Y172 SLICE_X77Y173 SLICE_X77Y174 SLICE_X77Y175 SLICE_X77Y176 SLICE_X77Y177 SLICE_X77Y178 SLICE_X77Y179 SLICE_X77Y180 SLICE_X77Y181 SLICE_X77Y182 SLICE_X77Y183 SLICE_X77Y184 SLICE_X77Y185 SLICE_X77Y186 SLICE_X77Y187 SLICE_X77Y188 SLICE_X77Y189 SLICE_X77Y190 SLICE_X77Y191 SLICE_X77Y192 SLICE_X77Y193 SLICE_X77Y194 SLICE_X77Y195 SLICE_X77Y196 SLICE_X77Y197 SLICE_X77Y198 SLICE_X77Y199 SLICE_X78Y146 SLICE_X78Y147 SLICE_X78Y148 SLICE_X78Y149 SLICE_X78Y150 SLICE_X78Y151 SLICE_X78Y152 SLICE_X78Y153 SLICE_X78Y154 SLICE_X78Y155 SLICE_X78Y156 SLICE_X78Y157 SLICE_X78Y158 SLICE_X78Y159 SLICE_X78Y160 SLICE_X78Y161 SLICE_X78Y162 SLICE_X78Y163 SLICE_X78Y164 SLICE_X78Y165 SLICE_X78Y166 SLICE_X78Y167 SLICE_X78Y168 SLICE_X78Y169 SLICE_X78Y170 SLICE_X78Y171 SLICE_X78Y172 SLICE_X78Y173 SLICE_X78Y174 SLICE_X78Y175 SLICE_X78Y176 SLICE_X78Y177 SLICE_X78Y178 SLICE_X78Y179 SLICE_X78Y180 SLICE_X78Y181 SLICE_X78Y182 SLICE_X78Y183 SLICE_X78Y184 SLICE_X78Y185 SLICE_X78Y186 SLICE_X78Y187 SLICE_X78Y188 SLICE_X78Y189 SLICE_X78Y190 SLICE_X78Y191 SLICE_X78Y192 SLICE_X78Y193 SLICE_X78Y194 SLICE_X78Y195 SLICE_X78Y196 SLICE_X78Y197 SLICE_X78Y198 SLICE_X78Y199 SLICE_X79Y146 SLICE_X79Y147 SLICE_X79Y148 SLICE_X79Y149 SLICE_X79Y150 SLICE_X79Y151 SLICE_X79Y152 SLICE_X79Y153 SLICE_X79Y154 SLICE_X79Y155 SLICE_X79Y156 SLICE_X79Y157 SLICE_X79Y158 SLICE_X79Y159 SLICE_X79Y160 SLICE_X79Y161 SLICE_X79Y162 SLICE_X79Y163 SLICE_X79Y164 SLICE_X79Y165 SLICE_X79Y166 SLICE_X79Y167 SLICE_X79Y168 SLICE_X79Y169 SLICE_X79Y170 SLICE_X79Y171 SLICE_X79Y172 SLICE_X79Y173 SLICE_X79Y174 SLICE_X79Y175 SLICE_X79Y176 SLICE_X79Y177 SLICE_X79Y178 SLICE_X79Y179 SLICE_X79Y180 SLICE_X79Y181 SLICE_X79Y182 SLICE_X79Y183 SLICE_X79Y184 SLICE_X79Y185 SLICE_X79Y186 SLICE_X79Y187 SLICE_X79Y188 SLICE_X79Y189 SLICE_X79Y190 SLICE_X79Y191 SLICE_X79Y192 SLICE_X79Y193 SLICE_X79Y194 SLICE_X79Y195 SLICE_X79Y196 SLICE_X79Y197 SLICE_X79Y198 SLICE_X79Y199 SLICE_X80Y146 SLICE_X80Y147 SLICE_X80Y148 SLICE_X80Y149 SLICE_X80Y150 SLICE_X80Y151 SLICE_X80Y152 SLICE_X80Y153 SLICE_X80Y154 SLICE_X80Y155 SLICE_X80Y156 SLICE_X80Y157 SLICE_X80Y158 SLICE_X80Y159 SLICE_X80Y160 SLICE_X80Y161 SLICE_X80Y162 SLICE_X80Y163 SLICE_X80Y164 SLICE_X80Y165 SLICE_X80Y166 SLICE_X80Y167 SLICE_X80Y168 SLICE_X80Y169 SLICE_X80Y170 SLICE_X80Y171 SLICE_X80Y172 SLICE_X80Y173 SLICE_X80Y174 SLICE_X80Y175 SLICE_X80Y176 SLICE_X80Y177 SLICE_X80Y178 SLICE_X80Y179 SLICE_X80Y180 SLICE_X80Y181 SLICE_X80Y182 SLICE_X80Y183 SLICE_X80Y184 SLICE_X80Y185 SLICE_X80Y186 SLICE_X80Y187 SLICE_X80Y188 SLICE_X80Y189 SLICE_X80Y190 SLICE_X80Y191 SLICE_X80Y192 SLICE_X80Y193 SLICE_X80Y194 SLICE_X80Y195 SLICE_X80Y196 SLICE_X80Y197 SLICE_X80Y198 SLICE_X80Y199 SLICE_X81Y146 SLICE_X81Y147 SLICE_X81Y148 SLICE_X81Y149 SLICE_X81Y150 SLICE_X81Y151 SLICE_X81Y152 SLICE_X81Y153 SLICE_X81Y154 SLICE_X81Y155 SLICE_X81Y156 SLICE_X81Y157 SLICE_X81Y158 SLICE_X81Y159 SLICE_X81Y160 SLICE_X81Y161 SLICE_X81Y162 SLICE_X81Y163 SLICE_X81Y164 SLICE_X81Y165 SLICE_X81Y166 SLICE_X81Y167 SLICE_X81Y168 SLICE_X81Y169 SLICE_X81Y170 SLICE_X81Y171 SLICE_X81Y172 SLICE_X81Y173 SLICE_X81Y174 SLICE_X81Y175 SLICE_X81Y176 SLICE_X81Y177 SLICE_X81Y178 SLICE_X81Y179 SLICE_X81Y180 SLICE_X81Y181 SLICE_X81Y182 SLICE_X81Y183 SLICE_X81Y184 SLICE_X81Y185 SLICE_X81Y186 SLICE_X81Y187 SLICE_X81Y188 SLICE_X81Y189 SLICE_X81Y190 SLICE_X81Y191 SLICE_X81Y192 SLICE_X81Y193 SLICE_X81Y194 SLICE_X81Y195 SLICE_X81Y196 SLICE_X81Y197 SLICE_X81Y198 SLICE_X81Y199 SLICE_X82Y146 SLICE_X82Y147 SLICE_X82Y148 SLICE_X82Y149 SLICE_X83Y146 SLICE_X83Y147 SLICE_X83Y148 SLICE_X83Y149 SLICE_X84Y146 SLICE_X84Y147 SLICE_X84Y148 SLICE_X84Y149 SLICE_X85Y146 SLICE_X85Y147 SLICE_X85Y148 SLICE_X85Y149 SLICE_X86Y146 SLICE_X86Y147 SLICE_X86Y148 SLICE_X86Y149 SLICE_X87Y146 SLICE_X87Y147 SLICE_X87Y148 SLICE_X87Y149 SLICE_X88Y146 SLICE_X88Y147 SLICE_X88Y148 SLICE_X88Y149 SLICE_X89Y146 SLICE_X89Y147 SLICE_X89Y148 SLICE_X89Y149

####################################################
# Cells
FSM_sequential_syncrregs.r[p][0][state][0]_i_1 - 
nets: {FSM_sequential_syncrregs.r[p][0][state][0]_i_1_n_0 FSM_sequential_syncrregs.r[p][0][state][0]_i_1/O}, {apbx/syncrregs.r_reg[p][0][state][1] FSM_sequential_syncrregs.r[p][0][state][0]_i_1/I0}, {apbx/syncrregs.r_reg[p][0][state][0] FSM_sequential_syncrregs.r[p][0][state][0]_i_1/I1}, {ahbi[hready] FSM_sequential_syncrregs.r[p][0][state][0]_i_1/I2}, {ahbi[hsel][1] FSM_sequential_syncrregs.r[p][0][state][0]_i_1/I3}, {ahbi[htrans][1] FSM_sequential_syncrregs.r[p][0][state][0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h10000000, 
LOC: SLICE_X75Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_syncrregs.r[p][0][state][1]_i_1 - 
nets: {FSM_sequential_syncrregs.r[p][0][state][1]_i_1_n_0 FSM_sequential_syncrregs.r[p][0][state][1]_i_1/O}, {apbx/syncrregs.r_reg[p][0][state][1] FSM_sequential_syncrregs.r[p][0][state][1]_i_1/I0}, {apbx/syncrregs.r_reg[p][0][state][0] FSM_sequential_syncrregs.r[p][0][state][1]_i_1/I1}, {rst FSM_sequential_syncrregs.r[p][0][state][1]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X76Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbi[psel][0]_INST_0 - 
nets: {apbi[psel][0] apbi[psel][0]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][0]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][0]_INST_0/I1}, {apbo[0][pconfig][1][1] apbi[psel][0]_INST_0/I2}, {apbo[0][pconfig][1][0] apbi[psel][0]_INST_0/I3}, {apbx/psel[0]213_out apbi[psel][0]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X79Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][0]_INST_0_i_1 - 
nets: {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][0]_INST_0_i_1/O}, {apbi[paddr][17] apbi[psel][0]_INST_0_i_1/I0}, {apbi[paddr][16] apbi[psel][0]_INST_0_i_1/I1}, {apbi[paddr][18] apbi[psel][0]_INST_0_i_1/I2}, {apbi[paddr][19] apbi[psel][0]_INST_0_i_1/I3}, {apbi[psel][0]_INST_0_i_2_n_0 apbi[psel][0]_INST_0_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h00008000, 
LOC: SLICE_X76Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][0]_INST_0_i_2 - 
nets: {apbi[psel][0]_INST_0_i_2_n_0 apbi[psel][0]_INST_0_i_2/O}, {apbi[paddr][14] apbi[psel][0]_INST_0_i_2/I0}, {apbi[paddr][15] apbi[psel][0]_INST_0_i_2/I1}, {apbi[paddr][12] apbi[psel][0]_INST_0_i_2/I2}, {apbi[paddr][13] apbi[psel][0]_INST_0_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h7FFF, 
LOC: SLICE_X76Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

apbi[psel][10]_INST_0 - 
nets: {apbi[psel][10] apbi[psel][10]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][10]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][10]_INST_0/I1}, {apbo[10][pconfig][1][1] apbi[psel][10]_INST_0/I2}, {apbo[10][pconfig][1][0] apbi[psel][10]_INST_0/I3}, {apbx/psel[0]24_out apbi[psel][10]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X76Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][11]_INST_0 - 
nets: {apbi[psel][11] apbi[psel][11]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][11]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][11]_INST_0/I1}, {apbo[11][pconfig][1][1] apbi[psel][11]_INST_0/I2}, {apbo[11][pconfig][1][0] apbi[psel][11]_INST_0/I3}, {apbx/psel[0]23_out apbi[psel][11]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X77Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][12]_INST_0 - 
nets: {apbi[psel][12] apbi[psel][12]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][12]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][12]_INST_0/I1}, {apbo[12][pconfig][1][1] apbi[psel][12]_INST_0/I2}, {apbo[12][pconfig][1][0] apbi[psel][12]_INST_0/I3}, {apbx/psel[0]22_out apbi[psel][12]_INST_0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X76Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][13]_INST_0 - 
nets: {apbi[psel][13] apbi[psel][13]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][13]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][13]_INST_0/I1}, {apbo[13][pconfig][1][1] apbi[psel][13]_INST_0/I2}, {apbo[13][pconfig][1][0] apbi[psel][13]_INST_0/I3}, {apbx/psel[0]21_out apbi[psel][13]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X75Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][14]_INST_0 - 
nets: {apbi[psel][14] apbi[psel][14]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][14]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][14]_INST_0/I1}, {apbo[14][pconfig][1][1] apbi[psel][14]_INST_0/I2}, {apbo[14][pconfig][1][0] apbi[psel][14]_INST_0/I3}, {apbx/psel[0]20_out apbi[psel][14]_INST_0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X78Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][15]_INST_0 - 
nets: {apbi[psel][15] apbi[psel][15]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][15]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][15]_INST_0/I1}, {apbo[15][pconfig][1][1] apbi[psel][15]_INST_0/I2}, {apbo[15][pconfig][1][0] apbi[psel][15]_INST_0/I3}, {apbx/psel[0]2__3 apbi[psel][15]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X75Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][1]_INST_0 - 
nets: {apbi[psel][1] apbi[psel][1]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][1]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][1]_INST_0/I1}, {apbo[1][pconfig][1][1] apbi[psel][1]_INST_0/I2}, {apbo[1][pconfig][1][0] apbi[psel][1]_INST_0/I3}, {apbx/psel[0]214_out apbi[psel][1]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X79Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][2]_INST_0 - 
nets: {apbi[psel][2] apbi[psel][2]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][2]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][2]_INST_0/I1}, {apbo[2][pconfig][1][1] apbi[psel][2]_INST_0/I2}, {apbo[2][pconfig][1][0] apbi[psel][2]_INST_0/I3}, {apbx/psel[0]212_out apbi[psel][2]_INST_0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X78Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][3]_INST_0 - 
nets: {apbi[psel][3] apbi[psel][3]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][3]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][3]_INST_0/I1}, {apbo[3][pconfig][1][1] apbi[psel][3]_INST_0/I2}, {apbo[3][pconfig][1][0] apbi[psel][3]_INST_0/I3}, {apbx/psel[0]211_out apbi[psel][3]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X79Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][4]_INST_0 - 
nets: {apbi[psel][4] apbi[psel][4]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][4]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][4]_INST_0/I1}, {apbo[4][pconfig][1][1] apbi[psel][4]_INST_0/I2}, {apbo[4][pconfig][1][0] apbi[psel][4]_INST_0/I3}, {apbx/psel[0]210_out apbi[psel][4]_INST_0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X75Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][5]_INST_0 - 
nets: {apbi[psel][5] apbi[psel][5]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][5]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][5]_INST_0/I1}, {apbo[5][pconfig][1][1] apbi[psel][5]_INST_0/I2}, {apbo[5][pconfig][1][0] apbi[psel][5]_INST_0/I3}, {apbx/psel[0]29_out apbi[psel][5]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X79Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][6]_INST_0 - 
nets: {apbi[psel][6] apbi[psel][6]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][6]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][6]_INST_0/I1}, {apbo[6][pconfig][1][1] apbi[psel][6]_INST_0/I2}, {apbo[6][pconfig][1][0] apbi[psel][6]_INST_0/I3}, {apbx/psel[0]28_out apbi[psel][6]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X77Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][7]_INST_0 - 
nets: {apbi[psel][7] apbi[psel][7]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][7]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][7]_INST_0/I1}, {apbo[7][pconfig][1][1] apbi[psel][7]_INST_0/I2}, {apbo[7][pconfig][1][0] apbi[psel][7]_INST_0/I3}, {apbx/psel[0]27_out apbi[psel][7]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X77Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][8]_INST_0 - 
nets: {apbi[psel][8] apbi[psel][8]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][8]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][8]_INST_0/I1}, {apbo[8][pconfig][1][1] apbi[psel][8]_INST_0/I2}, {apbo[8][pconfig][1][0] apbi[psel][8]_INST_0/I3}, {apbx/psel[0]26_out apbi[psel][8]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X76Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbi[psel][9]_INST_0 - 
nets: {apbi[psel][9] apbi[psel][9]_INST_0/O}, {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbi[psel][9]_INST_0/I0}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbi[psel][9]_INST_0/I1}, {apbo[9][pconfig][1][1] apbi[psel][9]_INST_0/I2}, {apbo[9][pconfig][1][0] apbi[psel][9]_INST_0/I3}, {apbx/psel[0]25_out apbi[psel][9]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h02000000, 
LOC: SLICE_X75Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

apbx/ - 
nets: {apbx/v[p][0][pwdata] apbx//O}, {apbx/syncrregs.r_reg[p][0][state][1] apbx//I0}, {apbx/syncrregs.r_reg[p][0][state][0] apbx//I1}, {apbi[pwrite] apbx//I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X75Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

apbx/FSM_sequential_syncrregs.r_reg[p][0][state][0] - 
nets: {apbx/syncrregs.r_reg[p][0][state][0] apbx/FSM_sequential_syncrregs.r_reg[p][0][state][0]/Q}, {clk apbx/FSM_sequential_syncrregs.r_reg[p][0][state][0]/C}, {<const1> apbx/FSM_sequential_syncrregs.r_reg[p][0][state][0]/CE}, {FSM_sequential_syncrregs.r[p][0][state][0]_i_1_n_0 apbx/FSM_sequential_syncrregs.r_reg[p][0][state][0]/D}, {syncrregs.r[p][0][hwrite]_i_1_n_0 apbx/FSM_sequential_syncrregs.r_reg[p][0][state][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X75Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/FSM_sequential_syncrregs.r_reg[p][0][state][1] - 
nets: {apbx/syncrregs.r_reg[p][0][state][1] apbx/FSM_sequential_syncrregs.r_reg[p][0][state][1]/Q}, {clk apbx/FSM_sequential_syncrregs.r_reg[p][0][state][1]/C}, {<const1> apbx/FSM_sequential_syncrregs.r_reg[p][0][state][1]/CE}, {FSM_sequential_syncrregs.r[p][0][state][1]_i_1_n_0 apbx/FSM_sequential_syncrregs.r_reg[p][0][state][1]/D}, {<const0> apbx/FSM_sequential_syncrregs.r_reg[p][0][state][1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X76Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/ahbo[hirq][0]_INST_0 - 
nets: {ahbo[hirq][0] apbx/ahbo[hirq][0]_INST_0/O}, {apbo[3][pirq][0] apbx/ahbo[hirq][0]_INST_0/I0}, {apbo[4][pirq][0] apbx/ahbo[hirq][0]_INST_0/I1}, {apbo[2][pirq][0] apbx/ahbo[hirq][0]_INST_0/I2}, {apbo[1][pirq][0] apbx/ahbo[hirq][0]_INST_0/I3}, {apbx/ahbo[hirq][0]_INST_0_i_1_n_0 apbx/ahbo[hirq][0]_INST_0/I4}, {apbx/ahbo[hirq][0]_INST_0_i_2_n_0 apbx/ahbo[hirq][0]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][0]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][0]_INST_0_i_1_n_0 apbx/ahbo[hirq][0]_INST_0_i_1/O}, {apbo[15][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_1/I0}, {apbo[0][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_1/I1}, {apbo[13][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_1/I2}, {apbo[14][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_1/I3}, {apbo[12][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_1/I4}, {apbo[11][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][0]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][0]_INST_0_i_2_n_0 apbx/ahbo[hirq][0]_INST_0_i_2/O}, {apbo[9][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_2/I0}, {apbo[10][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_2/I1}, {apbo[7][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_2/I2}, {apbo[8][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_2/I3}, {apbo[6][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_2/I4}, {apbo[5][pirq][0] apbx/ahbo[hirq][0]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][10]_INST_0 - 
nets: {ahbo[hirq][10] apbx/ahbo[hirq][10]_INST_0/O}, {apbo[3][pirq][10] apbx/ahbo[hirq][10]_INST_0/I0}, {apbo[4][pirq][10] apbx/ahbo[hirq][10]_INST_0/I1}, {apbo[2][pirq][10] apbx/ahbo[hirq][10]_INST_0/I2}, {apbo[1][pirq][10] apbx/ahbo[hirq][10]_INST_0/I3}, {apbx/ahbo[hirq][10]_INST_0_i_1_n_0 apbx/ahbo[hirq][10]_INST_0/I4}, {apbx/ahbo[hirq][10]_INST_0_i_2_n_0 apbx/ahbo[hirq][10]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][10]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][10]_INST_0_i_1_n_0 apbx/ahbo[hirq][10]_INST_0_i_1/O}, {apbo[15][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_1/I0}, {apbo[0][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_1/I1}, {apbo[13][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_1/I2}, {apbo[14][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_1/I3}, {apbo[12][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_1/I4}, {apbo[11][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][10]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][10]_INST_0_i_2_n_0 apbx/ahbo[hirq][10]_INST_0_i_2/O}, {apbo[9][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_2/I0}, {apbo[10][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_2/I1}, {apbo[7][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_2/I2}, {apbo[8][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_2/I3}, {apbo[6][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_2/I4}, {apbo[5][pirq][10] apbx/ahbo[hirq][10]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][11]_INST_0 - 
nets: {ahbo[hirq][11] apbx/ahbo[hirq][11]_INST_0/O}, {apbo[3][pirq][11] apbx/ahbo[hirq][11]_INST_0/I0}, {apbo[4][pirq][11] apbx/ahbo[hirq][11]_INST_0/I1}, {apbo[2][pirq][11] apbx/ahbo[hirq][11]_INST_0/I2}, {apbo[1][pirq][11] apbx/ahbo[hirq][11]_INST_0/I3}, {apbx/ahbo[hirq][11]_INST_0_i_1_n_0 apbx/ahbo[hirq][11]_INST_0/I4}, {apbx/ahbo[hirq][11]_INST_0_i_2_n_0 apbx/ahbo[hirq][11]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][11]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][11]_INST_0_i_1_n_0 apbx/ahbo[hirq][11]_INST_0_i_1/O}, {apbo[15][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_1/I0}, {apbo[0][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_1/I1}, {apbo[13][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_1/I2}, {apbo[14][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_1/I3}, {apbo[12][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_1/I4}, {apbo[11][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][11]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][11]_INST_0_i_2_n_0 apbx/ahbo[hirq][11]_INST_0_i_2/O}, {apbo[9][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_2/I0}, {apbo[10][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_2/I1}, {apbo[7][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_2/I2}, {apbo[8][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_2/I3}, {apbo[6][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_2/I4}, {apbo[5][pirq][11] apbx/ahbo[hirq][11]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][12]_INST_0 - 
nets: {ahbo[hirq][12] apbx/ahbo[hirq][12]_INST_0/O}, {apbo[3][pirq][12] apbx/ahbo[hirq][12]_INST_0/I0}, {apbo[4][pirq][12] apbx/ahbo[hirq][12]_INST_0/I1}, {apbo[2][pirq][12] apbx/ahbo[hirq][12]_INST_0/I2}, {apbo[1][pirq][12] apbx/ahbo[hirq][12]_INST_0/I3}, {apbx/ahbo[hirq][12]_INST_0_i_1_n_0 apbx/ahbo[hirq][12]_INST_0/I4}, {apbx/ahbo[hirq][12]_INST_0_i_2_n_0 apbx/ahbo[hirq][12]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][12]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][12]_INST_0_i_1_n_0 apbx/ahbo[hirq][12]_INST_0_i_1/O}, {apbo[15][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_1/I0}, {apbo[0][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_1/I1}, {apbo[13][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_1/I2}, {apbo[14][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_1/I3}, {apbo[12][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_1/I4}, {apbo[11][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][12]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][12]_INST_0_i_2_n_0 apbx/ahbo[hirq][12]_INST_0_i_2/O}, {apbo[9][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_2/I0}, {apbo[10][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_2/I1}, {apbo[7][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_2/I2}, {apbo[8][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_2/I3}, {apbo[6][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_2/I4}, {apbo[5][pirq][12] apbx/ahbo[hirq][12]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][13]_INST_0 - 
nets: {ahbo[hirq][13] apbx/ahbo[hirq][13]_INST_0/O}, {apbo[3][pirq][13] apbx/ahbo[hirq][13]_INST_0/I0}, {apbo[4][pirq][13] apbx/ahbo[hirq][13]_INST_0/I1}, {apbo[2][pirq][13] apbx/ahbo[hirq][13]_INST_0/I2}, {apbo[1][pirq][13] apbx/ahbo[hirq][13]_INST_0/I3}, {apbx/ahbo[hirq][13]_INST_0_i_1_n_0 apbx/ahbo[hirq][13]_INST_0/I4}, {apbx/ahbo[hirq][13]_INST_0_i_2_n_0 apbx/ahbo[hirq][13]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][13]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][13]_INST_0_i_1_n_0 apbx/ahbo[hirq][13]_INST_0_i_1/O}, {apbo[15][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_1/I0}, {apbo[0][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_1/I1}, {apbo[13][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_1/I2}, {apbo[14][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_1/I3}, {apbo[12][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_1/I4}, {apbo[11][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][13]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][13]_INST_0_i_2_n_0 apbx/ahbo[hirq][13]_INST_0_i_2/O}, {apbo[9][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_2/I0}, {apbo[10][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_2/I1}, {apbo[7][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_2/I2}, {apbo[8][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_2/I3}, {apbo[6][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_2/I4}, {apbo[5][pirq][13] apbx/ahbo[hirq][13]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][14]_INST_0 - 
nets: {ahbo[hirq][14] apbx/ahbo[hirq][14]_INST_0/O}, {apbo[3][pirq][14] apbx/ahbo[hirq][14]_INST_0/I0}, {apbo[4][pirq][14] apbx/ahbo[hirq][14]_INST_0/I1}, {apbo[2][pirq][14] apbx/ahbo[hirq][14]_INST_0/I2}, {apbo[1][pirq][14] apbx/ahbo[hirq][14]_INST_0/I3}, {apbx/ahbo[hirq][14]_INST_0_i_1_n_0 apbx/ahbo[hirq][14]_INST_0/I4}, {apbx/ahbo[hirq][14]_INST_0_i_2_n_0 apbx/ahbo[hirq][14]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][14]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][14]_INST_0_i_1_n_0 apbx/ahbo[hirq][14]_INST_0_i_1/O}, {apbo[15][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_1/I0}, {apbo[0][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_1/I1}, {apbo[13][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_1/I2}, {apbo[14][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_1/I3}, {apbo[12][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_1/I4}, {apbo[11][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][14]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][14]_INST_0_i_2_n_0 apbx/ahbo[hirq][14]_INST_0_i_2/O}, {apbo[9][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_2/I0}, {apbo[10][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_2/I1}, {apbo[7][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_2/I2}, {apbo[8][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_2/I3}, {apbo[6][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_2/I4}, {apbo[5][pirq][14] apbx/ahbo[hirq][14]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][15]_INST_0 - 
nets: {ahbo[hirq][15] apbx/ahbo[hirq][15]_INST_0/O}, {apbo[3][pirq][15] apbx/ahbo[hirq][15]_INST_0/I0}, {apbo[4][pirq][15] apbx/ahbo[hirq][15]_INST_0/I1}, {apbo[2][pirq][15] apbx/ahbo[hirq][15]_INST_0/I2}, {apbo[1][pirq][15] apbx/ahbo[hirq][15]_INST_0/I3}, {apbx/ahbo[hirq][15]_INST_0_i_1_n_0 apbx/ahbo[hirq][15]_INST_0/I4}, {apbx/ahbo[hirq][15]_INST_0_i_2_n_0 apbx/ahbo[hirq][15]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][15]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][15]_INST_0_i_1_n_0 apbx/ahbo[hirq][15]_INST_0_i_1/O}, {apbo[15][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_1/I0}, {apbo[0][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_1/I1}, {apbo[13][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_1/I2}, {apbo[14][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_1/I3}, {apbo[12][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_1/I4}, {apbo[11][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][15]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][15]_INST_0_i_2_n_0 apbx/ahbo[hirq][15]_INST_0_i_2/O}, {apbo[9][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_2/I0}, {apbo[10][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_2/I1}, {apbo[7][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_2/I2}, {apbo[8][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_2/I3}, {apbo[6][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_2/I4}, {apbo[5][pirq][15] apbx/ahbo[hirq][15]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][16]_INST_0 - 
nets: {ahbo[hirq][16] apbx/ahbo[hirq][16]_INST_0/O}, {apbo[3][pirq][16] apbx/ahbo[hirq][16]_INST_0/I0}, {apbo[4][pirq][16] apbx/ahbo[hirq][16]_INST_0/I1}, {apbo[2][pirq][16] apbx/ahbo[hirq][16]_INST_0/I2}, {apbo[1][pirq][16] apbx/ahbo[hirq][16]_INST_0/I3}, {apbx/ahbo[hirq][16]_INST_0_i_1_n_0 apbx/ahbo[hirq][16]_INST_0/I4}, {apbx/ahbo[hirq][16]_INST_0_i_2_n_0 apbx/ahbo[hirq][16]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][16]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][16]_INST_0_i_1_n_0 apbx/ahbo[hirq][16]_INST_0_i_1/O}, {apbo[15][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_1/I0}, {apbo[0][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_1/I1}, {apbo[13][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_1/I2}, {apbo[14][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_1/I3}, {apbo[12][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_1/I4}, {apbo[11][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][16]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][16]_INST_0_i_2_n_0 apbx/ahbo[hirq][16]_INST_0_i_2/O}, {apbo[9][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_2/I0}, {apbo[10][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_2/I1}, {apbo[7][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_2/I2}, {apbo[8][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_2/I3}, {apbo[6][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_2/I4}, {apbo[5][pirq][16] apbx/ahbo[hirq][16]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][17]_INST_0 - 
nets: {ahbo[hirq][17] apbx/ahbo[hirq][17]_INST_0/O}, {apbo[3][pirq][17] apbx/ahbo[hirq][17]_INST_0/I0}, {apbo[4][pirq][17] apbx/ahbo[hirq][17]_INST_0/I1}, {apbo[2][pirq][17] apbx/ahbo[hirq][17]_INST_0/I2}, {apbo[1][pirq][17] apbx/ahbo[hirq][17]_INST_0/I3}, {apbx/ahbo[hirq][17]_INST_0_i_1_n_0 apbx/ahbo[hirq][17]_INST_0/I4}, {apbx/ahbo[hirq][17]_INST_0_i_2_n_0 apbx/ahbo[hirq][17]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][17]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][17]_INST_0_i_1_n_0 apbx/ahbo[hirq][17]_INST_0_i_1/O}, {apbo[15][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_1/I0}, {apbo[0][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_1/I1}, {apbo[13][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_1/I2}, {apbo[14][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_1/I3}, {apbo[12][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_1/I4}, {apbo[11][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][17]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][17]_INST_0_i_2_n_0 apbx/ahbo[hirq][17]_INST_0_i_2/O}, {apbo[9][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_2/I0}, {apbo[10][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_2/I1}, {apbo[7][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_2/I2}, {apbo[8][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_2/I3}, {apbo[6][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_2/I4}, {apbo[5][pirq][17] apbx/ahbo[hirq][17]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][18]_INST_0 - 
nets: {ahbo[hirq][18] apbx/ahbo[hirq][18]_INST_0/O}, {apbo[3][pirq][18] apbx/ahbo[hirq][18]_INST_0/I0}, {apbo[4][pirq][18] apbx/ahbo[hirq][18]_INST_0/I1}, {apbo[2][pirq][18] apbx/ahbo[hirq][18]_INST_0/I2}, {apbo[1][pirq][18] apbx/ahbo[hirq][18]_INST_0/I3}, {apbx/ahbo[hirq][18]_INST_0_i_1_n_0 apbx/ahbo[hirq][18]_INST_0/I4}, {apbx/ahbo[hirq][18]_INST_0_i_2_n_0 apbx/ahbo[hirq][18]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][18]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][18]_INST_0_i_1_n_0 apbx/ahbo[hirq][18]_INST_0_i_1/O}, {apbo[15][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_1/I0}, {apbo[0][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_1/I1}, {apbo[13][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_1/I2}, {apbo[14][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_1/I3}, {apbo[12][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_1/I4}, {apbo[11][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][18]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][18]_INST_0_i_2_n_0 apbx/ahbo[hirq][18]_INST_0_i_2/O}, {apbo[9][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_2/I0}, {apbo[10][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_2/I1}, {apbo[7][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_2/I2}, {apbo[8][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_2/I3}, {apbo[6][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_2/I4}, {apbo[5][pirq][18] apbx/ahbo[hirq][18]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][19]_INST_0 - 
nets: {ahbo[hirq][19] apbx/ahbo[hirq][19]_INST_0/O}, {apbo[3][pirq][19] apbx/ahbo[hirq][19]_INST_0/I0}, {apbo[4][pirq][19] apbx/ahbo[hirq][19]_INST_0/I1}, {apbo[2][pirq][19] apbx/ahbo[hirq][19]_INST_0/I2}, {apbo[1][pirq][19] apbx/ahbo[hirq][19]_INST_0/I3}, {apbx/ahbo[hirq][19]_INST_0_i_1_n_0 apbx/ahbo[hirq][19]_INST_0/I4}, {apbx/ahbo[hirq][19]_INST_0_i_2_n_0 apbx/ahbo[hirq][19]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][19]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][19]_INST_0_i_1_n_0 apbx/ahbo[hirq][19]_INST_0_i_1/O}, {apbo[15][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_1/I0}, {apbo[0][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_1/I1}, {apbo[13][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_1/I2}, {apbo[14][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_1/I3}, {apbo[12][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_1/I4}, {apbo[11][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][19]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][19]_INST_0_i_2_n_0 apbx/ahbo[hirq][19]_INST_0_i_2/O}, {apbo[9][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_2/I0}, {apbo[10][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_2/I1}, {apbo[7][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_2/I2}, {apbo[8][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_2/I3}, {apbo[6][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_2/I4}, {apbo[5][pirq][19] apbx/ahbo[hirq][19]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][1]_INST_0 - 
nets: {ahbo[hirq][1] apbx/ahbo[hirq][1]_INST_0/O}, {apbo[3][pirq][1] apbx/ahbo[hirq][1]_INST_0/I0}, {apbo[4][pirq][1] apbx/ahbo[hirq][1]_INST_0/I1}, {apbo[2][pirq][1] apbx/ahbo[hirq][1]_INST_0/I2}, {apbo[1][pirq][1] apbx/ahbo[hirq][1]_INST_0/I3}, {apbx/ahbo[hirq][1]_INST_0_i_1_n_0 apbx/ahbo[hirq][1]_INST_0/I4}, {apbx/ahbo[hirq][1]_INST_0_i_2_n_0 apbx/ahbo[hirq][1]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][1]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][1]_INST_0_i_1_n_0 apbx/ahbo[hirq][1]_INST_0_i_1/O}, {apbo[15][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_1/I0}, {apbo[0][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_1/I1}, {apbo[13][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_1/I2}, {apbo[14][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_1/I3}, {apbo[12][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_1/I4}, {apbo[11][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][1]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][1]_INST_0_i_2_n_0 apbx/ahbo[hirq][1]_INST_0_i_2/O}, {apbo[9][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_2/I0}, {apbo[10][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_2/I1}, {apbo[7][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_2/I2}, {apbo[8][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_2/I3}, {apbo[6][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_2/I4}, {apbo[5][pirq][1] apbx/ahbo[hirq][1]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][20]_INST_0 - 
nets: {ahbo[hirq][20] apbx/ahbo[hirq][20]_INST_0/O}, {apbo[3][pirq][20] apbx/ahbo[hirq][20]_INST_0/I0}, {apbo[4][pirq][20] apbx/ahbo[hirq][20]_INST_0/I1}, {apbo[2][pirq][20] apbx/ahbo[hirq][20]_INST_0/I2}, {apbo[1][pirq][20] apbx/ahbo[hirq][20]_INST_0/I3}, {apbx/ahbo[hirq][20]_INST_0_i_1_n_0 apbx/ahbo[hirq][20]_INST_0/I4}, {apbx/ahbo[hirq][20]_INST_0_i_2_n_0 apbx/ahbo[hirq][20]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][20]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][20]_INST_0_i_1_n_0 apbx/ahbo[hirq][20]_INST_0_i_1/O}, {apbo[15][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_1/I0}, {apbo[0][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_1/I1}, {apbo[13][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_1/I2}, {apbo[14][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_1/I3}, {apbo[12][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_1/I4}, {apbo[11][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][20]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][20]_INST_0_i_2_n_0 apbx/ahbo[hirq][20]_INST_0_i_2/O}, {apbo[9][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_2/I0}, {apbo[10][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_2/I1}, {apbo[7][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_2/I2}, {apbo[8][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_2/I3}, {apbo[6][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_2/I4}, {apbo[5][pirq][20] apbx/ahbo[hirq][20]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][21]_INST_0 - 
nets: {ahbo[hirq][21] apbx/ahbo[hirq][21]_INST_0/O}, {apbo[3][pirq][21] apbx/ahbo[hirq][21]_INST_0/I0}, {apbo[4][pirq][21] apbx/ahbo[hirq][21]_INST_0/I1}, {apbo[2][pirq][21] apbx/ahbo[hirq][21]_INST_0/I2}, {apbo[1][pirq][21] apbx/ahbo[hirq][21]_INST_0/I3}, {apbx/ahbo[hirq][21]_INST_0_i_1_n_0 apbx/ahbo[hirq][21]_INST_0/I4}, {apbx/ahbo[hirq][21]_INST_0_i_2_n_0 apbx/ahbo[hirq][21]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][21]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][21]_INST_0_i_1_n_0 apbx/ahbo[hirq][21]_INST_0_i_1/O}, {apbo[15][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_1/I0}, {apbo[0][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_1/I1}, {apbo[13][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_1/I2}, {apbo[14][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_1/I3}, {apbo[12][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_1/I4}, {apbo[11][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][21]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][21]_INST_0_i_2_n_0 apbx/ahbo[hirq][21]_INST_0_i_2/O}, {apbo[9][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_2/I0}, {apbo[10][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_2/I1}, {apbo[7][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_2/I2}, {apbo[8][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_2/I3}, {apbo[6][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_2/I4}, {apbo[5][pirq][21] apbx/ahbo[hirq][21]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][22]_INST_0 - 
nets: {ahbo[hirq][22] apbx/ahbo[hirq][22]_INST_0/O}, {apbo[3][pirq][22] apbx/ahbo[hirq][22]_INST_0/I0}, {apbo[4][pirq][22] apbx/ahbo[hirq][22]_INST_0/I1}, {apbo[2][pirq][22] apbx/ahbo[hirq][22]_INST_0/I2}, {apbo[1][pirq][22] apbx/ahbo[hirq][22]_INST_0/I3}, {apbx/ahbo[hirq][22]_INST_0_i_1_n_0 apbx/ahbo[hirq][22]_INST_0/I4}, {apbx/ahbo[hirq][22]_INST_0_i_2_n_0 apbx/ahbo[hirq][22]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][22]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][22]_INST_0_i_1_n_0 apbx/ahbo[hirq][22]_INST_0_i_1/O}, {apbo[15][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_1/I0}, {apbo[0][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_1/I1}, {apbo[13][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_1/I2}, {apbo[14][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_1/I3}, {apbo[12][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_1/I4}, {apbo[11][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][22]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][22]_INST_0_i_2_n_0 apbx/ahbo[hirq][22]_INST_0_i_2/O}, {apbo[9][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_2/I0}, {apbo[10][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_2/I1}, {apbo[7][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_2/I2}, {apbo[8][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_2/I3}, {apbo[6][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_2/I4}, {apbo[5][pirq][22] apbx/ahbo[hirq][22]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][23]_INST_0 - 
nets: {ahbo[hirq][23] apbx/ahbo[hirq][23]_INST_0/O}, {apbo[3][pirq][23] apbx/ahbo[hirq][23]_INST_0/I0}, {apbo[4][pirq][23] apbx/ahbo[hirq][23]_INST_0/I1}, {apbo[2][pirq][23] apbx/ahbo[hirq][23]_INST_0/I2}, {apbo[1][pirq][23] apbx/ahbo[hirq][23]_INST_0/I3}, {apbx/ahbo[hirq][23]_INST_0_i_1_n_0 apbx/ahbo[hirq][23]_INST_0/I4}, {apbx/ahbo[hirq][23]_INST_0_i_2_n_0 apbx/ahbo[hirq][23]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][23]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][23]_INST_0_i_1_n_0 apbx/ahbo[hirq][23]_INST_0_i_1/O}, {apbo[15][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_1/I0}, {apbo[0][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_1/I1}, {apbo[13][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_1/I2}, {apbo[14][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_1/I3}, {apbo[12][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_1/I4}, {apbo[11][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][23]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][23]_INST_0_i_2_n_0 apbx/ahbo[hirq][23]_INST_0_i_2/O}, {apbo[9][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_2/I0}, {apbo[10][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_2/I1}, {apbo[7][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_2/I2}, {apbo[8][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_2/I3}, {apbo[6][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_2/I4}, {apbo[5][pirq][23] apbx/ahbo[hirq][23]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][24]_INST_0 - 
nets: {ahbo[hirq][24] apbx/ahbo[hirq][24]_INST_0/O}, {apbo[3][pirq][24] apbx/ahbo[hirq][24]_INST_0/I0}, {apbo[4][pirq][24] apbx/ahbo[hirq][24]_INST_0/I1}, {apbo[2][pirq][24] apbx/ahbo[hirq][24]_INST_0/I2}, {apbo[1][pirq][24] apbx/ahbo[hirq][24]_INST_0/I3}, {apbx/ahbo[hirq][24]_INST_0_i_1_n_0 apbx/ahbo[hirq][24]_INST_0/I4}, {apbx/ahbo[hirq][24]_INST_0_i_2_n_0 apbx/ahbo[hirq][24]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][24]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][24]_INST_0_i_1_n_0 apbx/ahbo[hirq][24]_INST_0_i_1/O}, {apbo[15][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_1/I0}, {apbo[0][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_1/I1}, {apbo[13][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_1/I2}, {apbo[14][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_1/I3}, {apbo[12][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_1/I4}, {apbo[11][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][24]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][24]_INST_0_i_2_n_0 apbx/ahbo[hirq][24]_INST_0_i_2/O}, {apbo[9][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_2/I0}, {apbo[10][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_2/I1}, {apbo[7][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_2/I2}, {apbo[8][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_2/I3}, {apbo[6][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_2/I4}, {apbo[5][pirq][24] apbx/ahbo[hirq][24]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][25]_INST_0 - 
nets: {ahbo[hirq][25] apbx/ahbo[hirq][25]_INST_0/O}, {apbo[3][pirq][25] apbx/ahbo[hirq][25]_INST_0/I0}, {apbo[4][pirq][25] apbx/ahbo[hirq][25]_INST_0/I1}, {apbo[2][pirq][25] apbx/ahbo[hirq][25]_INST_0/I2}, {apbo[1][pirq][25] apbx/ahbo[hirq][25]_INST_0/I3}, {apbx/ahbo[hirq][25]_INST_0_i_1_n_0 apbx/ahbo[hirq][25]_INST_0/I4}, {apbx/ahbo[hirq][25]_INST_0_i_2_n_0 apbx/ahbo[hirq][25]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][25]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][25]_INST_0_i_1_n_0 apbx/ahbo[hirq][25]_INST_0_i_1/O}, {apbo[15][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_1/I0}, {apbo[0][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_1/I1}, {apbo[13][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_1/I2}, {apbo[14][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_1/I3}, {apbo[12][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_1/I4}, {apbo[11][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][25]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][25]_INST_0_i_2_n_0 apbx/ahbo[hirq][25]_INST_0_i_2/O}, {apbo[9][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_2/I0}, {apbo[10][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_2/I1}, {apbo[7][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_2/I2}, {apbo[8][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_2/I3}, {apbo[6][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_2/I4}, {apbo[5][pirq][25] apbx/ahbo[hirq][25]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][26]_INST_0 - 
nets: {ahbo[hirq][26] apbx/ahbo[hirq][26]_INST_0/O}, {apbo[3][pirq][26] apbx/ahbo[hirq][26]_INST_0/I0}, {apbo[4][pirq][26] apbx/ahbo[hirq][26]_INST_0/I1}, {apbo[2][pirq][26] apbx/ahbo[hirq][26]_INST_0/I2}, {apbo[1][pirq][26] apbx/ahbo[hirq][26]_INST_0/I3}, {apbx/ahbo[hirq][26]_INST_0_i_1_n_0 apbx/ahbo[hirq][26]_INST_0/I4}, {apbx/ahbo[hirq][26]_INST_0_i_2_n_0 apbx/ahbo[hirq][26]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][26]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][26]_INST_0_i_1_n_0 apbx/ahbo[hirq][26]_INST_0_i_1/O}, {apbo[15][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_1/I0}, {apbo[0][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_1/I1}, {apbo[13][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_1/I2}, {apbo[14][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_1/I3}, {apbo[12][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_1/I4}, {apbo[11][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][26]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][26]_INST_0_i_2_n_0 apbx/ahbo[hirq][26]_INST_0_i_2/O}, {apbo[9][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_2/I0}, {apbo[10][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_2/I1}, {apbo[7][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_2/I2}, {apbo[8][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_2/I3}, {apbo[6][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_2/I4}, {apbo[5][pirq][26] apbx/ahbo[hirq][26]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][27]_INST_0 - 
nets: {ahbo[hirq][27] apbx/ahbo[hirq][27]_INST_0/O}, {apbo[3][pirq][27] apbx/ahbo[hirq][27]_INST_0/I0}, {apbo[4][pirq][27] apbx/ahbo[hirq][27]_INST_0/I1}, {apbo[2][pirq][27] apbx/ahbo[hirq][27]_INST_0/I2}, {apbo[1][pirq][27] apbx/ahbo[hirq][27]_INST_0/I3}, {apbx/ahbo[hirq][27]_INST_0_i_1_n_0 apbx/ahbo[hirq][27]_INST_0/I4}, {apbx/ahbo[hirq][27]_INST_0_i_2_n_0 apbx/ahbo[hirq][27]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][27]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][27]_INST_0_i_1_n_0 apbx/ahbo[hirq][27]_INST_0_i_1/O}, {apbo[15][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_1/I0}, {apbo[0][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_1/I1}, {apbo[13][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_1/I2}, {apbo[14][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_1/I3}, {apbo[12][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_1/I4}, {apbo[11][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][27]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][27]_INST_0_i_2_n_0 apbx/ahbo[hirq][27]_INST_0_i_2/O}, {apbo[9][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_2/I0}, {apbo[10][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_2/I1}, {apbo[7][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_2/I2}, {apbo[8][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_2/I3}, {apbo[6][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_2/I4}, {apbo[5][pirq][27] apbx/ahbo[hirq][27]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][28]_INST_0 - 
nets: {ahbo[hirq][28] apbx/ahbo[hirq][28]_INST_0/O}, {apbo[3][pirq][28] apbx/ahbo[hirq][28]_INST_0/I0}, {apbo[4][pirq][28] apbx/ahbo[hirq][28]_INST_0/I1}, {apbo[2][pirq][28] apbx/ahbo[hirq][28]_INST_0/I2}, {apbo[1][pirq][28] apbx/ahbo[hirq][28]_INST_0/I3}, {apbx/ahbo[hirq][28]_INST_0_i_1_n_0 apbx/ahbo[hirq][28]_INST_0/I4}, {apbx/ahbo[hirq][28]_INST_0_i_2_n_0 apbx/ahbo[hirq][28]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][28]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][28]_INST_0_i_1_n_0 apbx/ahbo[hirq][28]_INST_0_i_1/O}, {apbo[15][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_1/I0}, {apbo[0][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_1/I1}, {apbo[13][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_1/I2}, {apbo[14][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_1/I3}, {apbo[12][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_1/I4}, {apbo[11][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][28]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][28]_INST_0_i_2_n_0 apbx/ahbo[hirq][28]_INST_0_i_2/O}, {apbo[9][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_2/I0}, {apbo[10][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_2/I1}, {apbo[7][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_2/I2}, {apbo[8][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_2/I3}, {apbo[6][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_2/I4}, {apbo[5][pirq][28] apbx/ahbo[hirq][28]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][29]_INST_0 - 
nets: {ahbo[hirq][29] apbx/ahbo[hirq][29]_INST_0/O}, {apbo[3][pirq][29] apbx/ahbo[hirq][29]_INST_0/I0}, {apbo[4][pirq][29] apbx/ahbo[hirq][29]_INST_0/I1}, {apbo[2][pirq][29] apbx/ahbo[hirq][29]_INST_0/I2}, {apbo[1][pirq][29] apbx/ahbo[hirq][29]_INST_0/I3}, {apbx/ahbo[hirq][29]_INST_0_i_1_n_0 apbx/ahbo[hirq][29]_INST_0/I4}, {apbx/ahbo[hirq][29]_INST_0_i_2_n_0 apbx/ahbo[hirq][29]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][29]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][29]_INST_0_i_1_n_0 apbx/ahbo[hirq][29]_INST_0_i_1/O}, {apbo[15][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_1/I0}, {apbo[0][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_1/I1}, {apbo[13][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_1/I2}, {apbo[14][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_1/I3}, {apbo[12][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_1/I4}, {apbo[11][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][29]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][29]_INST_0_i_2_n_0 apbx/ahbo[hirq][29]_INST_0_i_2/O}, {apbo[9][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_2/I0}, {apbo[10][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_2/I1}, {apbo[7][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_2/I2}, {apbo[8][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_2/I3}, {apbo[6][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_2/I4}, {apbo[5][pirq][29] apbx/ahbo[hirq][29]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][2]_INST_0 - 
nets: {ahbo[hirq][2] apbx/ahbo[hirq][2]_INST_0/O}, {apbo[3][pirq][2] apbx/ahbo[hirq][2]_INST_0/I0}, {apbo[4][pirq][2] apbx/ahbo[hirq][2]_INST_0/I1}, {apbo[2][pirq][2] apbx/ahbo[hirq][2]_INST_0/I2}, {apbo[1][pirq][2] apbx/ahbo[hirq][2]_INST_0/I3}, {apbx/ahbo[hirq][2]_INST_0_i_1_n_0 apbx/ahbo[hirq][2]_INST_0/I4}, {apbx/ahbo[hirq][2]_INST_0_i_2_n_0 apbx/ahbo[hirq][2]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][2]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][2]_INST_0_i_1_n_0 apbx/ahbo[hirq][2]_INST_0_i_1/O}, {apbo[15][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_1/I0}, {apbo[0][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_1/I1}, {apbo[13][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_1/I2}, {apbo[14][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_1/I3}, {apbo[12][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_1/I4}, {apbo[11][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][2]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][2]_INST_0_i_2_n_0 apbx/ahbo[hirq][2]_INST_0_i_2/O}, {apbo[9][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_2/I0}, {apbo[10][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_2/I1}, {apbo[7][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_2/I2}, {apbo[8][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_2/I3}, {apbo[6][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_2/I4}, {apbo[5][pirq][2] apbx/ahbo[hirq][2]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][30]_INST_0 - 
nets: {ahbo[hirq][30] apbx/ahbo[hirq][30]_INST_0/O}, {apbo[3][pirq][30] apbx/ahbo[hirq][30]_INST_0/I0}, {apbo[4][pirq][30] apbx/ahbo[hirq][30]_INST_0/I1}, {apbo[2][pirq][30] apbx/ahbo[hirq][30]_INST_0/I2}, {apbo[1][pirq][30] apbx/ahbo[hirq][30]_INST_0/I3}, {apbx/ahbo[hirq][30]_INST_0_i_1_n_0 apbx/ahbo[hirq][30]_INST_0/I4}, {apbx/ahbo[hirq][30]_INST_0_i_2_n_0 apbx/ahbo[hirq][30]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][30]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][30]_INST_0_i_1_n_0 apbx/ahbo[hirq][30]_INST_0_i_1/O}, {apbo[15][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_1/I0}, {apbo[0][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_1/I1}, {apbo[13][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_1/I2}, {apbo[14][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_1/I3}, {apbo[12][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_1/I4}, {apbo[11][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][30]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][30]_INST_0_i_2_n_0 apbx/ahbo[hirq][30]_INST_0_i_2/O}, {apbo[9][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_2/I0}, {apbo[10][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_2/I1}, {apbo[7][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_2/I2}, {apbo[8][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_2/I3}, {apbo[6][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_2/I4}, {apbo[5][pirq][30] apbx/ahbo[hirq][30]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][31]_INST_0 - 
nets: {ahbo[hirq][31] apbx/ahbo[hirq][31]_INST_0/O}, {apbo[3][pirq][31] apbx/ahbo[hirq][31]_INST_0/I0}, {apbo[4][pirq][31] apbx/ahbo[hirq][31]_INST_0/I1}, {apbo[2][pirq][31] apbx/ahbo[hirq][31]_INST_0/I2}, {apbo[1][pirq][31] apbx/ahbo[hirq][31]_INST_0/I3}, {apbx/ahbo[hirq][31]_INST_0_i_1_n_0 apbx/ahbo[hirq][31]_INST_0/I4}, {apbx/ahbo[hirq][31]_INST_0_i_2_n_0 apbx/ahbo[hirq][31]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][31]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][31]_INST_0_i_1_n_0 apbx/ahbo[hirq][31]_INST_0_i_1/O}, {apbo[15][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_1/I0}, {apbo[0][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_1/I1}, {apbo[13][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_1/I2}, {apbo[14][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_1/I3}, {apbo[12][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_1/I4}, {apbo[11][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][31]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][31]_INST_0_i_2_n_0 apbx/ahbo[hirq][31]_INST_0_i_2/O}, {apbo[9][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_2/I0}, {apbo[10][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_2/I1}, {apbo[7][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_2/I2}, {apbo[8][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_2/I3}, {apbo[6][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_2/I4}, {apbo[5][pirq][31] apbx/ahbo[hirq][31]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][3]_INST_0 - 
nets: {ahbo[hirq][3] apbx/ahbo[hirq][3]_INST_0/O}, {apbo[3][pirq][3] apbx/ahbo[hirq][3]_INST_0/I0}, {apbo[4][pirq][3] apbx/ahbo[hirq][3]_INST_0/I1}, {apbo[2][pirq][3] apbx/ahbo[hirq][3]_INST_0/I2}, {apbo[1][pirq][3] apbx/ahbo[hirq][3]_INST_0/I3}, {apbx/ahbo[hirq][3]_INST_0_i_1_n_0 apbx/ahbo[hirq][3]_INST_0/I4}, {apbx/ahbo[hirq][3]_INST_0_i_2_n_0 apbx/ahbo[hirq][3]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][3]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][3]_INST_0_i_1_n_0 apbx/ahbo[hirq][3]_INST_0_i_1/O}, {apbo[15][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_1/I0}, {apbo[0][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_1/I1}, {apbo[13][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_1/I2}, {apbo[14][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_1/I3}, {apbo[12][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_1/I4}, {apbo[11][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][3]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][3]_INST_0_i_2_n_0 apbx/ahbo[hirq][3]_INST_0_i_2/O}, {apbo[9][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_2/I0}, {apbo[10][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_2/I1}, {apbo[7][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_2/I2}, {apbo[8][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_2/I3}, {apbo[6][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_2/I4}, {apbo[5][pirq][3] apbx/ahbo[hirq][3]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][4]_INST_0 - 
nets: {ahbo[hirq][4] apbx/ahbo[hirq][4]_INST_0/O}, {apbo[3][pirq][4] apbx/ahbo[hirq][4]_INST_0/I0}, {apbo[4][pirq][4] apbx/ahbo[hirq][4]_INST_0/I1}, {apbo[2][pirq][4] apbx/ahbo[hirq][4]_INST_0/I2}, {apbo[1][pirq][4] apbx/ahbo[hirq][4]_INST_0/I3}, {apbx/ahbo[hirq][4]_INST_0_i_1_n_0 apbx/ahbo[hirq][4]_INST_0/I4}, {apbx/ahbo[hirq][4]_INST_0_i_2_n_0 apbx/ahbo[hirq][4]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][4]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][4]_INST_0_i_1_n_0 apbx/ahbo[hirq][4]_INST_0_i_1/O}, {apbo[15][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_1/I0}, {apbo[0][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_1/I1}, {apbo[13][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_1/I2}, {apbo[14][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_1/I3}, {apbo[12][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_1/I4}, {apbo[11][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][4]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][4]_INST_0_i_2_n_0 apbx/ahbo[hirq][4]_INST_0_i_2/O}, {apbo[9][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_2/I0}, {apbo[10][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_2/I1}, {apbo[7][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_2/I2}, {apbo[8][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_2/I3}, {apbo[6][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_2/I4}, {apbo[5][pirq][4] apbx/ahbo[hirq][4]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][5]_INST_0 - 
nets: {ahbo[hirq][5] apbx/ahbo[hirq][5]_INST_0/O}, {apbo[3][pirq][5] apbx/ahbo[hirq][5]_INST_0/I0}, {apbo[4][pirq][5] apbx/ahbo[hirq][5]_INST_0/I1}, {apbo[2][pirq][5] apbx/ahbo[hirq][5]_INST_0/I2}, {apbo[1][pirq][5] apbx/ahbo[hirq][5]_INST_0/I3}, {apbx/ahbo[hirq][5]_INST_0_i_1_n_0 apbx/ahbo[hirq][5]_INST_0/I4}, {apbx/ahbo[hirq][5]_INST_0_i_2_n_0 apbx/ahbo[hirq][5]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][5]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][5]_INST_0_i_1_n_0 apbx/ahbo[hirq][5]_INST_0_i_1/O}, {apbo[15][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_1/I0}, {apbo[0][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_1/I1}, {apbo[13][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_1/I2}, {apbo[14][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_1/I3}, {apbo[12][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_1/I4}, {apbo[11][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][5]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][5]_INST_0_i_2_n_0 apbx/ahbo[hirq][5]_INST_0_i_2/O}, {apbo[9][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_2/I0}, {apbo[10][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_2/I1}, {apbo[7][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_2/I2}, {apbo[8][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_2/I3}, {apbo[6][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_2/I4}, {apbo[5][pirq][5] apbx/ahbo[hirq][5]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][6]_INST_0 - 
nets: {ahbo[hirq][6] apbx/ahbo[hirq][6]_INST_0/O}, {apbo[3][pirq][6] apbx/ahbo[hirq][6]_INST_0/I0}, {apbo[4][pirq][6] apbx/ahbo[hirq][6]_INST_0/I1}, {apbo[2][pirq][6] apbx/ahbo[hirq][6]_INST_0/I2}, {apbo[1][pirq][6] apbx/ahbo[hirq][6]_INST_0/I3}, {apbx/ahbo[hirq][6]_INST_0_i_1_n_0 apbx/ahbo[hirq][6]_INST_0/I4}, {apbx/ahbo[hirq][6]_INST_0_i_2_n_0 apbx/ahbo[hirq][6]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][6]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][6]_INST_0_i_1_n_0 apbx/ahbo[hirq][6]_INST_0_i_1/O}, {apbo[15][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_1/I0}, {apbo[0][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_1/I1}, {apbo[13][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_1/I2}, {apbo[14][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_1/I3}, {apbo[12][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_1/I4}, {apbo[11][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][6]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][6]_INST_0_i_2_n_0 apbx/ahbo[hirq][6]_INST_0_i_2/O}, {apbo[9][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_2/I0}, {apbo[10][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_2/I1}, {apbo[7][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_2/I2}, {apbo[8][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_2/I3}, {apbo[6][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_2/I4}, {apbo[5][pirq][6] apbx/ahbo[hirq][6]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][7]_INST_0 - 
nets: {ahbo[hirq][7] apbx/ahbo[hirq][7]_INST_0/O}, {apbo[3][pirq][7] apbx/ahbo[hirq][7]_INST_0/I0}, {apbo[4][pirq][7] apbx/ahbo[hirq][7]_INST_0/I1}, {apbo[2][pirq][7] apbx/ahbo[hirq][7]_INST_0/I2}, {apbo[1][pirq][7] apbx/ahbo[hirq][7]_INST_0/I3}, {apbx/ahbo[hirq][7]_INST_0_i_1_n_0 apbx/ahbo[hirq][7]_INST_0/I4}, {apbx/ahbo[hirq][7]_INST_0_i_2_n_0 apbx/ahbo[hirq][7]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][7]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][7]_INST_0_i_1_n_0 apbx/ahbo[hirq][7]_INST_0_i_1/O}, {apbo[15][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_1/I0}, {apbo[0][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_1/I1}, {apbo[13][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_1/I2}, {apbo[14][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_1/I3}, {apbo[12][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_1/I4}, {apbo[11][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][7]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][7]_INST_0_i_2_n_0 apbx/ahbo[hirq][7]_INST_0_i_2/O}, {apbo[9][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_2/I0}, {apbo[10][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_2/I1}, {apbo[7][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_2/I2}, {apbo[8][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_2/I3}, {apbo[6][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_2/I4}, {apbo[5][pirq][7] apbx/ahbo[hirq][7]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][8]_INST_0 - 
nets: {ahbo[hirq][8] apbx/ahbo[hirq][8]_INST_0/O}, {apbo[3][pirq][8] apbx/ahbo[hirq][8]_INST_0/I0}, {apbo[4][pirq][8] apbx/ahbo[hirq][8]_INST_0/I1}, {apbo[2][pirq][8] apbx/ahbo[hirq][8]_INST_0/I2}, {apbo[1][pirq][8] apbx/ahbo[hirq][8]_INST_0/I3}, {apbx/ahbo[hirq][8]_INST_0_i_1_n_0 apbx/ahbo[hirq][8]_INST_0/I4}, {apbx/ahbo[hirq][8]_INST_0_i_2_n_0 apbx/ahbo[hirq][8]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][8]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][8]_INST_0_i_1_n_0 apbx/ahbo[hirq][8]_INST_0_i_1/O}, {apbo[15][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_1/I0}, {apbo[0][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_1/I1}, {apbo[13][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_1/I2}, {apbo[14][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_1/I3}, {apbo[12][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_1/I4}, {apbo[11][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][8]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][8]_INST_0_i_2_n_0 apbx/ahbo[hirq][8]_INST_0_i_2/O}, {apbo[9][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_2/I0}, {apbo[10][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_2/I1}, {apbo[7][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_2/I2}, {apbo[8][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_2/I3}, {apbo[6][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_2/I4}, {apbo[5][pirq][8] apbx/ahbo[hirq][8]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][9]_INST_0 - 
nets: {ahbo[hirq][9] apbx/ahbo[hirq][9]_INST_0/O}, {apbo[3][pirq][9] apbx/ahbo[hirq][9]_INST_0/I0}, {apbo[4][pirq][9] apbx/ahbo[hirq][9]_INST_0/I1}, {apbo[2][pirq][9] apbx/ahbo[hirq][9]_INST_0/I2}, {apbo[1][pirq][9] apbx/ahbo[hirq][9]_INST_0/I3}, {apbx/ahbo[hirq][9]_INST_0_i_1_n_0 apbx/ahbo[hirq][9]_INST_0/I4}, {apbx/ahbo[hirq][9]_INST_0_i_2_n_0 apbx/ahbo[hirq][9]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][9]_INST_0_i_1 - 
nets: {apbx/ahbo[hirq][9]_INST_0_i_1_n_0 apbx/ahbo[hirq][9]_INST_0_i_1/O}, {apbo[15][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_1/I0}, {apbo[0][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_1/I1}, {apbo[13][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_1/I2}, {apbo[14][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_1/I3}, {apbo[12][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_1/I4}, {apbo[11][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/ahbo[hirq][9]_INST_0_i_2 - 
nets: {apbx/ahbo[hirq][9]_INST_0_i_2_n_0 apbx/ahbo[hirq][9]_INST_0_i_2/O}, {apbo[9][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_2/I0}, {apbo[10][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_2/I1}, {apbo[7][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_2/I2}, {apbo[8][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_2/I3}, {apbo[6][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_2/I4}, {apbo[5][pirq][9] apbx/ahbo[hirq][9]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

apbx/psel[0]2_carry - 
nets: {apbx/psel[0]213_out apbx/psel[0]2_carry/CO[3]}, { apbx/psel[0]2_carry/CO[2]}, { apbx/psel[0]2_carry/CO[1]}, { apbx/psel[0]2_carry/CO[0]}, { apbx/psel[0]2_carry/O[3]}, { apbx/psel[0]2_carry/O[2]}, { apbx/psel[0]2_carry/O[1]}, { apbx/psel[0]2_carry/O[0]}, {<const0> apbx/psel[0]2_carry/CI}, {<const1> apbx/psel[0]2_carry/CYINIT}, {<const0> apbx/psel[0]2_carry/DI[3]}, {<const0> apbx/psel[0]2_carry/DI[2]}, {<const0> apbx/psel[0]2_carry/DI[1]}, {<const0> apbx/psel[0]2_carry/DI[0]}, {psel[0]2_carry_i_1_n_0 apbx/psel[0]2_carry/S[3]}, {psel[0]2_carry_i_2_n_0 apbx/psel[0]2_carry/S[2]}, {psel[0]2_carry_i_3_n_0 apbx/psel[0]2_carry/S[1]}, {psel[0]2_carry_i_4_n_0 apbx/psel[0]2_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X80Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__0_carry - 
nets: {apbx/psel[0]20_out apbx/psel[0]2_inferred__0_carry/CO[3]}, { apbx/psel[0]2_inferred__0_carry/CO[2]}, { apbx/psel[0]2_inferred__0_carry/CO[1]}, { apbx/psel[0]2_inferred__0_carry/CO[0]}, { apbx/psel[0]2_inferred__0_carry/O[3]}, { apbx/psel[0]2_inferred__0_carry/O[2]}, { apbx/psel[0]2_inferred__0_carry/O[1]}, { apbx/psel[0]2_inferred__0_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__0_carry/CI}, {<const1> apbx/psel[0]2_inferred__0_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__0_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__0_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__0_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__0_carry/DI[0]}, {psel[0]2_inferred__0_carry_i_1_n_0 apbx/psel[0]2_inferred__0_carry/S[3]}, {psel[0]2_inferred__0_carry_i_2_n_0 apbx/psel[0]2_inferred__0_carry/S[2]}, {psel[0]2_inferred__0_carry_i_3_n_0 apbx/psel[0]2_inferred__0_carry/S[1]}, {psel[0]2_inferred__0_carry_i_4_n_0 apbx/psel[0]2_inferred__0_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__10_carry - 
nets: {apbx/psel[0]210_out apbx/psel[0]2_inferred__10_carry/CO[3]}, { apbx/psel[0]2_inferred__10_carry/CO[2]}, { apbx/psel[0]2_inferred__10_carry/CO[1]}, { apbx/psel[0]2_inferred__10_carry/CO[0]}, { apbx/psel[0]2_inferred__10_carry/O[3]}, { apbx/psel[0]2_inferred__10_carry/O[2]}, { apbx/psel[0]2_inferred__10_carry/O[1]}, { apbx/psel[0]2_inferred__10_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__10_carry/CI}, {<const1> apbx/psel[0]2_inferred__10_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__10_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__10_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__10_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__10_carry/DI[0]}, {psel[0]2_inferred__10_carry_i_1_n_0 apbx/psel[0]2_inferred__10_carry/S[3]}, {psel[0]2_inferred__10_carry_i_2_n_0 apbx/psel[0]2_inferred__10_carry/S[2]}, {psel[0]2_inferred__10_carry_i_3_n_0 apbx/psel[0]2_inferred__10_carry/S[1]}, {psel[0]2_inferred__10_carry_i_4_n_0 apbx/psel[0]2_inferred__10_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X72Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__11_carry - 
nets: {apbx/psel[0]211_out apbx/psel[0]2_inferred__11_carry/CO[3]}, { apbx/psel[0]2_inferred__11_carry/CO[2]}, { apbx/psel[0]2_inferred__11_carry/CO[1]}, { apbx/psel[0]2_inferred__11_carry/CO[0]}, { apbx/psel[0]2_inferred__11_carry/O[3]}, { apbx/psel[0]2_inferred__11_carry/O[2]}, { apbx/psel[0]2_inferred__11_carry/O[1]}, { apbx/psel[0]2_inferred__11_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__11_carry/CI}, {<const1> apbx/psel[0]2_inferred__11_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__11_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__11_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__11_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__11_carry/DI[0]}, {psel[0]2_inferred__11_carry_i_1_n_0 apbx/psel[0]2_inferred__11_carry/S[3]}, {psel[0]2_inferred__11_carry_i_2_n_0 apbx/psel[0]2_inferred__11_carry/S[2]}, {psel[0]2_inferred__11_carry_i_3_n_0 apbx/psel[0]2_inferred__11_carry/S[1]}, {psel[0]2_inferred__11_carry_i_4_n_0 apbx/psel[0]2_inferred__11_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__12_carry - 
nets: {apbx/psel[0]212_out apbx/psel[0]2_inferred__12_carry/CO[3]}, { apbx/psel[0]2_inferred__12_carry/CO[2]}, { apbx/psel[0]2_inferred__12_carry/CO[1]}, { apbx/psel[0]2_inferred__12_carry/CO[0]}, { apbx/psel[0]2_inferred__12_carry/O[3]}, { apbx/psel[0]2_inferred__12_carry/O[2]}, { apbx/psel[0]2_inferred__12_carry/O[1]}, { apbx/psel[0]2_inferred__12_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__12_carry/CI}, {<const1> apbx/psel[0]2_inferred__12_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__12_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__12_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__12_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__12_carry/DI[0]}, {psel[0]2_inferred__12_carry_i_1_n_0 apbx/psel[0]2_inferred__12_carry/S[3]}, {psel[0]2_inferred__12_carry_i_2_n_0 apbx/psel[0]2_inferred__12_carry/S[2]}, {psel[0]2_inferred__12_carry_i_3_n_0 apbx/psel[0]2_inferred__12_carry/S[1]}, {psel[0]2_inferred__12_carry_i_4_n_0 apbx/psel[0]2_inferred__12_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X79Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__13_carry - 
nets: {apbx/psel[0]214_out apbx/psel[0]2_inferred__13_carry/CO[3]}, { apbx/psel[0]2_inferred__13_carry/CO[2]}, { apbx/psel[0]2_inferred__13_carry/CO[1]}, { apbx/psel[0]2_inferred__13_carry/CO[0]}, { apbx/psel[0]2_inferred__13_carry/O[3]}, { apbx/psel[0]2_inferred__13_carry/O[2]}, { apbx/psel[0]2_inferred__13_carry/O[1]}, { apbx/psel[0]2_inferred__13_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__13_carry/CI}, {<const1> apbx/psel[0]2_inferred__13_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__13_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__13_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__13_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__13_carry/DI[0]}, {psel[0]2_inferred__13_carry_i_1_n_0 apbx/psel[0]2_inferred__13_carry/S[3]}, {psel[0]2_inferred__13_carry_i_2_n_0 apbx/psel[0]2_inferred__13_carry/S[2]}, {psel[0]2_inferred__13_carry_i_3_n_0 apbx/psel[0]2_inferred__13_carry/S[1]}, {psel[0]2_inferred__13_carry_i_4_n_0 apbx/psel[0]2_inferred__13_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X80Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__14_carry - 
nets: {apbx/psel[0]2__3 apbx/psel[0]2_inferred__14_carry/CO[3]}, { apbx/psel[0]2_inferred__14_carry/CO[2]}, { apbx/psel[0]2_inferred__14_carry/CO[1]}, { apbx/psel[0]2_inferred__14_carry/CO[0]}, { apbx/psel[0]2_inferred__14_carry/O[3]}, { apbx/psel[0]2_inferred__14_carry/O[2]}, { apbx/psel[0]2_inferred__14_carry/O[1]}, { apbx/psel[0]2_inferred__14_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__14_carry/CI}, {<const1> apbx/psel[0]2_inferred__14_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__14_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__14_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__14_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__14_carry/DI[0]}, {psel[0]2_inferred__14_carry_i_1_n_0 apbx/psel[0]2_inferred__14_carry/S[3]}, {psel[0]2_inferred__14_carry_i_2_n_0 apbx/psel[0]2_inferred__14_carry/S[2]}, {psel[0]2_inferred__14_carry_i_3_n_0 apbx/psel[0]2_inferred__14_carry/S[1]}, {psel[0]2_inferred__14_carry_i_4_n_0 apbx/psel[0]2_inferred__14_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__1_carry - 
nets: {apbx/psel[0]21_out apbx/psel[0]2_inferred__1_carry/CO[3]}, { apbx/psel[0]2_inferred__1_carry/CO[2]}, { apbx/psel[0]2_inferred__1_carry/CO[1]}, { apbx/psel[0]2_inferred__1_carry/CO[0]}, { apbx/psel[0]2_inferred__1_carry/O[3]}, { apbx/psel[0]2_inferred__1_carry/O[2]}, { apbx/psel[0]2_inferred__1_carry/O[1]}, { apbx/psel[0]2_inferred__1_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__1_carry/CI}, {<const1> apbx/psel[0]2_inferred__1_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__1_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__1_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__1_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__1_carry/DI[0]}, {psel[0]2_inferred__1_carry_i_1_n_0 apbx/psel[0]2_inferred__1_carry/S[3]}, {psel[0]2_inferred__1_carry_i_2_n_0 apbx/psel[0]2_inferred__1_carry/S[2]}, {psel[0]2_inferred__1_carry_i_3_n_0 apbx/psel[0]2_inferred__1_carry/S[1]}, {psel[0]2_inferred__1_carry_i_4_n_0 apbx/psel[0]2_inferred__1_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__2_carry - 
nets: {apbx/psel[0]22_out apbx/psel[0]2_inferred__2_carry/CO[3]}, { apbx/psel[0]2_inferred__2_carry/CO[2]}, { apbx/psel[0]2_inferred__2_carry/CO[1]}, { apbx/psel[0]2_inferred__2_carry/CO[0]}, { apbx/psel[0]2_inferred__2_carry/O[3]}, { apbx/psel[0]2_inferred__2_carry/O[2]}, { apbx/psel[0]2_inferred__2_carry/O[1]}, { apbx/psel[0]2_inferred__2_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__2_carry/CI}, {<const1> apbx/psel[0]2_inferred__2_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__2_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__2_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__2_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__2_carry/DI[0]}, {psel[0]2_inferred__2_carry_i_1_n_0 apbx/psel[0]2_inferred__2_carry/S[3]}, {psel[0]2_inferred__2_carry_i_2_n_0 apbx/psel[0]2_inferred__2_carry/S[2]}, {psel[0]2_inferred__2_carry_i_3_n_0 apbx/psel[0]2_inferred__2_carry/S[1]}, {psel[0]2_inferred__2_carry_i_4_n_0 apbx/psel[0]2_inferred__2_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X75Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__3_carry - 
nets: {apbx/psel[0]23_out apbx/psel[0]2_inferred__3_carry/CO[3]}, { apbx/psel[0]2_inferred__3_carry/CO[2]}, { apbx/psel[0]2_inferred__3_carry/CO[1]}, { apbx/psel[0]2_inferred__3_carry/CO[0]}, { apbx/psel[0]2_inferred__3_carry/O[3]}, { apbx/psel[0]2_inferred__3_carry/O[2]}, { apbx/psel[0]2_inferred__3_carry/O[1]}, { apbx/psel[0]2_inferred__3_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__3_carry/CI}, {<const1> apbx/psel[0]2_inferred__3_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__3_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__3_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__3_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__3_carry/DI[0]}, {psel[0]2_inferred__3_carry_i_1_n_0 apbx/psel[0]2_inferred__3_carry/S[3]}, {psel[0]2_inferred__3_carry_i_2_n_0 apbx/psel[0]2_inferred__3_carry/S[2]}, {psel[0]2_inferred__3_carry_i_3_n_0 apbx/psel[0]2_inferred__3_carry/S[1]}, {psel[0]2_inferred__3_carry_i_4_n_0 apbx/psel[0]2_inferred__3_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X78Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__4_carry - 
nets: {apbx/psel[0]24_out apbx/psel[0]2_inferred__4_carry/CO[3]}, { apbx/psel[0]2_inferred__4_carry/CO[2]}, { apbx/psel[0]2_inferred__4_carry/CO[1]}, { apbx/psel[0]2_inferred__4_carry/CO[0]}, { apbx/psel[0]2_inferred__4_carry/O[3]}, { apbx/psel[0]2_inferred__4_carry/O[2]}, { apbx/psel[0]2_inferred__4_carry/O[1]}, { apbx/psel[0]2_inferred__4_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__4_carry/CI}, {<const1> apbx/psel[0]2_inferred__4_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__4_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__4_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__4_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__4_carry/DI[0]}, {psel[0]2_inferred__4_carry_i_1_n_0 apbx/psel[0]2_inferred__4_carry/S[3]}, {psel[0]2_inferred__4_carry_i_2_n_0 apbx/psel[0]2_inferred__4_carry/S[2]}, {psel[0]2_inferred__4_carry_i_3_n_0 apbx/psel[0]2_inferred__4_carry/S[1]}, {psel[0]2_inferred__4_carry_i_4_n_0 apbx/psel[0]2_inferred__4_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__5_carry - 
nets: {apbx/psel[0]25_out apbx/psel[0]2_inferred__5_carry/CO[3]}, { apbx/psel[0]2_inferred__5_carry/CO[2]}, { apbx/psel[0]2_inferred__5_carry/CO[1]}, { apbx/psel[0]2_inferred__5_carry/CO[0]}, { apbx/psel[0]2_inferred__5_carry/O[3]}, { apbx/psel[0]2_inferred__5_carry/O[2]}, { apbx/psel[0]2_inferred__5_carry/O[1]}, { apbx/psel[0]2_inferred__5_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__5_carry/CI}, {<const1> apbx/psel[0]2_inferred__5_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__5_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__5_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__5_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__5_carry/DI[0]}, {psel[0]2_inferred__5_carry_i_1_n_0 apbx/psel[0]2_inferred__5_carry/S[3]}, {psel[0]2_inferred__5_carry_i_2_n_0 apbx/psel[0]2_inferred__5_carry/S[2]}, {psel[0]2_inferred__5_carry_i_3_n_0 apbx/psel[0]2_inferred__5_carry/S[1]}, {psel[0]2_inferred__5_carry_i_4_n_0 apbx/psel[0]2_inferred__5_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__6_carry - 
nets: {apbx/psel[0]26_out apbx/psel[0]2_inferred__6_carry/CO[3]}, { apbx/psel[0]2_inferred__6_carry/CO[2]}, { apbx/psel[0]2_inferred__6_carry/CO[1]}, { apbx/psel[0]2_inferred__6_carry/CO[0]}, { apbx/psel[0]2_inferred__6_carry/O[3]}, { apbx/psel[0]2_inferred__6_carry/O[2]}, { apbx/psel[0]2_inferred__6_carry/O[1]}, { apbx/psel[0]2_inferred__6_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__6_carry/CI}, {<const1> apbx/psel[0]2_inferred__6_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__6_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__6_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__6_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__6_carry/DI[0]}, {psel[0]2_inferred__6_carry_i_1_n_0 apbx/psel[0]2_inferred__6_carry/S[3]}, {psel[0]2_inferred__6_carry_i_2_n_0 apbx/psel[0]2_inferred__6_carry/S[2]}, {psel[0]2_inferred__6_carry_i_3_n_0 apbx/psel[0]2_inferred__6_carry/S[1]}, {psel[0]2_inferred__6_carry_i_4_n_0 apbx/psel[0]2_inferred__6_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X80Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__7_carry - 
nets: {apbx/psel[0]27_out apbx/psel[0]2_inferred__7_carry/CO[3]}, { apbx/psel[0]2_inferred__7_carry/CO[2]}, { apbx/psel[0]2_inferred__7_carry/CO[1]}, { apbx/psel[0]2_inferred__7_carry/CO[0]}, { apbx/psel[0]2_inferred__7_carry/O[3]}, { apbx/psel[0]2_inferred__7_carry/O[2]}, { apbx/psel[0]2_inferred__7_carry/O[1]}, { apbx/psel[0]2_inferred__7_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__7_carry/CI}, {<const1> apbx/psel[0]2_inferred__7_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__7_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__7_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__7_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__7_carry/DI[0]}, {psel[0]2_inferred__7_carry_i_1_n_0 apbx/psel[0]2_inferred__7_carry/S[3]}, {psel[0]2_inferred__7_carry_i_2_n_0 apbx/psel[0]2_inferred__7_carry/S[2]}, {psel[0]2_inferred__7_carry_i_3_n_0 apbx/psel[0]2_inferred__7_carry/S[1]}, {psel[0]2_inferred__7_carry_i_4_n_0 apbx/psel[0]2_inferred__7_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__8_carry - 
nets: {apbx/psel[0]28_out apbx/psel[0]2_inferred__8_carry/CO[3]}, { apbx/psel[0]2_inferred__8_carry/CO[2]}, { apbx/psel[0]2_inferred__8_carry/CO[1]}, { apbx/psel[0]2_inferred__8_carry/CO[0]}, { apbx/psel[0]2_inferred__8_carry/O[3]}, { apbx/psel[0]2_inferred__8_carry/O[2]}, { apbx/psel[0]2_inferred__8_carry/O[1]}, { apbx/psel[0]2_inferred__8_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__8_carry/CI}, {<const1> apbx/psel[0]2_inferred__8_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__8_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__8_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__8_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__8_carry/DI[0]}, {psel[0]2_inferred__8_carry_i_1_n_0 apbx/psel[0]2_inferred__8_carry/S[3]}, {psel[0]2_inferred__8_carry_i_2_n_0 apbx/psel[0]2_inferred__8_carry/S[2]}, {psel[0]2_inferred__8_carry_i_3_n_0 apbx/psel[0]2_inferred__8_carry/S[1]}, {psel[0]2_inferred__8_carry_i_4_n_0 apbx/psel[0]2_inferred__8_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/psel[0]2_inferred__9_carry - 
nets: {apbx/psel[0]29_out apbx/psel[0]2_inferred__9_carry/CO[3]}, { apbx/psel[0]2_inferred__9_carry/CO[2]}, { apbx/psel[0]2_inferred__9_carry/CO[1]}, { apbx/psel[0]2_inferred__9_carry/CO[0]}, { apbx/psel[0]2_inferred__9_carry/O[3]}, { apbx/psel[0]2_inferred__9_carry/O[2]}, { apbx/psel[0]2_inferred__9_carry/O[1]}, { apbx/psel[0]2_inferred__9_carry/O[0]}, {<const0> apbx/psel[0]2_inferred__9_carry/CI}, {<const1> apbx/psel[0]2_inferred__9_carry/CYINIT}, {<const0> apbx/psel[0]2_inferred__9_carry/DI[3]}, {<const0> apbx/psel[0]2_inferred__9_carry/DI[2]}, {<const0> apbx/psel[0]2_inferred__9_carry/DI[1]}, {<const0> apbx/psel[0]2_inferred__9_carry/DI[0]}, {psel[0]2_inferred__9_carry_i_1_n_0 apbx/psel[0]2_inferred__9_carry/S[3]}, {psel[0]2_inferred__9_carry_i_2_n_0 apbx/psel[0]2_inferred__9_carry/S[2]}, {psel[0]2_inferred__9_carry_i_3_n_0 apbx/psel[0]2_inferred__9_carry/S[1]}, {psel[0]2_inferred__9_carry_i_4_n_0 apbx/psel[0]2_inferred__9_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X80Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

apbx/syncrregs.r_reg[p][0][cfgsel] - 
nets: {apbx/syncrregs.r_reg[p][0][cfgsel]__0 apbx/syncrregs.r_reg[p][0][cfgsel]/Q}, {clk apbx/syncrregs.r_reg[p][0][cfgsel]/C}, {<const1> apbx/syncrregs.r_reg[p][0][cfgsel]/CE}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 apbx/syncrregs.r_reg[p][0][cfgsel]/D}, {<const0> apbx/syncrregs.r_reg[p][0][cfgsel]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][0] - 
nets: {apbi[paddr][0] apbx/syncrregs.r_reg[p][0][haddr][0]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][0]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][0]/CE}, {ahbi[haddr][0] apbx/syncrregs.r_reg[p][0][haddr][0]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][10] - 
nets: {apbi[paddr][10] apbx/syncrregs.r_reg[p][0][haddr][10]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][10]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][10]/CE}, {ahbi[haddr][10] apbx/syncrregs.r_reg[p][0][haddr][10]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][11] - 
nets: {apbi[paddr][11] apbx/syncrregs.r_reg[p][0][haddr][11]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][11]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][11]/CE}, {ahbi[haddr][11] apbx/syncrregs.r_reg[p][0][haddr][11]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][12] - 
nets: {apbi[paddr][12] apbx/syncrregs.r_reg[p][0][haddr][12]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][12]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][12]/CE}, {ahbi[haddr][12] apbx/syncrregs.r_reg[p][0][haddr][12]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][13] - 
nets: {apbi[paddr][13] apbx/syncrregs.r_reg[p][0][haddr][13]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][13]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][13]/CE}, {ahbi[haddr][13] apbx/syncrregs.r_reg[p][0][haddr][13]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][13]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][14] - 
nets: {apbi[paddr][14] apbx/syncrregs.r_reg[p][0][haddr][14]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][14]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][14]/CE}, {ahbi[haddr][14] apbx/syncrregs.r_reg[p][0][haddr][14]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][15] - 
nets: {apbi[paddr][15] apbx/syncrregs.r_reg[p][0][haddr][15]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][15]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][15]/CE}, {ahbi[haddr][15] apbx/syncrregs.r_reg[p][0][haddr][15]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][15]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][16] - 
nets: {apbi[paddr][16] apbx/syncrregs.r_reg[p][0][haddr][16]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][16]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][16]/CE}, {ahbi[haddr][16] apbx/syncrregs.r_reg[p][0][haddr][16]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][17] - 
nets: {apbi[paddr][17] apbx/syncrregs.r_reg[p][0][haddr][17]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][17]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][17]/CE}, {ahbi[haddr][17] apbx/syncrregs.r_reg[p][0][haddr][17]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][18] - 
nets: {apbi[paddr][18] apbx/syncrregs.r_reg[p][0][haddr][18]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][18]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][18]/CE}, {ahbi[haddr][18] apbx/syncrregs.r_reg[p][0][haddr][18]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][19] - 
nets: {apbi[paddr][19] apbx/syncrregs.r_reg[p][0][haddr][19]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][19]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][19]/CE}, {ahbi[haddr][19] apbx/syncrregs.r_reg[p][0][haddr][19]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][19]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][1] - 
nets: {apbi[paddr][1] apbx/syncrregs.r_reg[p][0][haddr][1]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][1]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][1]/CE}, {ahbi[haddr][1] apbx/syncrregs.r_reg[p][0][haddr][1]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][2] - 
nets: {apbi[paddr][2] apbx/syncrregs.r_reg[p][0][haddr][2]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][2]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][2]/CE}, {ahbi[haddr][2] apbx/syncrregs.r_reg[p][0][haddr][2]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][3] - 
nets: {apbi[paddr][3] apbx/syncrregs.r_reg[p][0][haddr][3]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][3]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][3]/CE}, {ahbi[haddr][3] apbx/syncrregs.r_reg[p][0][haddr][3]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][3]_rep - 
nets: {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 apbx/syncrregs.r_reg[p][0][haddr][3]_rep/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][3]_rep/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][3]_rep/CE}, {ahbi[haddr][3] apbx/syncrregs.r_reg[p][0][haddr][3]_rep/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][3]_rep/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][4] - 
nets: {apbi[paddr][4] apbx/syncrregs.r_reg[p][0][haddr][4]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][4]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][4]/CE}, {ahbi[haddr][4] apbx/syncrregs.r_reg[p][0][haddr][4]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][4]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][4]_rep - 
nets: {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 apbx/syncrregs.r_reg[p][0][haddr][4]_rep/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][4]_rep/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][4]_rep/CE}, {ahbi[haddr][4] apbx/syncrregs.r_reg[p][0][haddr][4]_rep/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][4]_rep/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][5] - 
nets: {apbi[paddr][5] apbx/syncrregs.r_reg[p][0][haddr][5]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][5]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][5]/CE}, {ahbi[haddr][5] apbx/syncrregs.r_reg[p][0][haddr][5]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][6] - 
nets: {apbi[paddr][6] apbx/syncrregs.r_reg[p][0][haddr][6]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][6]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][6]/CE}, {ahbi[haddr][6] apbx/syncrregs.r_reg[p][0][haddr][6]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][6]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][7] - 
nets: {apbi[paddr][7] apbx/syncrregs.r_reg[p][0][haddr][7]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][7]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][7]/CE}, {ahbi[haddr][7] apbx/syncrregs.r_reg[p][0][haddr][7]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][8] - 
nets: {apbi[paddr][8] apbx/syncrregs.r_reg[p][0][haddr][8]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][8]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][8]/CE}, {ahbi[haddr][8] apbx/syncrregs.r_reg[p][0][haddr][8]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][8]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][haddr][9] - 
nets: {apbi[paddr][9] apbx/syncrregs.r_reg[p][0][haddr][9]/Q}, {clk apbx/syncrregs.r_reg[p][0][haddr][9]/C}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 apbx/syncrregs.r_reg[p][0][haddr][9]/CE}, {ahbi[haddr][9] apbx/syncrregs.r_reg[p][0][haddr][9]/D}, {<const0> apbx/syncrregs.r_reg[p][0][haddr][9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][hready] - 
nets: {ahbo[hready] apbx/syncrregs.r_reg[p][0][hready]/Q}, {clk apbx/syncrregs.r_reg[p][0][hready]/C}, {<const1> apbx/syncrregs.r_reg[p][0][hready]/CE}, {syncrregs.r[p][0][hready]_i_1_n_0 apbx/syncrregs.r_reg[p][0][hready]/D}, {<const0> apbx/syncrregs.r_reg[p][0][hready]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][hwrite] - 
nets: {apbi[pwrite] apbx/syncrregs.r_reg[p][0][hwrite]/Q}, {clk apbx/syncrregs.r_reg[p][0][hwrite]/C}, {<const1> apbx/syncrregs.r_reg[p][0][hwrite]/CE}, {syncrregs.r[p][0][hwrite]_i_2_n_0 apbx/syncrregs.r_reg[p][0][hwrite]/D}, {syncrregs.r[p][0][hwrite]_i_1_n_0 apbx/syncrregs.r_reg[p][0][hwrite]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][penable] - 
nets: {apbi[penable] apbx/syncrregs.r_reg[p][0][penable]/Q}, {clk apbx/syncrregs.r_reg[p][0][penable]/C}, {<const1> apbx/syncrregs.r_reg[p][0][penable]/CE}, {syncrregs.r[p][0][penable]_i_1_n_0 apbx/syncrregs.r_reg[p][0][penable]/D}, {<const0> apbx/syncrregs.r_reg[p][0][penable]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][0] - 
nets: {ahbo[hrdata][0] apbx/syncrregs.r_reg[p][0][prdata][0]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][0]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][0]/CE}, {apbx/rin[p][0][prdata][0] apbx/syncrregs.r_reg[p][0][prdata][0]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][0]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][10] - 
nets: {ahbo[hrdata][10] apbx/syncrregs.r_reg[p][0][prdata][10]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][10]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][10]/CE}, {apbx/rin[p][0][prdata][10] apbx/syncrregs.r_reg[p][0][prdata][10]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][10]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][11] - 
nets: {ahbo[hrdata][11] apbx/syncrregs.r_reg[p][0][prdata][11]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][11]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][11]/CE}, {apbx/rin[p][0][prdata][11] apbx/syncrregs.r_reg[p][0][prdata][11]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][11]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][12] - 
nets: {ahbo[hrdata][12] apbx/syncrregs.r_reg[p][0][prdata][12]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][12]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][12]/CE}, {apbx/rin[p][0][prdata][12] apbx/syncrregs.r_reg[p][0][prdata][12]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][13] - 
nets: {ahbo[hrdata][13] apbx/syncrregs.r_reg[p][0][prdata][13]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][13]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][13]/CE}, {apbx/rin[p][0][prdata][13] apbx/syncrregs.r_reg[p][0][prdata][13]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][14] - 
nets: {ahbo[hrdata][14] apbx/syncrregs.r_reg[p][0][prdata][14]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][14]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][14]/CE}, {apbx/rin[p][0][prdata][14] apbx/syncrregs.r_reg[p][0][prdata][14]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][14]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][15] - 
nets: {ahbo[hrdata][15] apbx/syncrregs.r_reg[p][0][prdata][15]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][15]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][15]/CE}, {apbx/rin[p][0][prdata][15] apbx/syncrregs.r_reg[p][0][prdata][15]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][16] - 
nets: {ahbo[hrdata][16] apbx/syncrregs.r_reg[p][0][prdata][16]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][16]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][16]/CE}, {apbx/rin[p][0][prdata][16] apbx/syncrregs.r_reg[p][0][prdata][16]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][17] - 
nets: {ahbo[hrdata][17] apbx/syncrregs.r_reg[p][0][prdata][17]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][17]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][17]/CE}, {apbx/rin[p][0][prdata][17] apbx/syncrregs.r_reg[p][0][prdata][17]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][17]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][18] - 
nets: {ahbo[hrdata][18] apbx/syncrregs.r_reg[p][0][prdata][18]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][18]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][18]/CE}, {apbx/rin[p][0][prdata][18] apbx/syncrregs.r_reg[p][0][prdata][18]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][19] - 
nets: {ahbo[hrdata][19] apbx/syncrregs.r_reg[p][0][prdata][19]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][19]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][19]/CE}, {apbx/rin[p][0][prdata][19] apbx/syncrregs.r_reg[p][0][prdata][19]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][19]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][1] - 
nets: {ahbo[hrdata][1] apbx/syncrregs.r_reg[p][0][prdata][1]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][1]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][1]/CE}, {apbx/rin[p][0][prdata][1] apbx/syncrregs.r_reg[p][0][prdata][1]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][20] - 
nets: {ahbo[hrdata][20] apbx/syncrregs.r_reg[p][0][prdata][20]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][20]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][20]/CE}, {apbx/rin[p][0][prdata][20] apbx/syncrregs.r_reg[p][0][prdata][20]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][21] - 
nets: {ahbo[hrdata][21] apbx/syncrregs.r_reg[p][0][prdata][21]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][21]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][21]/CE}, {apbx/rin[p][0][prdata][21] apbx/syncrregs.r_reg[p][0][prdata][21]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][21]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][22] - 
nets: {ahbo[hrdata][22] apbx/syncrregs.r_reg[p][0][prdata][22]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][22]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][22]/CE}, {apbx/rin[p][0][prdata][22] apbx/syncrregs.r_reg[p][0][prdata][22]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][22]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][23] - 
nets: {ahbo[hrdata][23] apbx/syncrregs.r_reg[p][0][prdata][23]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][23]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][23]/CE}, {apbx/rin[p][0][prdata][23] apbx/syncrregs.r_reg[p][0][prdata][23]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][23]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][24] - 
nets: {ahbo[hrdata][24] apbx/syncrregs.r_reg[p][0][prdata][24]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][24]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][24]/CE}, {apbx/rin[p][0][prdata][24] apbx/syncrregs.r_reg[p][0][prdata][24]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][24]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][25] - 
nets: {ahbo[hrdata][25] apbx/syncrregs.r_reg[p][0][prdata][25]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][25]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][25]/CE}, {apbx/rin[p][0][prdata][25] apbx/syncrregs.r_reg[p][0][prdata][25]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][25]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][26] - 
nets: {ahbo[hrdata][26] apbx/syncrregs.r_reg[p][0][prdata][26]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][26]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][26]/CE}, {apbx/rin[p][0][prdata][26] apbx/syncrregs.r_reg[p][0][prdata][26]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][27] - 
nets: {ahbo[hrdata][27] apbx/syncrregs.r_reg[p][0][prdata][27]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][27]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][27]/CE}, {apbx/rin[p][0][prdata][27] apbx/syncrregs.r_reg[p][0][prdata][27]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][28] - 
nets: {ahbo[hrdata][28] apbx/syncrregs.r_reg[p][0][prdata][28]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][28]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][28]/CE}, {apbx/rin[p][0][prdata][28] apbx/syncrregs.r_reg[p][0][prdata][28]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][28]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][29] - 
nets: {ahbo[hrdata][29] apbx/syncrregs.r_reg[p][0][prdata][29]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][29]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][29]/CE}, {apbx/rin[p][0][prdata][29] apbx/syncrregs.r_reg[p][0][prdata][29]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][29]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][2] - 
nets: {ahbo[hrdata][2] apbx/syncrregs.r_reg[p][0][prdata][2]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][2]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][2]/CE}, {apbx/rin[p][0][prdata][2] apbx/syncrregs.r_reg[p][0][prdata][2]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X81Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][30] - 
nets: {ahbo[hrdata][30] apbx/syncrregs.r_reg[p][0][prdata][30]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][30]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][30]/CE}, {apbx/rin[p][0][prdata][30] apbx/syncrregs.r_reg[p][0][prdata][30]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][30]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][31] - 
nets: {ahbo[hrdata][31] apbx/syncrregs.r_reg[p][0][prdata][31]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][31]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][31]/CE}, {apbx/rin[p][0][prdata][31] apbx/syncrregs.r_reg[p][0][prdata][31]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][31]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][3] - 
nets: {ahbo[hrdata][3] apbx/syncrregs.r_reg[p][0][prdata][3]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][3]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][3]/CE}, {apbx/rin[p][0][prdata][3] apbx/syncrregs.r_reg[p][0][prdata][3]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X78Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][4] - 
nets: {ahbo[hrdata][4] apbx/syncrregs.r_reg[p][0][prdata][4]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][4]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][4]/CE}, {apbx/rin[p][0][prdata][4] apbx/syncrregs.r_reg[p][0][prdata][4]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][5] - 
nets: {ahbo[hrdata][5] apbx/syncrregs.r_reg[p][0][prdata][5]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][5]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][5]/CE}, {apbx/rin[p][0][prdata][5] apbx/syncrregs.r_reg[p][0][prdata][5]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][6] - 
nets: {ahbo[hrdata][6] apbx/syncrregs.r_reg[p][0][prdata][6]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][6]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][6]/CE}, {apbx/rin[p][0][prdata][6] apbx/syncrregs.r_reg[p][0][prdata][6]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X77Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][7] - 
nets: {ahbo[hrdata][7] apbx/syncrregs.r_reg[p][0][prdata][7]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][7]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][7]/CE}, {apbx/rin[p][0][prdata][7] apbx/syncrregs.r_reg[p][0][prdata][7]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][8] - 
nets: {ahbo[hrdata][8] apbx/syncrregs.r_reg[p][0][prdata][8]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][8]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][8]/CE}, {apbx/rin[p][0][prdata][8] apbx/syncrregs.r_reg[p][0][prdata][8]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X79Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][prdata][9] - 
nets: {ahbo[hrdata][9] apbx/syncrregs.r_reg[p][0][prdata][9]/Q}, {clk apbx/syncrregs.r_reg[p][0][prdata][9]/C}, {<const1> apbx/syncrregs.r_reg[p][0][prdata][9]/CE}, {apbx/rin[p][0][prdata][9] apbx/syncrregs.r_reg[p][0][prdata][9]/D}, {<const0> apbx/syncrregs.r_reg[p][0][prdata][9]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][psel] - 
nets: {apbx/syncrregs.r_reg[p][0][psel_n_0_] apbx/syncrregs.r_reg[p][0][psel]/Q}, {clk apbx/syncrregs.r_reg[p][0][psel]/C}, {<const1> apbx/syncrregs.r_reg[p][0][psel]/CE}, {syncrregs.r[p][0][psel]_i_1_n_0 apbx/syncrregs.r_reg[p][0][psel]/D}, {<const0> apbx/syncrregs.r_reg[p][0][psel]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X76Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][0] - 
nets: {apbi[pwdata][0] apbx/syncrregs.r_reg[p][0][pwdata][0]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][0]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][0]/CE}, {ahbi[hwdata][0] apbx/syncrregs.r_reg[p][0][pwdata][0]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][10] - 
nets: {apbi[pwdata][10] apbx/syncrregs.r_reg[p][0][pwdata][10]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][10]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][10]/CE}, {ahbi[hwdata][10] apbx/syncrregs.r_reg[p][0][pwdata][10]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][11] - 
nets: {apbi[pwdata][11] apbx/syncrregs.r_reg[p][0][pwdata][11]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][11]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][11]/CE}, {ahbi[hwdata][11] apbx/syncrregs.r_reg[p][0][pwdata][11]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][12] - 
nets: {apbi[pwdata][12] apbx/syncrregs.r_reg[p][0][pwdata][12]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][12]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][12]/CE}, {ahbi[hwdata][12] apbx/syncrregs.r_reg[p][0][pwdata][12]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][13] - 
nets: {apbi[pwdata][13] apbx/syncrregs.r_reg[p][0][pwdata][13]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][13]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][13]/CE}, {ahbi[hwdata][13] apbx/syncrregs.r_reg[p][0][pwdata][13]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][13]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][14] - 
nets: {apbi[pwdata][14] apbx/syncrregs.r_reg[p][0][pwdata][14]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][14]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][14]/CE}, {ahbi[hwdata][14] apbx/syncrregs.r_reg[p][0][pwdata][14]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][14]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][15] - 
nets: {apbi[pwdata][15] apbx/syncrregs.r_reg[p][0][pwdata][15]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][15]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][15]/CE}, {ahbi[hwdata][15] apbx/syncrregs.r_reg[p][0][pwdata][15]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][15]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][16] - 
nets: {apbi[pwdata][16] apbx/syncrregs.r_reg[p][0][pwdata][16]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][16]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][16]/CE}, {ahbi[hwdata][16] apbx/syncrregs.r_reg[p][0][pwdata][16]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][16]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][17] - 
nets: {apbi[pwdata][17] apbx/syncrregs.r_reg[p][0][pwdata][17]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][17]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][17]/CE}, {ahbi[hwdata][17] apbx/syncrregs.r_reg[p][0][pwdata][17]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][17]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][18] - 
nets: {apbi[pwdata][18] apbx/syncrregs.r_reg[p][0][pwdata][18]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][18]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][18]/CE}, {ahbi[hwdata][18] apbx/syncrregs.r_reg[p][0][pwdata][18]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][19] - 
nets: {apbi[pwdata][19] apbx/syncrregs.r_reg[p][0][pwdata][19]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][19]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][19]/CE}, {ahbi[hwdata][19] apbx/syncrregs.r_reg[p][0][pwdata][19]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][19]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][1] - 
nets: {apbi[pwdata][1] apbx/syncrregs.r_reg[p][0][pwdata][1]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][1]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][1]/CE}, {ahbi[hwdata][1] apbx/syncrregs.r_reg[p][0][pwdata][1]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][1]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][20] - 
nets: {apbi[pwdata][20] apbx/syncrregs.r_reg[p][0][pwdata][20]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][20]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][20]/CE}, {ahbi[hwdata][20] apbx/syncrregs.r_reg[p][0][pwdata][20]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][20]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][21] - 
nets: {apbi[pwdata][21] apbx/syncrregs.r_reg[p][0][pwdata][21]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][21]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][21]/CE}, {ahbi[hwdata][21] apbx/syncrregs.r_reg[p][0][pwdata][21]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][22] - 
nets: {apbi[pwdata][22] apbx/syncrregs.r_reg[p][0][pwdata][22]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][22]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][22]/CE}, {ahbi[hwdata][22] apbx/syncrregs.r_reg[p][0][pwdata][22]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][23] - 
nets: {apbi[pwdata][23] apbx/syncrregs.r_reg[p][0][pwdata][23]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][23]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][23]/CE}, {ahbi[hwdata][23] apbx/syncrregs.r_reg[p][0][pwdata][23]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][24] - 
nets: {apbi[pwdata][24] apbx/syncrregs.r_reg[p][0][pwdata][24]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][24]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][24]/CE}, {ahbi[hwdata][24] apbx/syncrregs.r_reg[p][0][pwdata][24]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][24]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][25] - 
nets: {apbi[pwdata][25] apbx/syncrregs.r_reg[p][0][pwdata][25]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][25]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][25]/CE}, {ahbi[hwdata][25] apbx/syncrregs.r_reg[p][0][pwdata][25]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][25]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][26] - 
nets: {apbi[pwdata][26] apbx/syncrregs.r_reg[p][0][pwdata][26]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][26]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][26]/CE}, {ahbi[hwdata][26] apbx/syncrregs.r_reg[p][0][pwdata][26]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][26]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][27] - 
nets: {apbi[pwdata][27] apbx/syncrregs.r_reg[p][0][pwdata][27]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][27]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][27]/CE}, {ahbi[hwdata][27] apbx/syncrregs.r_reg[p][0][pwdata][27]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][28] - 
nets: {apbi[pwdata][28] apbx/syncrregs.r_reg[p][0][pwdata][28]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][28]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][28]/CE}, {ahbi[hwdata][28] apbx/syncrregs.r_reg[p][0][pwdata][28]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][29] - 
nets: {apbi[pwdata][29] apbx/syncrregs.r_reg[p][0][pwdata][29]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][29]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][29]/CE}, {ahbi[hwdata][29] apbx/syncrregs.r_reg[p][0][pwdata][29]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][29]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][2] - 
nets: {apbi[pwdata][2] apbx/syncrregs.r_reg[p][0][pwdata][2]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][2]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][2]/CE}, {ahbi[hwdata][2] apbx/syncrregs.r_reg[p][0][pwdata][2]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][30] - 
nets: {apbi[pwdata][30] apbx/syncrregs.r_reg[p][0][pwdata][30]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][30]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][30]/CE}, {ahbi[hwdata][30] apbx/syncrregs.r_reg[p][0][pwdata][30]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][30]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][31] - 
nets: {apbi[pwdata][31] apbx/syncrregs.r_reg[p][0][pwdata][31]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][31]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][31]/CE}, {ahbi[hwdata][31] apbx/syncrregs.r_reg[p][0][pwdata][31]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][31]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][3] - 
nets: {apbi[pwdata][3] apbx/syncrregs.r_reg[p][0][pwdata][3]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][3]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][3]/CE}, {ahbi[hwdata][3] apbx/syncrregs.r_reg[p][0][pwdata][3]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][4] - 
nets: {apbi[pwdata][4] apbx/syncrregs.r_reg[p][0][pwdata][4]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][4]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][4]/CE}, {ahbi[hwdata][4] apbx/syncrregs.r_reg[p][0][pwdata][4]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][5] - 
nets: {apbi[pwdata][5] apbx/syncrregs.r_reg[p][0][pwdata][5]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][5]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][5]/CE}, {ahbi[hwdata][5] apbx/syncrregs.r_reg[p][0][pwdata][5]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][6] - 
nets: {apbi[pwdata][6] apbx/syncrregs.r_reg[p][0][pwdata][6]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][6]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][6]/CE}, {ahbi[hwdata][6] apbx/syncrregs.r_reg[p][0][pwdata][6]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][6]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][7] - 
nets: {apbi[pwdata][7] apbx/syncrregs.r_reg[p][0][pwdata][7]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][7]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][7]/CE}, {ahbi[hwdata][7] apbx/syncrregs.r_reg[p][0][pwdata][7]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][7]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][8] - 
nets: {apbi[pwdata][8] apbx/syncrregs.r_reg[p][0][pwdata][8]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][8]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][8]/CE}, {ahbi[hwdata][8] apbx/syncrregs.r_reg[p][0][pwdata][8]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][8]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X75Y155, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

apbx/syncrregs.r_reg[p][0][pwdata][9] - 
nets: {apbi[pwdata][9] apbx/syncrregs.r_reg[p][0][pwdata][9]/Q}, {clk apbx/syncrregs.r_reg[p][0][pwdata][9]/C}, {apbx/v[p][0][pwdata] apbx/syncrregs.r_reg[p][0][pwdata][9]/CE}, {ahbi[hwdata][9] apbx/syncrregs.r_reg[p][0][pwdata][9]/D}, {<const0> apbx/syncrregs.r_reg[p][0][pwdata][9]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y156, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

psel[0]2_carry_i_1 - 
nets: {psel[0]2_carry_i_1_n_0 psel[0]2_carry_i_1/O}, {apbo[0][pconfig][1][29] psel[0]2_carry_i_1/I0}, {apbo[0][pconfig][1][13] psel[0]2_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_carry_i_1/I2}, {psel[0]2_carry_i_5_n_0 psel[0]2_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_carry_i_2 - 
nets: {psel[0]2_carry_i_2_n_0 psel[0]2_carry_i_2/O}, {apbo[0][pconfig][1][26] psel[0]2_carry_i_2/I0}, {apbo[0][pconfig][1][10] psel[0]2_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_carry_i_2/I2}, {psel[0]2_carry_i_6_n_0 psel[0]2_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_carry_i_3 - 
nets: {psel[0]2_carry_i_3_n_0 psel[0]2_carry_i_3/O}, {apbo[0][pconfig][1][23] psel[0]2_carry_i_3/I0}, {apbo[0][pconfig][1][7] psel[0]2_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_carry_i_3/I2}, {psel[0]2_carry_i_7_n_0 psel[0]2_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_carry_i_4 - 
nets: {psel[0]2_carry_i_4_n_0 psel[0]2_carry_i_4/O}, {apbo[0][pconfig][1][20] psel[0]2_carry_i_4/I0}, {apbo[0][pconfig][1][4] psel[0]2_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_carry_i_4/I2}, {psel[0]2_carry_i_8_n_0 psel[0]2_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_carry_i_5 - 
nets: {psel[0]2_carry_i_5_n_0 psel[0]2_carry_i_5/O}, {apbo[0][pconfig][1][30] psel[0]2_carry_i_5/I0}, {apbo[0][pconfig][1][14] psel[0]2_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_carry_i_5/I2}, {apbo[0][pconfig][1][31] psel[0]2_carry_i_5/I3}, {apbo[0][pconfig][1][15] psel[0]2_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_carry_i_6 - 
nets: {psel[0]2_carry_i_6_n_0 psel[0]2_carry_i_6/O}, {apbo[0][pconfig][1][27] psel[0]2_carry_i_6/I0}, {apbo[0][pconfig][1][11] psel[0]2_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_carry_i_6/I2}, {apbo[0][pconfig][1][28] psel[0]2_carry_i_6/I3}, {apbo[0][pconfig][1][12] psel[0]2_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_carry_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_carry_i_7 - 
nets: {psel[0]2_carry_i_7_n_0 psel[0]2_carry_i_7/O}, {apbo[0][pconfig][1][24] psel[0]2_carry_i_7/I0}, {apbo[0][pconfig][1][8] psel[0]2_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_carry_i_7/I2}, {apbo[0][pconfig][1][25] psel[0]2_carry_i_7/I3}, {apbo[0][pconfig][1][9] psel[0]2_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_carry_i_8 - 
nets: {psel[0]2_carry_i_8_n_0 psel[0]2_carry_i_8/O}, {apbo[0][pconfig][1][21] psel[0]2_carry_i_8/I0}, {apbo[0][pconfig][1][5] psel[0]2_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_carry_i_8/I2}, {apbo[0][pconfig][1][22] psel[0]2_carry_i_8/I3}, {apbo[0][pconfig][1][6] psel[0]2_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_carry_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__0_carry_i_1 - 
nets: {psel[0]2_inferred__0_carry_i_1_n_0 psel[0]2_inferred__0_carry_i_1/O}, {apbo[14][pconfig][1][29] psel[0]2_inferred__0_carry_i_1/I0}, {apbo[14][pconfig][1][13] psel[0]2_inferred__0_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__0_carry_i_1/I2}, {psel[0]2_inferred__0_carry_i_5_n_0 psel[0]2_inferred__0_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__0_carry_i_2 - 
nets: {psel[0]2_inferred__0_carry_i_2_n_0 psel[0]2_inferred__0_carry_i_2/O}, {apbo[14][pconfig][1][26] psel[0]2_inferred__0_carry_i_2/I0}, {apbo[14][pconfig][1][10] psel[0]2_inferred__0_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__0_carry_i_2/I2}, {psel[0]2_inferred__0_carry_i_6_n_0 psel[0]2_inferred__0_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__0_carry_i_3 - 
nets: {psel[0]2_inferred__0_carry_i_3_n_0 psel[0]2_inferred__0_carry_i_3/O}, {apbo[14][pconfig][1][23] psel[0]2_inferred__0_carry_i_3/I0}, {apbo[14][pconfig][1][7] psel[0]2_inferred__0_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__0_carry_i_3/I2}, {psel[0]2_inferred__0_carry_i_7_n_0 psel[0]2_inferred__0_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__0_carry_i_4 - 
nets: {psel[0]2_inferred__0_carry_i_4_n_0 psel[0]2_inferred__0_carry_i_4/O}, {apbo[14][pconfig][1][20] psel[0]2_inferred__0_carry_i_4/I0}, {apbo[14][pconfig][1][4] psel[0]2_inferred__0_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__0_carry_i_4/I2}, {psel[0]2_inferred__0_carry_i_8_n_0 psel[0]2_inferred__0_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__0_carry_i_5 - 
nets: {psel[0]2_inferred__0_carry_i_5_n_0 psel[0]2_inferred__0_carry_i_5/O}, {apbo[14][pconfig][1][30] psel[0]2_inferred__0_carry_i_5/I0}, {apbo[14][pconfig][1][14] psel[0]2_inferred__0_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__0_carry_i_5/I2}, {apbo[14][pconfig][1][31] psel[0]2_inferred__0_carry_i_5/I3}, {apbo[14][pconfig][1][15] psel[0]2_inferred__0_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__0_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__0_carry_i_6 - 
nets: {psel[0]2_inferred__0_carry_i_6_n_0 psel[0]2_inferred__0_carry_i_6/O}, {apbo[14][pconfig][1][27] psel[0]2_inferred__0_carry_i_6/I0}, {apbo[14][pconfig][1][11] psel[0]2_inferred__0_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__0_carry_i_6/I2}, {apbo[14][pconfig][1][28] psel[0]2_inferred__0_carry_i_6/I3}, {apbo[14][pconfig][1][12] psel[0]2_inferred__0_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__0_carry_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X78Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__0_carry_i_7 - 
nets: {psel[0]2_inferred__0_carry_i_7_n_0 psel[0]2_inferred__0_carry_i_7/O}, {apbo[14][pconfig][1][24] psel[0]2_inferred__0_carry_i_7/I0}, {apbo[14][pconfig][1][8] psel[0]2_inferred__0_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__0_carry_i_7/I2}, {apbo[14][pconfig][1][25] psel[0]2_inferred__0_carry_i_7/I3}, {apbo[14][pconfig][1][9] psel[0]2_inferred__0_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__0_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__0_carry_i_8 - 
nets: {psel[0]2_inferred__0_carry_i_8_n_0 psel[0]2_inferred__0_carry_i_8/O}, {apbo[14][pconfig][1][21] psel[0]2_inferred__0_carry_i_8/I0}, {apbo[14][pconfig][1][5] psel[0]2_inferred__0_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__0_carry_i_8/I2}, {apbo[14][pconfig][1][22] psel[0]2_inferred__0_carry_i_8/I3}, {apbo[14][pconfig][1][6] psel[0]2_inferred__0_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__0_carry_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__10_carry_i_1 - 
nets: {psel[0]2_inferred__10_carry_i_1_n_0 psel[0]2_inferred__10_carry_i_1/O}, {apbo[4][pconfig][1][29] psel[0]2_inferred__10_carry_i_1/I0}, {apbo[4][pconfig][1][13] psel[0]2_inferred__10_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__10_carry_i_1/I2}, {psel[0]2_inferred__10_carry_i_5_n_0 psel[0]2_inferred__10_carry_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X72Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__10_carry_i_2 - 
nets: {psel[0]2_inferred__10_carry_i_2_n_0 psel[0]2_inferred__10_carry_i_2/O}, {apbo[4][pconfig][1][26] psel[0]2_inferred__10_carry_i_2/I0}, {apbo[4][pconfig][1][10] psel[0]2_inferred__10_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__10_carry_i_2/I2}, {psel[0]2_inferred__10_carry_i_6_n_0 psel[0]2_inferred__10_carry_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X72Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__10_carry_i_3 - 
nets: {psel[0]2_inferred__10_carry_i_3_n_0 psel[0]2_inferred__10_carry_i_3/O}, {apbo[4][pconfig][1][23] psel[0]2_inferred__10_carry_i_3/I0}, {apbo[4][pconfig][1][7] psel[0]2_inferred__10_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__10_carry_i_3/I2}, {psel[0]2_inferred__10_carry_i_7_n_0 psel[0]2_inferred__10_carry_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X72Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__10_carry_i_4 - 
nets: {psel[0]2_inferred__10_carry_i_4_n_0 psel[0]2_inferred__10_carry_i_4/O}, {apbo[4][pconfig][1][20] psel[0]2_inferred__10_carry_i_4/I0}, {apbo[4][pconfig][1][4] psel[0]2_inferred__10_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__10_carry_i_4/I2}, {psel[0]2_inferred__10_carry_i_8_n_0 psel[0]2_inferred__10_carry_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X72Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__10_carry_i_5 - 
nets: {psel[0]2_inferred__10_carry_i_5_n_0 psel[0]2_inferred__10_carry_i_5/O}, {apbo[4][pconfig][1][30] psel[0]2_inferred__10_carry_i_5/I0}, {apbo[4][pconfig][1][14] psel[0]2_inferred__10_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__10_carry_i_5/I2}, {apbo[4][pconfig][1][31] psel[0]2_inferred__10_carry_i_5/I3}, {apbo[4][pconfig][1][15] psel[0]2_inferred__10_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__10_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__10_carry_i_6 - 
nets: {psel[0]2_inferred__10_carry_i_6_n_0 psel[0]2_inferred__10_carry_i_6/O}, {apbo[4][pconfig][1][27] psel[0]2_inferred__10_carry_i_6/I0}, {apbo[4][pconfig][1][11] psel[0]2_inferred__10_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__10_carry_i_6/I2}, {apbo[4][pconfig][1][28] psel[0]2_inferred__10_carry_i_6/I3}, {apbo[4][pconfig][1][12] psel[0]2_inferred__10_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__10_carry_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X78Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__10_carry_i_7 - 
nets: {psel[0]2_inferred__10_carry_i_7_n_0 psel[0]2_inferred__10_carry_i_7/O}, {apbo[4][pconfig][1][24] psel[0]2_inferred__10_carry_i_7/I0}, {apbo[4][pconfig][1][8] psel[0]2_inferred__10_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__10_carry_i_7/I2}, {apbo[4][pconfig][1][25] psel[0]2_inferred__10_carry_i_7/I3}, {apbo[4][pconfig][1][9] psel[0]2_inferred__10_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__10_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__10_carry_i_8 - 
nets: {psel[0]2_inferred__10_carry_i_8_n_0 psel[0]2_inferred__10_carry_i_8/O}, {apbo[4][pconfig][1][21] psel[0]2_inferred__10_carry_i_8/I0}, {apbo[4][pconfig][1][5] psel[0]2_inferred__10_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__10_carry_i_8/I2}, {apbo[4][pconfig][1][22] psel[0]2_inferred__10_carry_i_8/I3}, {apbo[4][pconfig][1][6] psel[0]2_inferred__10_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__10_carry_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__11_carry_i_1 - 
nets: {psel[0]2_inferred__11_carry_i_1_n_0 psel[0]2_inferred__11_carry_i_1/O}, {apbo[3][pconfig][1][29] psel[0]2_inferred__11_carry_i_1/I0}, {apbo[3][pconfig][1][13] psel[0]2_inferred__11_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__11_carry_i_1/I2}, {psel[0]2_inferred__11_carry_i_5_n_0 psel[0]2_inferred__11_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__11_carry_i_2 - 
nets: {psel[0]2_inferred__11_carry_i_2_n_0 psel[0]2_inferred__11_carry_i_2/O}, {apbo[3][pconfig][1][26] psel[0]2_inferred__11_carry_i_2/I0}, {apbo[3][pconfig][1][10] psel[0]2_inferred__11_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__11_carry_i_2/I2}, {psel[0]2_inferred__11_carry_i_6_n_0 psel[0]2_inferred__11_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__11_carry_i_3 - 
nets: {psel[0]2_inferred__11_carry_i_3_n_0 psel[0]2_inferred__11_carry_i_3/O}, {apbo[3][pconfig][1][23] psel[0]2_inferred__11_carry_i_3/I0}, {apbo[3][pconfig][1][7] psel[0]2_inferred__11_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__11_carry_i_3/I2}, {psel[0]2_inferred__11_carry_i_7_n_0 psel[0]2_inferred__11_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__11_carry_i_4 - 
nets: {psel[0]2_inferred__11_carry_i_4_n_0 psel[0]2_inferred__11_carry_i_4/O}, {apbo[3][pconfig][1][20] psel[0]2_inferred__11_carry_i_4/I0}, {apbo[3][pconfig][1][4] psel[0]2_inferred__11_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__11_carry_i_4/I2}, {psel[0]2_inferred__11_carry_i_8_n_0 psel[0]2_inferred__11_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__11_carry_i_5 - 
nets: {psel[0]2_inferred__11_carry_i_5_n_0 psel[0]2_inferred__11_carry_i_5/O}, {apbo[3][pconfig][1][30] psel[0]2_inferred__11_carry_i_5/I0}, {apbo[3][pconfig][1][14] psel[0]2_inferred__11_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__11_carry_i_5/I2}, {apbo[3][pconfig][1][31] psel[0]2_inferred__11_carry_i_5/I3}, {apbo[3][pconfig][1][15] psel[0]2_inferred__11_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__11_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__11_carry_i_6 - 
nets: {psel[0]2_inferred__11_carry_i_6_n_0 psel[0]2_inferred__11_carry_i_6/O}, {apbo[3][pconfig][1][27] psel[0]2_inferred__11_carry_i_6/I0}, {apbo[3][pconfig][1][11] psel[0]2_inferred__11_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__11_carry_i_6/I2}, {apbo[3][pconfig][1][28] psel[0]2_inferred__11_carry_i_6/I3}, {apbo[3][pconfig][1][12] psel[0]2_inferred__11_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__11_carry_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X78Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__11_carry_i_7 - 
nets: {psel[0]2_inferred__11_carry_i_7_n_0 psel[0]2_inferred__11_carry_i_7/O}, {apbo[3][pconfig][1][24] psel[0]2_inferred__11_carry_i_7/I0}, {apbo[3][pconfig][1][8] psel[0]2_inferred__11_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__11_carry_i_7/I2}, {apbo[3][pconfig][1][25] psel[0]2_inferred__11_carry_i_7/I3}, {apbo[3][pconfig][1][9] psel[0]2_inferred__11_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__11_carry_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X78Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__11_carry_i_8 - 
nets: {psel[0]2_inferred__11_carry_i_8_n_0 psel[0]2_inferred__11_carry_i_8/O}, {apbo[3][pconfig][1][21] psel[0]2_inferred__11_carry_i_8/I0}, {apbo[3][pconfig][1][5] psel[0]2_inferred__11_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__11_carry_i_8/I2}, {apbo[3][pconfig][1][22] psel[0]2_inferred__11_carry_i_8/I3}, {apbo[3][pconfig][1][6] psel[0]2_inferred__11_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__11_carry_i_8/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X78Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__12_carry_i_1 - 
nets: {psel[0]2_inferred__12_carry_i_1_n_0 psel[0]2_inferred__12_carry_i_1/O}, {apbo[2][pconfig][1][29] psel[0]2_inferred__12_carry_i_1/I0}, {apbo[2][pconfig][1][13] psel[0]2_inferred__12_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__12_carry_i_1/I2}, {psel[0]2_inferred__12_carry_i_5_n_0 psel[0]2_inferred__12_carry_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X79Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__12_carry_i_2 - 
nets: {psel[0]2_inferred__12_carry_i_2_n_0 psel[0]2_inferred__12_carry_i_2/O}, {apbo[2][pconfig][1][26] psel[0]2_inferred__12_carry_i_2/I0}, {apbo[2][pconfig][1][10] psel[0]2_inferred__12_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__12_carry_i_2/I2}, {psel[0]2_inferred__12_carry_i_6_n_0 psel[0]2_inferred__12_carry_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X79Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__12_carry_i_3 - 
nets: {psel[0]2_inferred__12_carry_i_3_n_0 psel[0]2_inferred__12_carry_i_3/O}, {apbo[2][pconfig][1][23] psel[0]2_inferred__12_carry_i_3/I0}, {apbo[2][pconfig][1][7] psel[0]2_inferred__12_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__12_carry_i_3/I2}, {psel[0]2_inferred__12_carry_i_7_n_0 psel[0]2_inferred__12_carry_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X79Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__12_carry_i_4 - 
nets: {psel[0]2_inferred__12_carry_i_4_n_0 psel[0]2_inferred__12_carry_i_4/O}, {apbo[2][pconfig][1][20] psel[0]2_inferred__12_carry_i_4/I0}, {apbo[2][pconfig][1][4] psel[0]2_inferred__12_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__12_carry_i_4/I2}, {psel[0]2_inferred__12_carry_i_8_n_0 psel[0]2_inferred__12_carry_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X79Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__12_carry_i_5 - 
nets: {psel[0]2_inferred__12_carry_i_5_n_0 psel[0]2_inferred__12_carry_i_5/O}, {apbo[2][pconfig][1][30] psel[0]2_inferred__12_carry_i_5/I0}, {apbo[2][pconfig][1][14] psel[0]2_inferred__12_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__12_carry_i_5/I2}, {apbo[2][pconfig][1][31] psel[0]2_inferred__12_carry_i_5/I3}, {apbo[2][pconfig][1][15] psel[0]2_inferred__12_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__12_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__12_carry_i_6 - 
nets: {psel[0]2_inferred__12_carry_i_6_n_0 psel[0]2_inferred__12_carry_i_6/O}, {apbo[2][pconfig][1][27] psel[0]2_inferred__12_carry_i_6/I0}, {apbo[2][pconfig][1][11] psel[0]2_inferred__12_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__12_carry_i_6/I2}, {apbo[2][pconfig][1][28] psel[0]2_inferred__12_carry_i_6/I3}, {apbo[2][pconfig][1][12] psel[0]2_inferred__12_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__12_carry_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__12_carry_i_7 - 
nets: {psel[0]2_inferred__12_carry_i_7_n_0 psel[0]2_inferred__12_carry_i_7/O}, {apbo[2][pconfig][1][24] psel[0]2_inferred__12_carry_i_7/I0}, {apbo[2][pconfig][1][8] psel[0]2_inferred__12_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__12_carry_i_7/I2}, {apbo[2][pconfig][1][25] psel[0]2_inferred__12_carry_i_7/I3}, {apbo[2][pconfig][1][9] psel[0]2_inferred__12_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__12_carry_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__12_carry_i_8 - 
nets: {psel[0]2_inferred__12_carry_i_8_n_0 psel[0]2_inferred__12_carry_i_8/O}, {apbo[2][pconfig][1][21] psel[0]2_inferred__12_carry_i_8/I0}, {apbo[2][pconfig][1][5] psel[0]2_inferred__12_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__12_carry_i_8/I2}, {apbo[2][pconfig][1][22] psel[0]2_inferred__12_carry_i_8/I3}, {apbo[2][pconfig][1][6] psel[0]2_inferred__12_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__12_carry_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X80Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__13_carry_i_1 - 
nets: {psel[0]2_inferred__13_carry_i_1_n_0 psel[0]2_inferred__13_carry_i_1/O}, {apbo[1][pconfig][1][29] psel[0]2_inferred__13_carry_i_1/I0}, {apbo[1][pconfig][1][13] psel[0]2_inferred__13_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__13_carry_i_1/I2}, {psel[0]2_inferred__13_carry_i_5_n_0 psel[0]2_inferred__13_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__13_carry_i_2 - 
nets: {psel[0]2_inferred__13_carry_i_2_n_0 psel[0]2_inferred__13_carry_i_2/O}, {apbo[1][pconfig][1][26] psel[0]2_inferred__13_carry_i_2/I0}, {apbo[1][pconfig][1][10] psel[0]2_inferred__13_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__13_carry_i_2/I2}, {psel[0]2_inferred__13_carry_i_6_n_0 psel[0]2_inferred__13_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__13_carry_i_3 - 
nets: {psel[0]2_inferred__13_carry_i_3_n_0 psel[0]2_inferred__13_carry_i_3/O}, {apbo[1][pconfig][1][23] psel[0]2_inferred__13_carry_i_3/I0}, {apbo[1][pconfig][1][7] psel[0]2_inferred__13_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__13_carry_i_3/I2}, {psel[0]2_inferred__13_carry_i_7_n_0 psel[0]2_inferred__13_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__13_carry_i_4 - 
nets: {psel[0]2_inferred__13_carry_i_4_n_0 psel[0]2_inferred__13_carry_i_4/O}, {apbo[1][pconfig][1][20] psel[0]2_inferred__13_carry_i_4/I0}, {apbo[1][pconfig][1][4] psel[0]2_inferred__13_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__13_carry_i_4/I2}, {psel[0]2_inferred__13_carry_i_8_n_0 psel[0]2_inferred__13_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__13_carry_i_5 - 
nets: {psel[0]2_inferred__13_carry_i_5_n_0 psel[0]2_inferred__13_carry_i_5/O}, {apbo[1][pconfig][1][30] psel[0]2_inferred__13_carry_i_5/I0}, {apbo[1][pconfig][1][14] psel[0]2_inferred__13_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__13_carry_i_5/I2}, {apbo[1][pconfig][1][31] psel[0]2_inferred__13_carry_i_5/I3}, {apbo[1][pconfig][1][15] psel[0]2_inferred__13_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__13_carry_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__13_carry_i_6 - 
nets: {psel[0]2_inferred__13_carry_i_6_n_0 psel[0]2_inferred__13_carry_i_6/O}, {apbo[1][pconfig][1][27] psel[0]2_inferred__13_carry_i_6/I0}, {apbo[1][pconfig][1][11] psel[0]2_inferred__13_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__13_carry_i_6/I2}, {apbo[1][pconfig][1][28] psel[0]2_inferred__13_carry_i_6/I3}, {apbo[1][pconfig][1][12] psel[0]2_inferred__13_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__13_carry_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X80Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__13_carry_i_7 - 
nets: {psel[0]2_inferred__13_carry_i_7_n_0 psel[0]2_inferred__13_carry_i_7/O}, {apbo[1][pconfig][1][24] psel[0]2_inferred__13_carry_i_7/I0}, {apbo[1][pconfig][1][8] psel[0]2_inferred__13_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__13_carry_i_7/I2}, {apbo[1][pconfig][1][25] psel[0]2_inferred__13_carry_i_7/I3}, {apbo[1][pconfig][1][9] psel[0]2_inferred__13_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__13_carry_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__13_carry_i_8 - 
nets: {psel[0]2_inferred__13_carry_i_8_n_0 psel[0]2_inferred__13_carry_i_8/O}, {apbo[1][pconfig][1][21] psel[0]2_inferred__13_carry_i_8/I0}, {apbo[1][pconfig][1][5] psel[0]2_inferred__13_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__13_carry_i_8/I2}, {apbo[1][pconfig][1][22] psel[0]2_inferred__13_carry_i_8/I3}, {apbo[1][pconfig][1][6] psel[0]2_inferred__13_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__13_carry_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__14_carry_i_1 - 
nets: {psel[0]2_inferred__14_carry_i_1_n_0 psel[0]2_inferred__14_carry_i_1/O}, {apbo[15][pconfig][1][29] psel[0]2_inferred__14_carry_i_1/I0}, {apbo[15][pconfig][1][13] psel[0]2_inferred__14_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__14_carry_i_1/I2}, {psel[0]2_inferred__14_carry_i_5_n_0 psel[0]2_inferred__14_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__14_carry_i_2 - 
nets: {psel[0]2_inferred__14_carry_i_2_n_0 psel[0]2_inferred__14_carry_i_2/O}, {apbo[15][pconfig][1][26] psel[0]2_inferred__14_carry_i_2/I0}, {apbo[15][pconfig][1][10] psel[0]2_inferred__14_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__14_carry_i_2/I2}, {psel[0]2_inferred__14_carry_i_6_n_0 psel[0]2_inferred__14_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__14_carry_i_3 - 
nets: {psel[0]2_inferred__14_carry_i_3_n_0 psel[0]2_inferred__14_carry_i_3/O}, {apbo[15][pconfig][1][23] psel[0]2_inferred__14_carry_i_3/I0}, {apbo[15][pconfig][1][7] psel[0]2_inferred__14_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__14_carry_i_3/I2}, {psel[0]2_inferred__14_carry_i_7_n_0 psel[0]2_inferred__14_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__14_carry_i_4 - 
nets: {psel[0]2_inferred__14_carry_i_4_n_0 psel[0]2_inferred__14_carry_i_4/O}, {apbo[15][pconfig][1][20] psel[0]2_inferred__14_carry_i_4/I0}, {apbo[15][pconfig][1][4] psel[0]2_inferred__14_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__14_carry_i_4/I2}, {psel[0]2_inferred__14_carry_i_8_n_0 psel[0]2_inferred__14_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__14_carry_i_5 - 
nets: {psel[0]2_inferred__14_carry_i_5_n_0 psel[0]2_inferred__14_carry_i_5/O}, {apbo[15][pconfig][1][30] psel[0]2_inferred__14_carry_i_5/I0}, {apbo[15][pconfig][1][14] psel[0]2_inferred__14_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__14_carry_i_5/I2}, {apbo[15][pconfig][1][31] psel[0]2_inferred__14_carry_i_5/I3}, {apbo[15][pconfig][1][15] psel[0]2_inferred__14_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__14_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__14_carry_i_6 - 
nets: {psel[0]2_inferred__14_carry_i_6_n_0 psel[0]2_inferred__14_carry_i_6/O}, {apbo[15][pconfig][1][27] psel[0]2_inferred__14_carry_i_6/I0}, {apbo[15][pconfig][1][11] psel[0]2_inferred__14_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__14_carry_i_6/I2}, {apbo[15][pconfig][1][28] psel[0]2_inferred__14_carry_i_6/I3}, {apbo[15][pconfig][1][12] psel[0]2_inferred__14_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__14_carry_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__14_carry_i_7 - 
nets: {psel[0]2_inferred__14_carry_i_7_n_0 psel[0]2_inferred__14_carry_i_7/O}, {apbo[15][pconfig][1][24] psel[0]2_inferred__14_carry_i_7/I0}, {apbo[15][pconfig][1][8] psel[0]2_inferred__14_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__14_carry_i_7/I2}, {apbo[15][pconfig][1][25] psel[0]2_inferred__14_carry_i_7/I3}, {apbo[15][pconfig][1][9] psel[0]2_inferred__14_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__14_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__14_carry_i_8 - 
nets: {psel[0]2_inferred__14_carry_i_8_n_0 psel[0]2_inferred__14_carry_i_8/O}, {apbo[15][pconfig][1][21] psel[0]2_inferred__14_carry_i_8/I0}, {apbo[15][pconfig][1][5] psel[0]2_inferred__14_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__14_carry_i_8/I2}, {apbo[15][pconfig][1][22] psel[0]2_inferred__14_carry_i_8/I3}, {apbo[15][pconfig][1][6] psel[0]2_inferred__14_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__14_carry_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__1_carry_i_1 - 
nets: {psel[0]2_inferred__1_carry_i_1_n_0 psel[0]2_inferred__1_carry_i_1/O}, {apbo[13][pconfig][1][29] psel[0]2_inferred__1_carry_i_1/I0}, {apbo[13][pconfig][1][13] psel[0]2_inferred__1_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__1_carry_i_1/I2}, {psel[0]2_inferred__1_carry_i_5_n_0 psel[0]2_inferred__1_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__1_carry_i_2 - 
nets: {psel[0]2_inferred__1_carry_i_2_n_0 psel[0]2_inferred__1_carry_i_2/O}, {apbo[13][pconfig][1][26] psel[0]2_inferred__1_carry_i_2/I0}, {apbo[13][pconfig][1][10] psel[0]2_inferred__1_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__1_carry_i_2/I2}, {psel[0]2_inferred__1_carry_i_6_n_0 psel[0]2_inferred__1_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__1_carry_i_3 - 
nets: {psel[0]2_inferred__1_carry_i_3_n_0 psel[0]2_inferred__1_carry_i_3/O}, {apbo[13][pconfig][1][23] psel[0]2_inferred__1_carry_i_3/I0}, {apbo[13][pconfig][1][7] psel[0]2_inferred__1_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__1_carry_i_3/I2}, {psel[0]2_inferred__1_carry_i_7_n_0 psel[0]2_inferred__1_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__1_carry_i_4 - 
nets: {psel[0]2_inferred__1_carry_i_4_n_0 psel[0]2_inferred__1_carry_i_4/O}, {apbo[13][pconfig][1][20] psel[0]2_inferred__1_carry_i_4/I0}, {apbo[13][pconfig][1][4] psel[0]2_inferred__1_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__1_carry_i_4/I2}, {psel[0]2_inferred__1_carry_i_8_n_0 psel[0]2_inferred__1_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__1_carry_i_5 - 
nets: {psel[0]2_inferred__1_carry_i_5_n_0 psel[0]2_inferred__1_carry_i_5/O}, {apbo[13][pconfig][1][30] psel[0]2_inferred__1_carry_i_5/I0}, {apbo[13][pconfig][1][14] psel[0]2_inferred__1_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__1_carry_i_5/I2}, {apbo[13][pconfig][1][31] psel[0]2_inferred__1_carry_i_5/I3}, {apbo[13][pconfig][1][15] psel[0]2_inferred__1_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__1_carry_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__1_carry_i_6 - 
nets: {psel[0]2_inferred__1_carry_i_6_n_0 psel[0]2_inferred__1_carry_i_6/O}, {apbo[13][pconfig][1][27] psel[0]2_inferred__1_carry_i_6/I0}, {apbo[13][pconfig][1][11] psel[0]2_inferred__1_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__1_carry_i_6/I2}, {apbo[13][pconfig][1][28] psel[0]2_inferred__1_carry_i_6/I3}, {apbo[13][pconfig][1][12] psel[0]2_inferred__1_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__1_carry_i_6/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X76Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__1_carry_i_7 - 
nets: {psel[0]2_inferred__1_carry_i_7_n_0 psel[0]2_inferred__1_carry_i_7/O}, {apbo[13][pconfig][1][24] psel[0]2_inferred__1_carry_i_7/I0}, {apbo[13][pconfig][1][8] psel[0]2_inferred__1_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__1_carry_i_7/I2}, {apbo[13][pconfig][1][25] psel[0]2_inferred__1_carry_i_7/I3}, {apbo[13][pconfig][1][9] psel[0]2_inferred__1_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__1_carry_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__1_carry_i_8 - 
nets: {psel[0]2_inferred__1_carry_i_8_n_0 psel[0]2_inferred__1_carry_i_8/O}, {apbo[13][pconfig][1][21] psel[0]2_inferred__1_carry_i_8/I0}, {apbo[13][pconfig][1][5] psel[0]2_inferred__1_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__1_carry_i_8/I2}, {apbo[13][pconfig][1][22] psel[0]2_inferred__1_carry_i_8/I3}, {apbo[13][pconfig][1][6] psel[0]2_inferred__1_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__1_carry_i_8/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__2_carry_i_1 - 
nets: {psel[0]2_inferred__2_carry_i_1_n_0 psel[0]2_inferred__2_carry_i_1/O}, {apbo[12][pconfig][1][29] psel[0]2_inferred__2_carry_i_1/I0}, {apbo[12][pconfig][1][13] psel[0]2_inferred__2_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__2_carry_i_1/I2}, {psel[0]2_inferred__2_carry_i_5_n_0 psel[0]2_inferred__2_carry_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X75Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__2_carry_i_2 - 
nets: {psel[0]2_inferred__2_carry_i_2_n_0 psel[0]2_inferred__2_carry_i_2/O}, {apbo[12][pconfig][1][26] psel[0]2_inferred__2_carry_i_2/I0}, {apbo[12][pconfig][1][10] psel[0]2_inferred__2_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__2_carry_i_2/I2}, {psel[0]2_inferred__2_carry_i_6_n_0 psel[0]2_inferred__2_carry_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X75Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__2_carry_i_3 - 
nets: {psel[0]2_inferred__2_carry_i_3_n_0 psel[0]2_inferred__2_carry_i_3/O}, {apbo[12][pconfig][1][23] psel[0]2_inferred__2_carry_i_3/I0}, {apbo[12][pconfig][1][7] psel[0]2_inferred__2_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__2_carry_i_3/I2}, {psel[0]2_inferred__2_carry_i_7_n_0 psel[0]2_inferred__2_carry_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X75Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__2_carry_i_4 - 
nets: {psel[0]2_inferred__2_carry_i_4_n_0 psel[0]2_inferred__2_carry_i_4/O}, {apbo[12][pconfig][1][20] psel[0]2_inferred__2_carry_i_4/I0}, {apbo[12][pconfig][1][4] psel[0]2_inferred__2_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__2_carry_i_4/I2}, {psel[0]2_inferred__2_carry_i_8_n_0 psel[0]2_inferred__2_carry_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X75Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__2_carry_i_5 - 
nets: {psel[0]2_inferred__2_carry_i_5_n_0 psel[0]2_inferred__2_carry_i_5/O}, {apbo[12][pconfig][1][30] psel[0]2_inferred__2_carry_i_5/I0}, {apbo[12][pconfig][1][14] psel[0]2_inferred__2_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__2_carry_i_5/I2}, {apbo[12][pconfig][1][31] psel[0]2_inferred__2_carry_i_5/I3}, {apbo[12][pconfig][1][15] psel[0]2_inferred__2_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__2_carry_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__2_carry_i_6 - 
nets: {psel[0]2_inferred__2_carry_i_6_n_0 psel[0]2_inferred__2_carry_i_6/O}, {apbo[12][pconfig][1][27] psel[0]2_inferred__2_carry_i_6/I0}, {apbo[12][pconfig][1][11] psel[0]2_inferred__2_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__2_carry_i_6/I2}, {apbo[12][pconfig][1][28] psel[0]2_inferred__2_carry_i_6/I3}, {apbo[12][pconfig][1][12] psel[0]2_inferred__2_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__2_carry_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__2_carry_i_7 - 
nets: {psel[0]2_inferred__2_carry_i_7_n_0 psel[0]2_inferred__2_carry_i_7/O}, {apbo[12][pconfig][1][24] psel[0]2_inferred__2_carry_i_7/I0}, {apbo[12][pconfig][1][8] psel[0]2_inferred__2_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__2_carry_i_7/I2}, {apbo[12][pconfig][1][25] psel[0]2_inferred__2_carry_i_7/I3}, {apbo[12][pconfig][1][9] psel[0]2_inferred__2_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__2_carry_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__2_carry_i_8 - 
nets: {psel[0]2_inferred__2_carry_i_8_n_0 psel[0]2_inferred__2_carry_i_8/O}, {apbo[12][pconfig][1][21] psel[0]2_inferred__2_carry_i_8/I0}, {apbo[12][pconfig][1][5] psel[0]2_inferred__2_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__2_carry_i_8/I2}, {apbo[12][pconfig][1][22] psel[0]2_inferred__2_carry_i_8/I3}, {apbo[12][pconfig][1][6] psel[0]2_inferred__2_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__2_carry_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__3_carry_i_1 - 
nets: {psel[0]2_inferred__3_carry_i_1_n_0 psel[0]2_inferred__3_carry_i_1/O}, {apbo[11][pconfig][1][29] psel[0]2_inferred__3_carry_i_1/I0}, {apbo[11][pconfig][1][13] psel[0]2_inferred__3_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__3_carry_i_1/I2}, {psel[0]2_inferred__3_carry_i_5_n_0 psel[0]2_inferred__3_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__3_carry_i_2 - 
nets: {psel[0]2_inferred__3_carry_i_2_n_0 psel[0]2_inferred__3_carry_i_2/O}, {apbo[11][pconfig][1][26] psel[0]2_inferred__3_carry_i_2/I0}, {apbo[11][pconfig][1][10] psel[0]2_inferred__3_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__3_carry_i_2/I2}, {psel[0]2_inferred__3_carry_i_6_n_0 psel[0]2_inferred__3_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__3_carry_i_3 - 
nets: {psel[0]2_inferred__3_carry_i_3_n_0 psel[0]2_inferred__3_carry_i_3/O}, {apbo[11][pconfig][1][23] psel[0]2_inferred__3_carry_i_3/I0}, {apbo[11][pconfig][1][7] psel[0]2_inferred__3_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__3_carry_i_3/I2}, {psel[0]2_inferred__3_carry_i_7_n_0 psel[0]2_inferred__3_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__3_carry_i_4 - 
nets: {psel[0]2_inferred__3_carry_i_4_n_0 psel[0]2_inferred__3_carry_i_4/O}, {apbo[11][pconfig][1][20] psel[0]2_inferred__3_carry_i_4/I0}, {apbo[11][pconfig][1][4] psel[0]2_inferred__3_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__3_carry_i_4/I2}, {psel[0]2_inferred__3_carry_i_8_n_0 psel[0]2_inferred__3_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X78Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__3_carry_i_5 - 
nets: {psel[0]2_inferred__3_carry_i_5_n_0 psel[0]2_inferred__3_carry_i_5/O}, {apbo[11][pconfig][1][30] psel[0]2_inferred__3_carry_i_5/I0}, {apbo[11][pconfig][1][14] psel[0]2_inferred__3_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__3_carry_i_5/I2}, {apbo[11][pconfig][1][31] psel[0]2_inferred__3_carry_i_5/I3}, {apbo[11][pconfig][1][15] psel[0]2_inferred__3_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__3_carry_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X78Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__3_carry_i_6 - 
nets: {psel[0]2_inferred__3_carry_i_6_n_0 psel[0]2_inferred__3_carry_i_6/O}, {apbo[11][pconfig][1][27] psel[0]2_inferred__3_carry_i_6/I0}, {apbo[11][pconfig][1][11] psel[0]2_inferred__3_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__3_carry_i_6/I2}, {apbo[11][pconfig][1][28] psel[0]2_inferred__3_carry_i_6/I3}, {apbo[11][pconfig][1][12] psel[0]2_inferred__3_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__3_carry_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__3_carry_i_7 - 
nets: {psel[0]2_inferred__3_carry_i_7_n_0 psel[0]2_inferred__3_carry_i_7/O}, {apbo[11][pconfig][1][24] psel[0]2_inferred__3_carry_i_7/I0}, {apbo[11][pconfig][1][8] psel[0]2_inferred__3_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__3_carry_i_7/I2}, {apbo[11][pconfig][1][25] psel[0]2_inferred__3_carry_i_7/I3}, {apbo[11][pconfig][1][9] psel[0]2_inferred__3_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__3_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__3_carry_i_8 - 
nets: {psel[0]2_inferred__3_carry_i_8_n_0 psel[0]2_inferred__3_carry_i_8/O}, {apbo[11][pconfig][1][21] psel[0]2_inferred__3_carry_i_8/I0}, {apbo[11][pconfig][1][5] psel[0]2_inferred__3_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__3_carry_i_8/I2}, {apbo[11][pconfig][1][22] psel[0]2_inferred__3_carry_i_8/I3}, {apbo[11][pconfig][1][6] psel[0]2_inferred__3_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__3_carry_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__4_carry_i_1 - 
nets: {psel[0]2_inferred__4_carry_i_1_n_0 psel[0]2_inferred__4_carry_i_1/O}, {apbo[10][pconfig][1][29] psel[0]2_inferred__4_carry_i_1/I0}, {apbo[10][pconfig][1][13] psel[0]2_inferred__4_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__4_carry_i_1/I2}, {psel[0]2_inferred__4_carry_i_5_n_0 psel[0]2_inferred__4_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__4_carry_i_2 - 
nets: {psel[0]2_inferred__4_carry_i_2_n_0 psel[0]2_inferred__4_carry_i_2/O}, {apbo[10][pconfig][1][26] psel[0]2_inferred__4_carry_i_2/I0}, {apbo[10][pconfig][1][10] psel[0]2_inferred__4_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__4_carry_i_2/I2}, {psel[0]2_inferred__4_carry_i_6_n_0 psel[0]2_inferred__4_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__4_carry_i_3 - 
nets: {psel[0]2_inferred__4_carry_i_3_n_0 psel[0]2_inferred__4_carry_i_3/O}, {apbo[10][pconfig][1][23] psel[0]2_inferred__4_carry_i_3/I0}, {apbo[10][pconfig][1][7] psel[0]2_inferred__4_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__4_carry_i_3/I2}, {psel[0]2_inferred__4_carry_i_7_n_0 psel[0]2_inferred__4_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__4_carry_i_4 - 
nets: {psel[0]2_inferred__4_carry_i_4_n_0 psel[0]2_inferred__4_carry_i_4/O}, {apbo[10][pconfig][1][20] psel[0]2_inferred__4_carry_i_4/I0}, {apbo[10][pconfig][1][4] psel[0]2_inferred__4_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__4_carry_i_4/I2}, {psel[0]2_inferred__4_carry_i_8_n_0 psel[0]2_inferred__4_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X76Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__4_carry_i_5 - 
nets: {psel[0]2_inferred__4_carry_i_5_n_0 psel[0]2_inferred__4_carry_i_5/O}, {apbo[10][pconfig][1][30] psel[0]2_inferred__4_carry_i_5/I0}, {apbo[10][pconfig][1][14] psel[0]2_inferred__4_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__4_carry_i_5/I2}, {apbo[10][pconfig][1][31] psel[0]2_inferred__4_carry_i_5/I3}, {apbo[10][pconfig][1][15] psel[0]2_inferred__4_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__4_carry_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__4_carry_i_6 - 
nets: {psel[0]2_inferred__4_carry_i_6_n_0 psel[0]2_inferred__4_carry_i_6/O}, {apbo[10][pconfig][1][27] psel[0]2_inferred__4_carry_i_6/I0}, {apbo[10][pconfig][1][11] psel[0]2_inferred__4_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__4_carry_i_6/I2}, {apbo[10][pconfig][1][28] psel[0]2_inferred__4_carry_i_6/I3}, {apbo[10][pconfig][1][12] psel[0]2_inferred__4_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__4_carry_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__4_carry_i_7 - 
nets: {psel[0]2_inferred__4_carry_i_7_n_0 psel[0]2_inferred__4_carry_i_7/O}, {apbo[10][pconfig][1][24] psel[0]2_inferred__4_carry_i_7/I0}, {apbo[10][pconfig][1][8] psel[0]2_inferred__4_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__4_carry_i_7/I2}, {apbo[10][pconfig][1][25] psel[0]2_inferred__4_carry_i_7/I3}, {apbo[10][pconfig][1][9] psel[0]2_inferred__4_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__4_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__4_carry_i_8 - 
nets: {psel[0]2_inferred__4_carry_i_8_n_0 psel[0]2_inferred__4_carry_i_8/O}, {apbo[10][pconfig][1][21] psel[0]2_inferred__4_carry_i_8/I0}, {apbo[10][pconfig][1][5] psel[0]2_inferred__4_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__4_carry_i_8/I2}, {apbo[10][pconfig][1][22] psel[0]2_inferred__4_carry_i_8/I3}, {apbo[10][pconfig][1][6] psel[0]2_inferred__4_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__4_carry_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X77Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__5_carry_i_1 - 
nets: {psel[0]2_inferred__5_carry_i_1_n_0 psel[0]2_inferred__5_carry_i_1/O}, {apbo[9][pconfig][1][29] psel[0]2_inferred__5_carry_i_1/I0}, {apbo[9][pconfig][1][13] psel[0]2_inferred__5_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__5_carry_i_1/I2}, {psel[0]2_inferred__5_carry_i_5_n_0 psel[0]2_inferred__5_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__5_carry_i_2 - 
nets: {psel[0]2_inferred__5_carry_i_2_n_0 psel[0]2_inferred__5_carry_i_2/O}, {apbo[9][pconfig][1][26] psel[0]2_inferred__5_carry_i_2/I0}, {apbo[9][pconfig][1][10] psel[0]2_inferred__5_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__5_carry_i_2/I2}, {psel[0]2_inferred__5_carry_i_6_n_0 psel[0]2_inferred__5_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__5_carry_i_3 - 
nets: {psel[0]2_inferred__5_carry_i_3_n_0 psel[0]2_inferred__5_carry_i_3/O}, {apbo[9][pconfig][1][23] psel[0]2_inferred__5_carry_i_3/I0}, {apbo[9][pconfig][1][7] psel[0]2_inferred__5_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__5_carry_i_3/I2}, {psel[0]2_inferred__5_carry_i_7_n_0 psel[0]2_inferred__5_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__5_carry_i_4 - 
nets: {psel[0]2_inferred__5_carry_i_4_n_0 psel[0]2_inferred__5_carry_i_4/O}, {apbo[9][pconfig][1][20] psel[0]2_inferred__5_carry_i_4/I0}, {apbo[9][pconfig][1][4] psel[0]2_inferred__5_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__5_carry_i_4/I2}, {psel[0]2_inferred__5_carry_i_8_n_0 psel[0]2_inferred__5_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__5_carry_i_5 - 
nets: {psel[0]2_inferred__5_carry_i_5_n_0 psel[0]2_inferred__5_carry_i_5/O}, {apbo[9][pconfig][1][30] psel[0]2_inferred__5_carry_i_5/I0}, {apbo[9][pconfig][1][14] psel[0]2_inferred__5_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__5_carry_i_5/I2}, {apbo[9][pconfig][1][31] psel[0]2_inferred__5_carry_i_5/I3}, {apbo[9][pconfig][1][15] psel[0]2_inferred__5_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__5_carry_i_5/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__5_carry_i_6 - 
nets: {psel[0]2_inferred__5_carry_i_6_n_0 psel[0]2_inferred__5_carry_i_6/O}, {apbo[9][pconfig][1][27] psel[0]2_inferred__5_carry_i_6/I0}, {apbo[9][pconfig][1][11] psel[0]2_inferred__5_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__5_carry_i_6/I2}, {apbo[9][pconfig][1][28] psel[0]2_inferred__5_carry_i_6/I3}, {apbo[9][pconfig][1][12] psel[0]2_inferred__5_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__5_carry_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__5_carry_i_7 - 
nets: {psel[0]2_inferred__5_carry_i_7_n_0 psel[0]2_inferred__5_carry_i_7/O}, {apbo[9][pconfig][1][24] psel[0]2_inferred__5_carry_i_7/I0}, {apbo[9][pconfig][1][8] psel[0]2_inferred__5_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__5_carry_i_7/I2}, {apbo[9][pconfig][1][25] psel[0]2_inferred__5_carry_i_7/I3}, {apbo[9][pconfig][1][9] psel[0]2_inferred__5_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__5_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__5_carry_i_8 - 
nets: {psel[0]2_inferred__5_carry_i_8_n_0 psel[0]2_inferred__5_carry_i_8/O}, {apbo[9][pconfig][1][21] psel[0]2_inferred__5_carry_i_8/I0}, {apbo[9][pconfig][1][5] psel[0]2_inferred__5_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__5_carry_i_8/I2}, {apbo[9][pconfig][1][22] psel[0]2_inferred__5_carry_i_8/I3}, {apbo[9][pconfig][1][6] psel[0]2_inferred__5_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__5_carry_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X76Y160, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__6_carry_i_1 - 
nets: {psel[0]2_inferred__6_carry_i_1_n_0 psel[0]2_inferred__6_carry_i_1/O}, {apbo[8][pconfig][1][29] psel[0]2_inferred__6_carry_i_1/I0}, {apbo[8][pconfig][1][13] psel[0]2_inferred__6_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__6_carry_i_1/I2}, {psel[0]2_inferred__6_carry_i_5_n_0 psel[0]2_inferred__6_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__6_carry_i_2 - 
nets: {psel[0]2_inferred__6_carry_i_2_n_0 psel[0]2_inferred__6_carry_i_2/O}, {apbo[8][pconfig][1][26] psel[0]2_inferred__6_carry_i_2/I0}, {apbo[8][pconfig][1][10] psel[0]2_inferred__6_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__6_carry_i_2/I2}, {psel[0]2_inferred__6_carry_i_6_n_0 psel[0]2_inferred__6_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__6_carry_i_3 - 
nets: {psel[0]2_inferred__6_carry_i_3_n_0 psel[0]2_inferred__6_carry_i_3/O}, {apbo[8][pconfig][1][23] psel[0]2_inferred__6_carry_i_3/I0}, {apbo[8][pconfig][1][7] psel[0]2_inferred__6_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__6_carry_i_3/I2}, {psel[0]2_inferred__6_carry_i_7_n_0 psel[0]2_inferred__6_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__6_carry_i_4 - 
nets: {psel[0]2_inferred__6_carry_i_4_n_0 psel[0]2_inferred__6_carry_i_4/O}, {apbo[8][pconfig][1][20] psel[0]2_inferred__6_carry_i_4/I0}, {apbo[8][pconfig][1][4] psel[0]2_inferred__6_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__6_carry_i_4/I2}, {psel[0]2_inferred__6_carry_i_8_n_0 psel[0]2_inferred__6_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__6_carry_i_5 - 
nets: {psel[0]2_inferred__6_carry_i_5_n_0 psel[0]2_inferred__6_carry_i_5/O}, {apbo[8][pconfig][1][30] psel[0]2_inferred__6_carry_i_5/I0}, {apbo[8][pconfig][1][14] psel[0]2_inferred__6_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__6_carry_i_5/I2}, {apbo[8][pconfig][1][31] psel[0]2_inferred__6_carry_i_5/I3}, {apbo[8][pconfig][1][15] psel[0]2_inferred__6_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__6_carry_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__6_carry_i_6 - 
nets: {psel[0]2_inferred__6_carry_i_6_n_0 psel[0]2_inferred__6_carry_i_6/O}, {apbo[8][pconfig][1][27] psel[0]2_inferred__6_carry_i_6/I0}, {apbo[8][pconfig][1][11] psel[0]2_inferred__6_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__6_carry_i_6/I2}, {apbo[8][pconfig][1][28] psel[0]2_inferred__6_carry_i_6/I3}, {apbo[8][pconfig][1][12] psel[0]2_inferred__6_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__6_carry_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__6_carry_i_7 - 
nets: {psel[0]2_inferred__6_carry_i_7_n_0 psel[0]2_inferred__6_carry_i_7/O}, {apbo[8][pconfig][1][24] psel[0]2_inferred__6_carry_i_7/I0}, {apbo[8][pconfig][1][8] psel[0]2_inferred__6_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__6_carry_i_7/I2}, {apbo[8][pconfig][1][25] psel[0]2_inferred__6_carry_i_7/I3}, {apbo[8][pconfig][1][9] psel[0]2_inferred__6_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__6_carry_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__6_carry_i_8 - 
nets: {psel[0]2_inferred__6_carry_i_8_n_0 psel[0]2_inferred__6_carry_i_8/O}, {apbo[8][pconfig][1][21] psel[0]2_inferred__6_carry_i_8/I0}, {apbo[8][pconfig][1][5] psel[0]2_inferred__6_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__6_carry_i_8/I2}, {apbo[8][pconfig][1][22] psel[0]2_inferred__6_carry_i_8/I3}, {apbo[8][pconfig][1][6] psel[0]2_inferred__6_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__6_carry_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__7_carry_i_1 - 
nets: {psel[0]2_inferred__7_carry_i_1_n_0 psel[0]2_inferred__7_carry_i_1/O}, {apbo[7][pconfig][1][29] psel[0]2_inferred__7_carry_i_1/I0}, {apbo[7][pconfig][1][13] psel[0]2_inferred__7_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__7_carry_i_1/I2}, {psel[0]2_inferred__7_carry_i_5_n_0 psel[0]2_inferred__7_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__7_carry_i_2 - 
nets: {psel[0]2_inferred__7_carry_i_2_n_0 psel[0]2_inferred__7_carry_i_2/O}, {apbo[7][pconfig][1][26] psel[0]2_inferred__7_carry_i_2/I0}, {apbo[7][pconfig][1][10] psel[0]2_inferred__7_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__7_carry_i_2/I2}, {psel[0]2_inferred__7_carry_i_6_n_0 psel[0]2_inferred__7_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__7_carry_i_3 - 
nets: {psel[0]2_inferred__7_carry_i_3_n_0 psel[0]2_inferred__7_carry_i_3/O}, {apbo[7][pconfig][1][23] psel[0]2_inferred__7_carry_i_3/I0}, {apbo[7][pconfig][1][7] psel[0]2_inferred__7_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__7_carry_i_3/I2}, {psel[0]2_inferred__7_carry_i_7_n_0 psel[0]2_inferred__7_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__7_carry_i_4 - 
nets: {psel[0]2_inferred__7_carry_i_4_n_0 psel[0]2_inferred__7_carry_i_4/O}, {apbo[7][pconfig][1][20] psel[0]2_inferred__7_carry_i_4/I0}, {apbo[7][pconfig][1][4] psel[0]2_inferred__7_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__7_carry_i_4/I2}, {psel[0]2_inferred__7_carry_i_8_n_0 psel[0]2_inferred__7_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X74Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__7_carry_i_5 - 
nets: {psel[0]2_inferred__7_carry_i_5_n_0 psel[0]2_inferred__7_carry_i_5/O}, {apbo[7][pconfig][1][30] psel[0]2_inferred__7_carry_i_5/I0}, {apbo[7][pconfig][1][14] psel[0]2_inferred__7_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__7_carry_i_5/I2}, {apbo[7][pconfig][1][31] psel[0]2_inferred__7_carry_i_5/I3}, {apbo[7][pconfig][1][15] psel[0]2_inferred__7_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__7_carry_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__7_carry_i_6 - 
nets: {psel[0]2_inferred__7_carry_i_6_n_0 psel[0]2_inferred__7_carry_i_6/O}, {apbo[7][pconfig][1][27] psel[0]2_inferred__7_carry_i_6/I0}, {apbo[7][pconfig][1][11] psel[0]2_inferred__7_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__7_carry_i_6/I2}, {apbo[7][pconfig][1][28] psel[0]2_inferred__7_carry_i_6/I3}, {apbo[7][pconfig][1][12] psel[0]2_inferred__7_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__7_carry_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X75Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__7_carry_i_7 - 
nets: {psel[0]2_inferred__7_carry_i_7_n_0 psel[0]2_inferred__7_carry_i_7/O}, {apbo[7][pconfig][1][24] psel[0]2_inferred__7_carry_i_7/I0}, {apbo[7][pconfig][1][8] psel[0]2_inferred__7_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__7_carry_i_7/I2}, {apbo[7][pconfig][1][25] psel[0]2_inferred__7_carry_i_7/I3}, {apbo[7][pconfig][1][9] psel[0]2_inferred__7_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__7_carry_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X73Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__7_carry_i_8 - 
nets: {psel[0]2_inferred__7_carry_i_8_n_0 psel[0]2_inferred__7_carry_i_8/O}, {apbo[7][pconfig][1][21] psel[0]2_inferred__7_carry_i_8/I0}, {apbo[7][pconfig][1][5] psel[0]2_inferred__7_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__7_carry_i_8/I2}, {apbo[7][pconfig][1][22] psel[0]2_inferred__7_carry_i_8/I3}, {apbo[7][pconfig][1][6] psel[0]2_inferred__7_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__7_carry_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X74Y165, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__8_carry_i_1 - 
nets: {psel[0]2_inferred__8_carry_i_1_n_0 psel[0]2_inferred__8_carry_i_1/O}, {apbo[6][pconfig][1][29] psel[0]2_inferred__8_carry_i_1/I0}, {apbo[6][pconfig][1][13] psel[0]2_inferred__8_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__8_carry_i_1/I2}, {psel[0]2_inferred__8_carry_i_5_n_0 psel[0]2_inferred__8_carry_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__8_carry_i_2 - 
nets: {psel[0]2_inferred__8_carry_i_2_n_0 psel[0]2_inferred__8_carry_i_2/O}, {apbo[6][pconfig][1][26] psel[0]2_inferred__8_carry_i_2/I0}, {apbo[6][pconfig][1][10] psel[0]2_inferred__8_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__8_carry_i_2/I2}, {psel[0]2_inferred__8_carry_i_6_n_0 psel[0]2_inferred__8_carry_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__8_carry_i_3 - 
nets: {psel[0]2_inferred__8_carry_i_3_n_0 psel[0]2_inferred__8_carry_i_3/O}, {apbo[6][pconfig][1][23] psel[0]2_inferred__8_carry_i_3/I0}, {apbo[6][pconfig][1][7] psel[0]2_inferred__8_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__8_carry_i_3/I2}, {psel[0]2_inferred__8_carry_i_7_n_0 psel[0]2_inferred__8_carry_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__8_carry_i_4 - 
nets: {psel[0]2_inferred__8_carry_i_4_n_0 psel[0]2_inferred__8_carry_i_4/O}, {apbo[6][pconfig][1][20] psel[0]2_inferred__8_carry_i_4/I0}, {apbo[6][pconfig][1][4] psel[0]2_inferred__8_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__8_carry_i_4/I2}, {psel[0]2_inferred__8_carry_i_8_n_0 psel[0]2_inferred__8_carry_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X77Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__8_carry_i_5 - 
nets: {psel[0]2_inferred__8_carry_i_5_n_0 psel[0]2_inferred__8_carry_i_5/O}, {apbo[6][pconfig][1][30] psel[0]2_inferred__8_carry_i_5/I0}, {apbo[6][pconfig][1][14] psel[0]2_inferred__8_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__8_carry_i_5/I2}, {apbo[6][pconfig][1][31] psel[0]2_inferred__8_carry_i_5/I3}, {apbo[6][pconfig][1][15] psel[0]2_inferred__8_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__8_carry_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X76Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__8_carry_i_6 - 
nets: {psel[0]2_inferred__8_carry_i_6_n_0 psel[0]2_inferred__8_carry_i_6/O}, {apbo[6][pconfig][1][27] psel[0]2_inferred__8_carry_i_6/I0}, {apbo[6][pconfig][1][11] psel[0]2_inferred__8_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__8_carry_i_6/I2}, {apbo[6][pconfig][1][28] psel[0]2_inferred__8_carry_i_6/I3}, {apbo[6][pconfig][1][12] psel[0]2_inferred__8_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__8_carry_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X76Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__8_carry_i_7 - 
nets: {psel[0]2_inferred__8_carry_i_7_n_0 psel[0]2_inferred__8_carry_i_7/O}, {apbo[6][pconfig][1][24] psel[0]2_inferred__8_carry_i_7/I0}, {apbo[6][pconfig][1][8] psel[0]2_inferred__8_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__8_carry_i_7/I2}, {apbo[6][pconfig][1][25] psel[0]2_inferred__8_carry_i_7/I3}, {apbo[6][pconfig][1][9] psel[0]2_inferred__8_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__8_carry_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X76Y161, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__8_carry_i_8 - 
nets: {psel[0]2_inferred__8_carry_i_8_n_0 psel[0]2_inferred__8_carry_i_8/O}, {apbo[6][pconfig][1][21] psel[0]2_inferred__8_carry_i_8/I0}, {apbo[6][pconfig][1][5] psel[0]2_inferred__8_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__8_carry_i_8/I2}, {apbo[6][pconfig][1][22] psel[0]2_inferred__8_carry_i_8/I3}, {apbo[6][pconfig][1][6] psel[0]2_inferred__8_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__8_carry_i_8/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X77Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__9_carry_i_1 - 
nets: {psel[0]2_inferred__9_carry_i_1_n_0 psel[0]2_inferred__9_carry_i_1/O}, {apbo[5][pconfig][1][29] psel[0]2_inferred__9_carry_i_1/I0}, {apbo[5][pconfig][1][13] psel[0]2_inferred__9_carry_i_1/I1}, {apbi[paddr][17] psel[0]2_inferred__9_carry_i_1/I2}, {psel[0]2_inferred__9_carry_i_5_n_0 psel[0]2_inferred__9_carry_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__9_carry_i_2 - 
nets: {psel[0]2_inferred__9_carry_i_2_n_0 psel[0]2_inferred__9_carry_i_2/O}, {apbo[5][pconfig][1][26] psel[0]2_inferred__9_carry_i_2/I0}, {apbo[5][pconfig][1][10] psel[0]2_inferred__9_carry_i_2/I1}, {apbi[paddr][14] psel[0]2_inferred__9_carry_i_2/I2}, {psel[0]2_inferred__9_carry_i_6_n_0 psel[0]2_inferred__9_carry_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__9_carry_i_3 - 
nets: {psel[0]2_inferred__9_carry_i_3_n_0 psel[0]2_inferred__9_carry_i_3/O}, {apbo[5][pconfig][1][23] psel[0]2_inferred__9_carry_i_3/I0}, {apbo[5][pconfig][1][7] psel[0]2_inferred__9_carry_i_3/I1}, {apbi[paddr][11] psel[0]2_inferred__9_carry_i_3/I2}, {psel[0]2_inferred__9_carry_i_7_n_0 psel[0]2_inferred__9_carry_i_3/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__9_carry_i_4 - 
nets: {psel[0]2_inferred__9_carry_i_4_n_0 psel[0]2_inferred__9_carry_i_4/O}, {apbo[5][pconfig][1][20] psel[0]2_inferred__9_carry_i_4/I0}, {apbo[5][pconfig][1][4] psel[0]2_inferred__9_carry_i_4/I1}, {apbi[paddr][8] psel[0]2_inferred__9_carry_i_4/I2}, {psel[0]2_inferred__9_carry_i_8_n_0 psel[0]2_inferred__9_carry_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hB700, 
LOC: SLICE_X80Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

psel[0]2_inferred__9_carry_i_5 - 
nets: {psel[0]2_inferred__9_carry_i_5_n_0 psel[0]2_inferred__9_carry_i_5/O}, {apbo[5][pconfig][1][30] psel[0]2_inferred__9_carry_i_5/I0}, {apbo[5][pconfig][1][14] psel[0]2_inferred__9_carry_i_5/I1}, {apbi[paddr][18] psel[0]2_inferred__9_carry_i_5/I2}, {apbo[5][pconfig][1][31] psel[0]2_inferred__9_carry_i_5/I3}, {apbo[5][pconfig][1][15] psel[0]2_inferred__9_carry_i_5/I4}, {apbi[paddr][19] psel[0]2_inferred__9_carry_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X80Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__9_carry_i_6 - 
nets: {psel[0]2_inferred__9_carry_i_6_n_0 psel[0]2_inferred__9_carry_i_6/O}, {apbo[5][pconfig][1][27] psel[0]2_inferred__9_carry_i_6/I0}, {apbo[5][pconfig][1][11] psel[0]2_inferred__9_carry_i_6/I1}, {apbi[paddr][15] psel[0]2_inferred__9_carry_i_6/I2}, {apbo[5][pconfig][1][28] psel[0]2_inferred__9_carry_i_6/I3}, {apbo[5][pconfig][1][12] psel[0]2_inferred__9_carry_i_6/I4}, {apbi[paddr][16] psel[0]2_inferred__9_carry_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__9_carry_i_7 - 
nets: {psel[0]2_inferred__9_carry_i_7_n_0 psel[0]2_inferred__9_carry_i_7/O}, {apbo[5][pconfig][1][24] psel[0]2_inferred__9_carry_i_7/I0}, {apbo[5][pconfig][1][8] psel[0]2_inferred__9_carry_i_7/I1}, {apbi[paddr][12] psel[0]2_inferred__9_carry_i_7/I2}, {apbo[5][pconfig][1][25] psel[0]2_inferred__9_carry_i_7/I3}, {apbo[5][pconfig][1][9] psel[0]2_inferred__9_carry_i_7/I4}, {apbi[paddr][13] psel[0]2_inferred__9_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X81Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

psel[0]2_inferred__9_carry_i_8 - 
nets: {psel[0]2_inferred__9_carry_i_8_n_0 psel[0]2_inferred__9_carry_i_8/O}, {apbo[5][pconfig][1][21] psel[0]2_inferred__9_carry_i_8/I0}, {apbo[5][pconfig][1][5] psel[0]2_inferred__9_carry_i_8/I1}, {apbi[paddr][9] psel[0]2_inferred__9_carry_i_8/I2}, {apbo[5][pconfig][1][22] psel[0]2_inferred__9_carry_i_8/I3}, {apbo[5][pconfig][1][6] psel[0]2_inferred__9_carry_i_8/I4}, {apbi[paddr][10] psel[0]2_inferred__9_carry_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hB700B7B700B7B7B7, 
LOC: SLICE_X79Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][haddr][19]_i_1 - 
nets: {syncrregs.r[p][0][haddr][19]_i_1_n_0 syncrregs.r[p][0][haddr][19]_i_1/O}, {ahbi[hready] syncrregs.r[p][0][haddr][19]_i_1/I0}, {ahbi[hsel][1] syncrregs.r[p][0][haddr][19]_i_1/I1}, {ahbi[htrans][1] syncrregs.r[p][0][haddr][19]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X79Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][hready]_i_1 - 
nets: {syncrregs.r[p][0][hready]_i_1_n_0 syncrregs.r[p][0][hready]_i_1/O}, {ahbo[hready] syncrregs.r[p][0][hready]_i_1/I0}, {ahbi[hready] syncrregs.r[p][0][hready]_i_1/I1}, {ahbi[hsel][1] syncrregs.r[p][0][hready]_i_1/I2}, {ahbi[htrans][1] syncrregs.r[p][0][hready]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][state][1] syncrregs.r[p][0][hready]_i_1/I4}, {rst syncrregs.r[p][0][hready]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF2AAAFFFFFFFF, 
LOC: SLICE_X76Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][hwrite]_i_1 - 
nets: {syncrregs.r[p][0][hwrite]_i_1_n_0 syncrregs.r[p][0][hwrite]_i_1/O}, {rst syncrregs.r[p][0][hwrite]_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X75Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

syncrregs.r[p][0][hwrite]_i_2 - 
nets: {syncrregs.r[p][0][hwrite]_i_2_n_0 syncrregs.r[p][0][hwrite]_i_2/O}, {ahbi[hwrite] syncrregs.r[p][0][hwrite]_i_2/I0}, {ahbi[hready] syncrregs.r[p][0][hwrite]_i_2/I1}, {ahbi[hsel][1] syncrregs.r[p][0][hwrite]_i_2/I2}, {ahbi[htrans][1] syncrregs.r[p][0][hwrite]_i_2/I3}, {apbi[pwrite] syncrregs.r[p][0][hwrite]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBFFF8000, 
LOC: SLICE_X75Y157, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][penable]_i_1 - 
nets: {syncrregs.r[p][0][penable]_i_1_n_0 syncrregs.r[p][0][penable]_i_1/O}, {apbi[pwrite] syncrregs.r[p][0][penable]_i_1/I0}, {apbx/syncrregs.r_reg[p][0][state][0] syncrregs.r[p][0][penable]_i_1/I1}, {apbx/syncrregs.r_reg[p][0][state][1] syncrregs.r[p][0][penable]_i_1/I2}, {apbi[penable] syncrregs.r[p][0][penable]_i_1/I3}, {syncrregs.r[p][0][cfgsel]_i_1_n_0 syncrregs.r[p][0][penable]_i_1/I4}, {rst syncrregs.r[p][0][penable]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h000004F400000000, 
LOC: SLICE_X76Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_1 - 
nets: {apbx/rin[p][0][prdata][0] syncrregs.r[p][0][prdata][0]_i_1/O}, {syncrregs.r[p][0][prdata][0]_i_2_n_0 syncrregs.r[p][0][prdata][0]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][0]_i_3_n_0 syncrregs.r[p][0][prdata][0]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][0]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][0]_i_4_n_0 syncrregs.r[p][0][prdata][0]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][0]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][0]_i_10 - 
nets: {syncrregs.r[p][0][prdata][0]_i_10_n_0 syncrregs.r[p][0][prdata][0]_i_10/O}, {apbo[15][prdata][0] syncrregs.r[p][0][prdata][0]_i_10/I0}, {apbo[14][prdata][0] syncrregs.r[p][0][prdata][0]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][0]_i_10/I2}, {apbo[13][prdata][0] syncrregs.r[p][0][prdata][0]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][0]_i_10/I4}, {apbo[12][prdata][0] syncrregs.r[p][0][prdata][0]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_11 - 
nets: {syncrregs.r[p][0][prdata][0]_i_11_n_0 syncrregs.r[p][0][prdata][0]_i_11/O}, {apbo[3][prdata][0] syncrregs.r[p][0][prdata][0]_i_11/I0}, {apbo[2][prdata][0] syncrregs.r[p][0][prdata][0]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][0]_i_11/I2}, {apbo[1][prdata][0] syncrregs.r[p][0][prdata][0]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][0]_i_11/I4}, {apbo[0][prdata][0] syncrregs.r[p][0][prdata][0]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_12 - 
nets: {syncrregs.r[p][0][prdata][0]_i_12_n_0 syncrregs.r[p][0][prdata][0]_i_12/O}, {apbo[7][prdata][0] syncrregs.r[p][0][prdata][0]_i_12/I0}, {apbo[6][prdata][0] syncrregs.r[p][0][prdata][0]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][0]_i_12/I2}, {apbo[5][prdata][0] syncrregs.r[p][0][prdata][0]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][0]_i_12/I4}, {apbo[4][prdata][0] syncrregs.r[p][0][prdata][0]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_13 - 
nets: {syncrregs.r[p][0][prdata][0]_i_13_n_0 syncrregs.r[p][0][prdata][0]_i_13/O}, {apbo[11][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_13/I0}, {apbo[10][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_13/I2}, {apbo[9][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_13/I4}, {apbo[8][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_14 - 
nets: {syncrregs.r[p][0][prdata][0]_i_14_n_0 syncrregs.r[p][0][prdata][0]_i_14/O}, {apbo[15][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_14/I0}, {apbo[14][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_14/I2}, {apbo[13][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_14/I4}, {apbo[12][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_15 - 
nets: {syncrregs.r[p][0][prdata][0]_i_15_n_0 syncrregs.r[p][0][prdata][0]_i_15/O}, {apbo[3][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_15/I0}, {apbo[2][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_15/I2}, {apbo[1][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_15/I4}, {apbo[0][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_16 - 
nets: {syncrregs.r[p][0][prdata][0]_i_16_n_0 syncrregs.r[p][0][prdata][0]_i_16/O}, {apbo[7][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_16/I0}, {apbo[6][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_16/I2}, {apbo[5][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_16/I4}, {apbo[4][pconfig][1][0] syncrregs.r[p][0][prdata][0]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_17 - 
nets: {syncrregs.r[p][0][prdata][0]_i_17_n_0 syncrregs.r[p][0][prdata][0]_i_17/O}, {apbo[11][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_17/I0}, {apbo[10][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_17/I2}, {apbo[9][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_17/I4}, {apbo[8][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_18 - 
nets: {syncrregs.r[p][0][prdata][0]_i_18_n_0 syncrregs.r[p][0][prdata][0]_i_18/O}, {apbo[15][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_18/I0}, {apbo[14][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_18/I2}, {apbo[13][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_18/I4}, {apbo[12][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_19 - 
nets: {syncrregs.r[p][0][prdata][0]_i_19_n_0 syncrregs.r[p][0][prdata][0]_i_19/O}, {apbo[3][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_19/I0}, {apbo[2][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_19/I2}, {apbo[1][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_19/I4}, {apbo[0][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_2 - 
nets: {syncrregs.r[p][0][prdata][0]_i_2_n_0 syncrregs.r[p][0][prdata][0]_i_2/O}, {syncrregs.r_reg[p][0][prdata][0]_i_5_n_0 syncrregs.r[p][0][prdata][0]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][0]_i_6_n_0 syncrregs.r[p][0][prdata][0]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][0]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][0]_i_7_n_0 syncrregs.r[p][0][prdata][0]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][0]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][0]_i_8_n_0 syncrregs.r[p][0][prdata][0]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_20 - 
nets: {syncrregs.r[p][0][prdata][0]_i_20_n_0 syncrregs.r[p][0][prdata][0]_i_20/O}, {apbo[7][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_20/I0}, {apbo[6][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_20/I2}, {apbo[5][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][0]_i_20/I4}, {apbo[4][pconfig][0][0] syncrregs.r[p][0][prdata][0]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][0]_i_9 - 
nets: {syncrregs.r[p][0][prdata][0]_i_9_n_0 syncrregs.r[p][0][prdata][0]_i_9/O}, {apbo[11][prdata][0] syncrregs.r[p][0][prdata][0]_i_9/I0}, {apbo[10][prdata][0] syncrregs.r[p][0][prdata][0]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][0]_i_9/I2}, {apbo[9][prdata][0] syncrregs.r[p][0][prdata][0]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][0]_i_9/I4}, {apbo[8][prdata][0] syncrregs.r[p][0][prdata][0]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_1 - 
nets: {apbx/rin[p][0][prdata][10] syncrregs.r[p][0][prdata][10]_i_1/O}, {syncrregs.r[p][0][prdata][10]_i_2_n_0 syncrregs.r[p][0][prdata][10]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][10]_i_3_n_0 syncrregs.r[p][0][prdata][10]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][10]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][10]_i_4_n_0 syncrregs.r[p][0][prdata][10]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][10]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][10]_i_10 - 
nets: {syncrregs.r[p][0][prdata][10]_i_10_n_0 syncrregs.r[p][0][prdata][10]_i_10/O}, {apbo[15][prdata][10] syncrregs.r[p][0][prdata][10]_i_10/I0}, {apbo[14][prdata][10] syncrregs.r[p][0][prdata][10]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][10]_i_10/I2}, {apbo[13][prdata][10] syncrregs.r[p][0][prdata][10]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][10]_i_10/I4}, {apbo[12][prdata][10] syncrregs.r[p][0][prdata][10]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_11 - 
nets: {syncrregs.r[p][0][prdata][10]_i_11_n_0 syncrregs.r[p][0][prdata][10]_i_11/O}, {apbo[3][prdata][10] syncrregs.r[p][0][prdata][10]_i_11/I0}, {apbo[2][prdata][10] syncrregs.r[p][0][prdata][10]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][10]_i_11/I2}, {apbo[1][prdata][10] syncrregs.r[p][0][prdata][10]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][10]_i_11/I4}, {apbo[0][prdata][10] syncrregs.r[p][0][prdata][10]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_12 - 
nets: {syncrregs.r[p][0][prdata][10]_i_12_n_0 syncrregs.r[p][0][prdata][10]_i_12/O}, {apbo[7][prdata][10] syncrregs.r[p][0][prdata][10]_i_12/I0}, {apbo[6][prdata][10] syncrregs.r[p][0][prdata][10]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][10]_i_12/I2}, {apbo[5][prdata][10] syncrregs.r[p][0][prdata][10]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][10]_i_12/I4}, {apbo[4][prdata][10] syncrregs.r[p][0][prdata][10]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_13 - 
nets: {syncrregs.r[p][0][prdata][10]_i_13_n_0 syncrregs.r[p][0][prdata][10]_i_13/O}, {apbo[11][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_13/I0}, {apbo[10][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_13/I2}, {apbo[9][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_13/I4}, {apbo[8][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_14 - 
nets: {syncrregs.r[p][0][prdata][10]_i_14_n_0 syncrregs.r[p][0][prdata][10]_i_14/O}, {apbo[15][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_14/I0}, {apbo[14][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_14/I2}, {apbo[13][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_14/I4}, {apbo[12][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_15 - 
nets: {syncrregs.r[p][0][prdata][10]_i_15_n_0 syncrregs.r[p][0][prdata][10]_i_15/O}, {apbo[3][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_15/I0}, {apbo[2][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_15/I2}, {apbo[1][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_15/I4}, {apbo[0][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_16 - 
nets: {syncrregs.r[p][0][prdata][10]_i_16_n_0 syncrregs.r[p][0][prdata][10]_i_16/O}, {apbo[7][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_16/I0}, {apbo[6][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_16/I2}, {apbo[5][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_16/I4}, {apbo[4][pconfig][1][10] syncrregs.r[p][0][prdata][10]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_17 - 
nets: {syncrregs.r[p][0][prdata][10]_i_17_n_0 syncrregs.r[p][0][prdata][10]_i_17/O}, {apbo[11][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_17/I0}, {apbo[10][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_17/I2}, {apbo[9][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_17/I4}, {apbo[8][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_18 - 
nets: {syncrregs.r[p][0][prdata][10]_i_18_n_0 syncrregs.r[p][0][prdata][10]_i_18/O}, {apbo[15][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_18/I0}, {apbo[14][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_18/I2}, {apbo[13][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_18/I4}, {apbo[12][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_19 - 
nets: {syncrregs.r[p][0][prdata][10]_i_19_n_0 syncrregs.r[p][0][prdata][10]_i_19/O}, {apbo[3][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_19/I0}, {apbo[2][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_19/I2}, {apbo[1][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_19/I4}, {apbo[0][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_2 - 
nets: {syncrregs.r[p][0][prdata][10]_i_2_n_0 syncrregs.r[p][0][prdata][10]_i_2/O}, {syncrregs.r_reg[p][0][prdata][10]_i_5_n_0 syncrregs.r[p][0][prdata][10]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][10]_i_6_n_0 syncrregs.r[p][0][prdata][10]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][10]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][10]_i_7_n_0 syncrregs.r[p][0][prdata][10]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][10]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][10]_i_8_n_0 syncrregs.r[p][0][prdata][10]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_20 - 
nets: {syncrregs.r[p][0][prdata][10]_i_20_n_0 syncrregs.r[p][0][prdata][10]_i_20/O}, {apbo[7][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_20/I0}, {apbo[6][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_20/I2}, {apbo[5][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][10]_i_20/I4}, {apbo[4][pconfig][0][10] syncrregs.r[p][0][prdata][10]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][10]_i_9 - 
nets: {syncrregs.r[p][0][prdata][10]_i_9_n_0 syncrregs.r[p][0][prdata][10]_i_9/O}, {apbo[11][prdata][10] syncrregs.r[p][0][prdata][10]_i_9/I0}, {apbo[10][prdata][10] syncrregs.r[p][0][prdata][10]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][10]_i_9/I2}, {apbo[9][prdata][10] syncrregs.r[p][0][prdata][10]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][10]_i_9/I4}, {apbo[8][prdata][10] syncrregs.r[p][0][prdata][10]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_1 - 
nets: {apbx/rin[p][0][prdata][11] syncrregs.r[p][0][prdata][11]_i_1/O}, {syncrregs.r[p][0][prdata][11]_i_2_n_0 syncrregs.r[p][0][prdata][11]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][11]_i_3_n_0 syncrregs.r[p][0][prdata][11]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][11]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][11]_i_4_n_0 syncrregs.r[p][0][prdata][11]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][11]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X67Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][11]_i_10 - 
nets: {syncrregs.r[p][0][prdata][11]_i_10_n_0 syncrregs.r[p][0][prdata][11]_i_10/O}, {apbo[15][prdata][11] syncrregs.r[p][0][prdata][11]_i_10/I0}, {apbo[14][prdata][11] syncrregs.r[p][0][prdata][11]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][11]_i_10/I2}, {apbo[13][prdata][11] syncrregs.r[p][0][prdata][11]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][11]_i_10/I4}, {apbo[12][prdata][11] syncrregs.r[p][0][prdata][11]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_11 - 
nets: {syncrregs.r[p][0][prdata][11]_i_11_n_0 syncrregs.r[p][0][prdata][11]_i_11/O}, {apbo[3][prdata][11] syncrregs.r[p][0][prdata][11]_i_11/I0}, {apbo[2][prdata][11] syncrregs.r[p][0][prdata][11]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][11]_i_11/I2}, {apbo[1][prdata][11] syncrregs.r[p][0][prdata][11]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][11]_i_11/I4}, {apbo[0][prdata][11] syncrregs.r[p][0][prdata][11]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_12 - 
nets: {syncrregs.r[p][0][prdata][11]_i_12_n_0 syncrregs.r[p][0][prdata][11]_i_12/O}, {apbo[7][prdata][11] syncrregs.r[p][0][prdata][11]_i_12/I0}, {apbo[6][prdata][11] syncrregs.r[p][0][prdata][11]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][11]_i_12/I2}, {apbo[5][prdata][11] syncrregs.r[p][0][prdata][11]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][11]_i_12/I4}, {apbo[4][prdata][11] syncrregs.r[p][0][prdata][11]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_13 - 
nets: {syncrregs.r[p][0][prdata][11]_i_13_n_0 syncrregs.r[p][0][prdata][11]_i_13/O}, {apbo[11][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_13/I0}, {apbo[10][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_13/I2}, {apbo[9][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_13/I4}, {apbo[8][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_14 - 
nets: {syncrregs.r[p][0][prdata][11]_i_14_n_0 syncrregs.r[p][0][prdata][11]_i_14/O}, {apbo[15][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_14/I0}, {apbo[14][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_14/I2}, {apbo[13][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_14/I4}, {apbo[12][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_15 - 
nets: {syncrregs.r[p][0][prdata][11]_i_15_n_0 syncrregs.r[p][0][prdata][11]_i_15/O}, {apbo[3][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_15/I0}, {apbo[2][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_15/I2}, {apbo[1][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_15/I4}, {apbo[0][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_16 - 
nets: {syncrregs.r[p][0][prdata][11]_i_16_n_0 syncrregs.r[p][0][prdata][11]_i_16/O}, {apbo[7][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_16/I0}, {apbo[6][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_16/I2}, {apbo[5][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_16/I4}, {apbo[4][pconfig][1][11] syncrregs.r[p][0][prdata][11]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_17 - 
nets: {syncrregs.r[p][0][prdata][11]_i_17_n_0 syncrregs.r[p][0][prdata][11]_i_17/O}, {apbo[11][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_17/I0}, {apbo[10][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_17/I2}, {apbo[9][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_17/I4}, {apbo[8][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_18 - 
nets: {syncrregs.r[p][0][prdata][11]_i_18_n_0 syncrregs.r[p][0][prdata][11]_i_18/O}, {apbo[15][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_18/I0}, {apbo[14][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_18/I2}, {apbo[13][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_18/I4}, {apbo[12][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_19 - 
nets: {syncrregs.r[p][0][prdata][11]_i_19_n_0 syncrregs.r[p][0][prdata][11]_i_19/O}, {apbo[3][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_19/I0}, {apbo[2][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_19/I2}, {apbo[1][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_19/I4}, {apbo[0][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_19/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_2 - 
nets: {syncrregs.r[p][0][prdata][11]_i_2_n_0 syncrregs.r[p][0][prdata][11]_i_2/O}, {syncrregs.r_reg[p][0][prdata][11]_i_5_n_0 syncrregs.r[p][0][prdata][11]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][11]_i_6_n_0 syncrregs.r[p][0][prdata][11]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][11]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][11]_i_7_n_0 syncrregs.r[p][0][prdata][11]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][11]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][11]_i_8_n_0 syncrregs.r[p][0][prdata][11]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_20 - 
nets: {syncrregs.r[p][0][prdata][11]_i_20_n_0 syncrregs.r[p][0][prdata][11]_i_20/O}, {apbo[7][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_20/I0}, {apbo[6][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_20/I2}, {apbo[5][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][11]_i_20/I4}, {apbo[4][pconfig][0][11] syncrregs.r[p][0][prdata][11]_i_20/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][11]_i_9 - 
nets: {syncrregs.r[p][0][prdata][11]_i_9_n_0 syncrregs.r[p][0][prdata][11]_i_9/O}, {apbo[11][prdata][11] syncrregs.r[p][0][prdata][11]_i_9/I0}, {apbo[10][prdata][11] syncrregs.r[p][0][prdata][11]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][11]_i_9/I2}, {apbo[9][prdata][11] syncrregs.r[p][0][prdata][11]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][11]_i_9/I4}, {apbo[8][prdata][11] syncrregs.r[p][0][prdata][11]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_1 - 
nets: {apbx/rin[p][0][prdata][12] syncrregs.r[p][0][prdata][12]_i_1/O}, {syncrregs.r[p][0][prdata][12]_i_2_n_0 syncrregs.r[p][0][prdata][12]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][12]_i_3_n_0 syncrregs.r[p][0][prdata][12]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][12]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][12]_i_4_n_0 syncrregs.r[p][0][prdata][12]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][12]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][12]_i_10 - 
nets: {syncrregs.r[p][0][prdata][12]_i_10_n_0 syncrregs.r[p][0][prdata][12]_i_10/O}, {apbo[15][prdata][12] syncrregs.r[p][0][prdata][12]_i_10/I0}, {apbo[14][prdata][12] syncrregs.r[p][0][prdata][12]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][12]_i_10/I2}, {apbo[13][prdata][12] syncrregs.r[p][0][prdata][12]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][12]_i_10/I4}, {apbo[12][prdata][12] syncrregs.r[p][0][prdata][12]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_11 - 
nets: {syncrregs.r[p][0][prdata][12]_i_11_n_0 syncrregs.r[p][0][prdata][12]_i_11/O}, {apbo[3][prdata][12] syncrregs.r[p][0][prdata][12]_i_11/I0}, {apbo[2][prdata][12] syncrregs.r[p][0][prdata][12]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][12]_i_11/I2}, {apbo[1][prdata][12] syncrregs.r[p][0][prdata][12]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][12]_i_11/I4}, {apbo[0][prdata][12] syncrregs.r[p][0][prdata][12]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_12 - 
nets: {syncrregs.r[p][0][prdata][12]_i_12_n_0 syncrregs.r[p][0][prdata][12]_i_12/O}, {apbo[7][prdata][12] syncrregs.r[p][0][prdata][12]_i_12/I0}, {apbo[6][prdata][12] syncrregs.r[p][0][prdata][12]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][12]_i_12/I2}, {apbo[5][prdata][12] syncrregs.r[p][0][prdata][12]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][12]_i_12/I4}, {apbo[4][prdata][12] syncrregs.r[p][0][prdata][12]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_13 - 
nets: {syncrregs.r[p][0][prdata][12]_i_13_n_0 syncrregs.r[p][0][prdata][12]_i_13/O}, {apbo[11][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_13/I0}, {apbo[10][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_13/I2}, {apbo[9][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_13/I4}, {apbo[8][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_14 - 
nets: {syncrregs.r[p][0][prdata][12]_i_14_n_0 syncrregs.r[p][0][prdata][12]_i_14/O}, {apbo[15][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_14/I0}, {apbo[14][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_14/I2}, {apbo[13][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_14/I4}, {apbo[12][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_15 - 
nets: {syncrregs.r[p][0][prdata][12]_i_15_n_0 syncrregs.r[p][0][prdata][12]_i_15/O}, {apbo[3][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_15/I0}, {apbo[2][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_15/I2}, {apbo[1][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_15/I4}, {apbo[0][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_16 - 
nets: {syncrregs.r[p][0][prdata][12]_i_16_n_0 syncrregs.r[p][0][prdata][12]_i_16/O}, {apbo[7][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_16/I0}, {apbo[6][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_16/I2}, {apbo[5][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_16/I4}, {apbo[4][pconfig][1][12] syncrregs.r[p][0][prdata][12]_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_17 - 
nets: {syncrregs.r[p][0][prdata][12]_i_17_n_0 syncrregs.r[p][0][prdata][12]_i_17/O}, {apbo[11][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_17/I0}, {apbo[10][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_17/I2}, {apbo[9][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_17/I4}, {apbo[8][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_18 - 
nets: {syncrregs.r[p][0][prdata][12]_i_18_n_0 syncrregs.r[p][0][prdata][12]_i_18/O}, {apbo[15][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_18/I0}, {apbo[14][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_18/I2}, {apbo[13][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_18/I4}, {apbo[12][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_19 - 
nets: {syncrregs.r[p][0][prdata][12]_i_19_n_0 syncrregs.r[p][0][prdata][12]_i_19/O}, {apbo[3][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_19/I0}, {apbo[2][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_19/I2}, {apbo[1][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_19/I4}, {apbo[0][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_2 - 
nets: {syncrregs.r[p][0][prdata][12]_i_2_n_0 syncrregs.r[p][0][prdata][12]_i_2/O}, {syncrregs.r_reg[p][0][prdata][12]_i_5_n_0 syncrregs.r[p][0][prdata][12]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][12]_i_6_n_0 syncrregs.r[p][0][prdata][12]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][12]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][12]_i_7_n_0 syncrregs.r[p][0][prdata][12]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][12]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][12]_i_8_n_0 syncrregs.r[p][0][prdata][12]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_20 - 
nets: {syncrregs.r[p][0][prdata][12]_i_20_n_0 syncrregs.r[p][0][prdata][12]_i_20/O}, {apbo[7][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_20/I0}, {apbo[6][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_20/I2}, {apbo[5][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][12]_i_20/I4}, {apbo[4][pconfig][0][12] syncrregs.r[p][0][prdata][12]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][12]_i_9 - 
nets: {syncrregs.r[p][0][prdata][12]_i_9_n_0 syncrregs.r[p][0][prdata][12]_i_9/O}, {apbo[11][prdata][12] syncrregs.r[p][0][prdata][12]_i_9/I0}, {apbo[10][prdata][12] syncrregs.r[p][0][prdata][12]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][12]_i_9/I2}, {apbo[9][prdata][12] syncrregs.r[p][0][prdata][12]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][12]_i_9/I4}, {apbo[8][prdata][12] syncrregs.r[p][0][prdata][12]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_1 - 
nets: {apbx/rin[p][0][prdata][13] syncrregs.r[p][0][prdata][13]_i_1/O}, {syncrregs.r[p][0][prdata][13]_i_2_n_0 syncrregs.r[p][0][prdata][13]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][13]_i_3_n_0 syncrregs.r[p][0][prdata][13]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][13]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][13]_i_4_n_0 syncrregs.r[p][0][prdata][13]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][13]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X68Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][13]_i_10 - 
nets: {syncrregs.r[p][0][prdata][13]_i_10_n_0 syncrregs.r[p][0][prdata][13]_i_10/O}, {apbo[15][prdata][13] syncrregs.r[p][0][prdata][13]_i_10/I0}, {apbo[14][prdata][13] syncrregs.r[p][0][prdata][13]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][13]_i_10/I2}, {apbo[13][prdata][13] syncrregs.r[p][0][prdata][13]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][13]_i_10/I4}, {apbo[12][prdata][13] syncrregs.r[p][0][prdata][13]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_11 - 
nets: {syncrregs.r[p][0][prdata][13]_i_11_n_0 syncrregs.r[p][0][prdata][13]_i_11/O}, {apbo[3][prdata][13] syncrregs.r[p][0][prdata][13]_i_11/I0}, {apbo[2][prdata][13] syncrregs.r[p][0][prdata][13]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][13]_i_11/I2}, {apbo[1][prdata][13] syncrregs.r[p][0][prdata][13]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][13]_i_11/I4}, {apbo[0][prdata][13] syncrregs.r[p][0][prdata][13]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_12 - 
nets: {syncrregs.r[p][0][prdata][13]_i_12_n_0 syncrregs.r[p][0][prdata][13]_i_12/O}, {apbo[7][prdata][13] syncrregs.r[p][0][prdata][13]_i_12/I0}, {apbo[6][prdata][13] syncrregs.r[p][0][prdata][13]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][13]_i_12/I2}, {apbo[5][prdata][13] syncrregs.r[p][0][prdata][13]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][13]_i_12/I4}, {apbo[4][prdata][13] syncrregs.r[p][0][prdata][13]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_13 - 
nets: {syncrregs.r[p][0][prdata][13]_i_13_n_0 syncrregs.r[p][0][prdata][13]_i_13/O}, {apbo[11][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_13/I0}, {apbo[10][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_13/I2}, {apbo[9][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_13/I4}, {apbo[8][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_14 - 
nets: {syncrregs.r[p][0][prdata][13]_i_14_n_0 syncrregs.r[p][0][prdata][13]_i_14/O}, {apbo[15][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_14/I0}, {apbo[14][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_14/I2}, {apbo[13][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_14/I4}, {apbo[12][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_15 - 
nets: {syncrregs.r[p][0][prdata][13]_i_15_n_0 syncrregs.r[p][0][prdata][13]_i_15/O}, {apbo[3][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_15/I0}, {apbo[2][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_15/I2}, {apbo[1][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_15/I4}, {apbo[0][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_16 - 
nets: {syncrregs.r[p][0][prdata][13]_i_16_n_0 syncrregs.r[p][0][prdata][13]_i_16/O}, {apbo[7][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_16/I0}, {apbo[6][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_16/I2}, {apbo[5][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_16/I4}, {apbo[4][pconfig][1][13] syncrregs.r[p][0][prdata][13]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_17 - 
nets: {syncrregs.r[p][0][prdata][13]_i_17_n_0 syncrregs.r[p][0][prdata][13]_i_17/O}, {apbo[11][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_17/I0}, {apbo[10][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_17/I2}, {apbo[9][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_17/I4}, {apbo[8][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_18 - 
nets: {syncrregs.r[p][0][prdata][13]_i_18_n_0 syncrregs.r[p][0][prdata][13]_i_18/O}, {apbo[15][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_18/I0}, {apbo[14][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_18/I2}, {apbo[13][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_18/I4}, {apbo[12][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_19 - 
nets: {syncrregs.r[p][0][prdata][13]_i_19_n_0 syncrregs.r[p][0][prdata][13]_i_19/O}, {apbo[3][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_19/I0}, {apbo[2][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_19/I2}, {apbo[1][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_19/I4}, {apbo[0][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_2 - 
nets: {syncrregs.r[p][0][prdata][13]_i_2_n_0 syncrregs.r[p][0][prdata][13]_i_2/O}, {syncrregs.r_reg[p][0][prdata][13]_i_5_n_0 syncrregs.r[p][0][prdata][13]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][13]_i_6_n_0 syncrregs.r[p][0][prdata][13]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][13]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][13]_i_7_n_0 syncrregs.r[p][0][prdata][13]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][13]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][13]_i_8_n_0 syncrregs.r[p][0][prdata][13]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_20 - 
nets: {syncrregs.r[p][0][prdata][13]_i_20_n_0 syncrregs.r[p][0][prdata][13]_i_20/O}, {apbo[7][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_20/I0}, {apbo[6][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_20/I2}, {apbo[5][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][13]_i_20/I4}, {apbo[4][pconfig][0][13] syncrregs.r[p][0][prdata][13]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][13]_i_9 - 
nets: {syncrregs.r[p][0][prdata][13]_i_9_n_0 syncrregs.r[p][0][prdata][13]_i_9/O}, {apbo[11][prdata][13] syncrregs.r[p][0][prdata][13]_i_9/I0}, {apbo[10][prdata][13] syncrregs.r[p][0][prdata][13]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][13]_i_9/I2}, {apbo[9][prdata][13] syncrregs.r[p][0][prdata][13]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][13]_i_9/I4}, {apbo[8][prdata][13] syncrregs.r[p][0][prdata][13]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_1 - 
nets: {apbx/rin[p][0][prdata][14] syncrregs.r[p][0][prdata][14]_i_1/O}, {syncrregs.r[p][0][prdata][14]_i_2_n_0 syncrregs.r[p][0][prdata][14]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][14]_i_3_n_0 syncrregs.r[p][0][prdata][14]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][14]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][14]_i_4_n_0 syncrregs.r[p][0][prdata][14]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][14]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][14]_i_10 - 
nets: {syncrregs.r[p][0][prdata][14]_i_10_n_0 syncrregs.r[p][0][prdata][14]_i_10/O}, {apbo[15][prdata][14] syncrregs.r[p][0][prdata][14]_i_10/I0}, {apbo[14][prdata][14] syncrregs.r[p][0][prdata][14]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][14]_i_10/I2}, {apbo[13][prdata][14] syncrregs.r[p][0][prdata][14]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][14]_i_10/I4}, {apbo[12][prdata][14] syncrregs.r[p][0][prdata][14]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_11 - 
nets: {syncrregs.r[p][0][prdata][14]_i_11_n_0 syncrregs.r[p][0][prdata][14]_i_11/O}, {apbo[3][prdata][14] syncrregs.r[p][0][prdata][14]_i_11/I0}, {apbo[2][prdata][14] syncrregs.r[p][0][prdata][14]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][14]_i_11/I2}, {apbo[1][prdata][14] syncrregs.r[p][0][prdata][14]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][14]_i_11/I4}, {apbo[0][prdata][14] syncrregs.r[p][0][prdata][14]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_12 - 
nets: {syncrregs.r[p][0][prdata][14]_i_12_n_0 syncrregs.r[p][0][prdata][14]_i_12/O}, {apbo[7][prdata][14] syncrregs.r[p][0][prdata][14]_i_12/I0}, {apbo[6][prdata][14] syncrregs.r[p][0][prdata][14]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][14]_i_12/I2}, {apbo[5][prdata][14] syncrregs.r[p][0][prdata][14]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][14]_i_12/I4}, {apbo[4][prdata][14] syncrregs.r[p][0][prdata][14]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_13 - 
nets: {syncrregs.r[p][0][prdata][14]_i_13_n_0 syncrregs.r[p][0][prdata][14]_i_13/O}, {apbo[11][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_13/I0}, {apbo[10][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_13/I2}, {apbo[9][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_13/I4}, {apbo[8][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_13/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_14 - 
nets: {syncrregs.r[p][0][prdata][14]_i_14_n_0 syncrregs.r[p][0][prdata][14]_i_14/O}, {apbo[15][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_14/I0}, {apbo[14][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_14/I2}, {apbo[13][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_14/I4}, {apbo[12][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_14/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_15 - 
nets: {syncrregs.r[p][0][prdata][14]_i_15_n_0 syncrregs.r[p][0][prdata][14]_i_15/O}, {apbo[3][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_15/I0}, {apbo[2][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_15/I2}, {apbo[1][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_15/I4}, {apbo[0][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_16 - 
nets: {syncrregs.r[p][0][prdata][14]_i_16_n_0 syncrregs.r[p][0][prdata][14]_i_16/O}, {apbo[7][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_16/I0}, {apbo[6][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_16/I2}, {apbo[5][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_16/I4}, {apbo[4][pconfig][1][14] syncrregs.r[p][0][prdata][14]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_17 - 
nets: {syncrregs.r[p][0][prdata][14]_i_17_n_0 syncrregs.r[p][0][prdata][14]_i_17/O}, {apbo[11][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_17/I0}, {apbo[10][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_17/I2}, {apbo[9][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_17/I4}, {apbo[8][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_18 - 
nets: {syncrregs.r[p][0][prdata][14]_i_18_n_0 syncrregs.r[p][0][prdata][14]_i_18/O}, {apbo[15][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_18/I0}, {apbo[14][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_18/I2}, {apbo[13][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_18/I4}, {apbo[12][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_19 - 
nets: {syncrregs.r[p][0][prdata][14]_i_19_n_0 syncrregs.r[p][0][prdata][14]_i_19/O}, {apbo[3][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_19/I0}, {apbo[2][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_19/I2}, {apbo[1][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_19/I4}, {apbo[0][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_2 - 
nets: {syncrregs.r[p][0][prdata][14]_i_2_n_0 syncrregs.r[p][0][prdata][14]_i_2/O}, {syncrregs.r_reg[p][0][prdata][14]_i_5_n_0 syncrregs.r[p][0][prdata][14]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][14]_i_6_n_0 syncrregs.r[p][0][prdata][14]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][14]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][14]_i_7_n_0 syncrregs.r[p][0][prdata][14]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][14]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][14]_i_8_n_0 syncrregs.r[p][0][prdata][14]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_20 - 
nets: {syncrregs.r[p][0][prdata][14]_i_20_n_0 syncrregs.r[p][0][prdata][14]_i_20/O}, {apbo[7][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_20/I0}, {apbo[6][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_20/I2}, {apbo[5][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][14]_i_20/I4}, {apbo[4][pconfig][0][14] syncrregs.r[p][0][prdata][14]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][14]_i_9 - 
nets: {syncrregs.r[p][0][prdata][14]_i_9_n_0 syncrregs.r[p][0][prdata][14]_i_9/O}, {apbo[11][prdata][14] syncrregs.r[p][0][prdata][14]_i_9/I0}, {apbo[10][prdata][14] syncrregs.r[p][0][prdata][14]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][14]_i_9/I2}, {apbo[9][prdata][14] syncrregs.r[p][0][prdata][14]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][14]_i_9/I4}, {apbo[8][prdata][14] syncrregs.r[p][0][prdata][14]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_1 - 
nets: {apbx/rin[p][0][prdata][15] syncrregs.r[p][0][prdata][15]_i_1/O}, {syncrregs.r[p][0][prdata][15]_i_2_n_0 syncrregs.r[p][0][prdata][15]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][15]_i_3_n_0 syncrregs.r[p][0][prdata][15]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][15]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][15]_i_4_n_0 syncrregs.r[p][0][prdata][15]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][15]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X72Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][15]_i_10 - 
nets: {syncrregs.r[p][0][prdata][15]_i_10_n_0 syncrregs.r[p][0][prdata][15]_i_10/O}, {apbo[15][prdata][15] syncrregs.r[p][0][prdata][15]_i_10/I0}, {apbo[14][prdata][15] syncrregs.r[p][0][prdata][15]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][15]_i_10/I2}, {apbo[13][prdata][15] syncrregs.r[p][0][prdata][15]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][15]_i_10/I4}, {apbo[12][prdata][15] syncrregs.r[p][0][prdata][15]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_11 - 
nets: {syncrregs.r[p][0][prdata][15]_i_11_n_0 syncrregs.r[p][0][prdata][15]_i_11/O}, {apbo[3][prdata][15] syncrregs.r[p][0][prdata][15]_i_11/I0}, {apbo[2][prdata][15] syncrregs.r[p][0][prdata][15]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][15]_i_11/I2}, {apbo[1][prdata][15] syncrregs.r[p][0][prdata][15]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][15]_i_11/I4}, {apbo[0][prdata][15] syncrregs.r[p][0][prdata][15]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_12 - 
nets: {syncrregs.r[p][0][prdata][15]_i_12_n_0 syncrregs.r[p][0][prdata][15]_i_12/O}, {apbo[7][prdata][15] syncrregs.r[p][0][prdata][15]_i_12/I0}, {apbo[6][prdata][15] syncrregs.r[p][0][prdata][15]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][15]_i_12/I2}, {apbo[5][prdata][15] syncrregs.r[p][0][prdata][15]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][15]_i_12/I4}, {apbo[4][prdata][15] syncrregs.r[p][0][prdata][15]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_13 - 
nets: {syncrregs.r[p][0][prdata][15]_i_13_n_0 syncrregs.r[p][0][prdata][15]_i_13/O}, {apbo[11][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_13/I0}, {apbo[10][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_13/I2}, {apbo[9][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_13/I4}, {apbo[8][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_14 - 
nets: {syncrregs.r[p][0][prdata][15]_i_14_n_0 syncrregs.r[p][0][prdata][15]_i_14/O}, {apbo[15][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_14/I0}, {apbo[14][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_14/I2}, {apbo[13][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_14/I4}, {apbo[12][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_15 - 
nets: {syncrregs.r[p][0][prdata][15]_i_15_n_0 syncrregs.r[p][0][prdata][15]_i_15/O}, {apbo[3][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_15/I0}, {apbo[2][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_15/I2}, {apbo[1][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_15/I4}, {apbo[0][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_16 - 
nets: {syncrregs.r[p][0][prdata][15]_i_16_n_0 syncrregs.r[p][0][prdata][15]_i_16/O}, {apbo[7][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_16/I0}, {apbo[6][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_16/I2}, {apbo[5][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_16/I4}, {apbo[4][pconfig][1][15] syncrregs.r[p][0][prdata][15]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_17 - 
nets: {syncrregs.r[p][0][prdata][15]_i_17_n_0 syncrregs.r[p][0][prdata][15]_i_17/O}, {apbo[11][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_17/I0}, {apbo[10][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_17/I2}, {apbo[9][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_17/I4}, {apbo[8][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_18 - 
nets: {syncrregs.r[p][0][prdata][15]_i_18_n_0 syncrregs.r[p][0][prdata][15]_i_18/O}, {apbo[15][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_18/I0}, {apbo[14][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_18/I2}, {apbo[13][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_18/I4}, {apbo[12][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_19 - 
nets: {syncrregs.r[p][0][prdata][15]_i_19_n_0 syncrregs.r[p][0][prdata][15]_i_19/O}, {apbo[3][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_19/I0}, {apbo[2][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_19/I2}, {apbo[1][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_19/I4}, {apbo[0][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_2 - 
nets: {syncrregs.r[p][0][prdata][15]_i_2_n_0 syncrregs.r[p][0][prdata][15]_i_2/O}, {syncrregs.r_reg[p][0][prdata][15]_i_5_n_0 syncrregs.r[p][0][prdata][15]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][15]_i_6_n_0 syncrregs.r[p][0][prdata][15]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][15]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][15]_i_7_n_0 syncrregs.r[p][0][prdata][15]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][15]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][15]_i_8_n_0 syncrregs.r[p][0][prdata][15]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_20 - 
nets: {syncrregs.r[p][0][prdata][15]_i_20_n_0 syncrregs.r[p][0][prdata][15]_i_20/O}, {apbo[7][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_20/I0}, {apbo[6][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_20/I2}, {apbo[5][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][15]_i_20/I4}, {apbo[4][pconfig][0][15] syncrregs.r[p][0][prdata][15]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][15]_i_9 - 
nets: {syncrregs.r[p][0][prdata][15]_i_9_n_0 syncrregs.r[p][0][prdata][15]_i_9/O}, {apbo[11][prdata][15] syncrregs.r[p][0][prdata][15]_i_9/I0}, {apbo[10][prdata][15] syncrregs.r[p][0][prdata][15]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][15]_i_9/I2}, {apbo[9][prdata][15] syncrregs.r[p][0][prdata][15]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][15]_i_9/I4}, {apbo[8][prdata][15] syncrregs.r[p][0][prdata][15]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_1 - 
nets: {apbx/rin[p][0][prdata][16] syncrregs.r[p][0][prdata][16]_i_1/O}, {syncrregs.r[p][0][prdata][16]_i_2_n_0 syncrregs.r[p][0][prdata][16]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][16]_i_3_n_0 syncrregs.r[p][0][prdata][16]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][16]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][16]_i_4_n_0 syncrregs.r[p][0][prdata][16]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][16]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X73Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][16]_i_10 - 
nets: {syncrregs.r[p][0][prdata][16]_i_10_n_0 syncrregs.r[p][0][prdata][16]_i_10/O}, {apbo[15][prdata][16] syncrregs.r[p][0][prdata][16]_i_10/I0}, {apbo[14][prdata][16] syncrregs.r[p][0][prdata][16]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][16]_i_10/I2}, {apbo[13][prdata][16] syncrregs.r[p][0][prdata][16]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][16]_i_10/I4}, {apbo[12][prdata][16] syncrregs.r[p][0][prdata][16]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_11 - 
nets: {syncrregs.r[p][0][prdata][16]_i_11_n_0 syncrregs.r[p][0][prdata][16]_i_11/O}, {apbo[3][prdata][16] syncrregs.r[p][0][prdata][16]_i_11/I0}, {apbo[2][prdata][16] syncrregs.r[p][0][prdata][16]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][16]_i_11/I2}, {apbo[1][prdata][16] syncrregs.r[p][0][prdata][16]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][16]_i_11/I4}, {apbo[0][prdata][16] syncrregs.r[p][0][prdata][16]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_12 - 
nets: {syncrregs.r[p][0][prdata][16]_i_12_n_0 syncrregs.r[p][0][prdata][16]_i_12/O}, {apbo[7][prdata][16] syncrregs.r[p][0][prdata][16]_i_12/I0}, {apbo[6][prdata][16] syncrregs.r[p][0][prdata][16]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][16]_i_12/I2}, {apbo[5][prdata][16] syncrregs.r[p][0][prdata][16]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][16]_i_12/I4}, {apbo[4][prdata][16] syncrregs.r[p][0][prdata][16]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_13 - 
nets: {syncrregs.r[p][0][prdata][16]_i_13_n_0 syncrregs.r[p][0][prdata][16]_i_13/O}, {apbo[11][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_13/I0}, {apbo[10][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_13/I2}, {apbo[9][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_13/I4}, {apbo[8][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_14 - 
nets: {syncrregs.r[p][0][prdata][16]_i_14_n_0 syncrregs.r[p][0][prdata][16]_i_14/O}, {apbo[15][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_14/I0}, {apbo[14][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_14/I2}, {apbo[13][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_14/I4}, {apbo[12][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_15 - 
nets: {syncrregs.r[p][0][prdata][16]_i_15_n_0 syncrregs.r[p][0][prdata][16]_i_15/O}, {apbo[3][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_15/I0}, {apbo[2][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_15/I2}, {apbo[1][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_15/I4}, {apbo[0][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_16 - 
nets: {syncrregs.r[p][0][prdata][16]_i_16_n_0 syncrregs.r[p][0][prdata][16]_i_16/O}, {apbo[7][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_16/I0}, {apbo[6][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_16/I2}, {apbo[5][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_16/I4}, {apbo[4][pconfig][1][16] syncrregs.r[p][0][prdata][16]_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_17 - 
nets: {syncrregs.r[p][0][prdata][16]_i_17_n_0 syncrregs.r[p][0][prdata][16]_i_17/O}, {apbo[11][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_17/I0}, {apbo[10][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_17/I2}, {apbo[9][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_17/I4}, {apbo[8][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_18 - 
nets: {syncrregs.r[p][0][prdata][16]_i_18_n_0 syncrregs.r[p][0][prdata][16]_i_18/O}, {apbo[15][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_18/I0}, {apbo[14][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_18/I2}, {apbo[13][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_18/I4}, {apbo[12][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_19 - 
nets: {syncrregs.r[p][0][prdata][16]_i_19_n_0 syncrregs.r[p][0][prdata][16]_i_19/O}, {apbo[3][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_19/I0}, {apbo[2][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_19/I2}, {apbo[1][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_19/I4}, {apbo[0][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_2 - 
nets: {syncrregs.r[p][0][prdata][16]_i_2_n_0 syncrregs.r[p][0][prdata][16]_i_2/O}, {syncrregs.r_reg[p][0][prdata][16]_i_5_n_0 syncrregs.r[p][0][prdata][16]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][16]_i_6_n_0 syncrregs.r[p][0][prdata][16]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][16]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][16]_i_7_n_0 syncrregs.r[p][0][prdata][16]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][16]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][16]_i_8_n_0 syncrregs.r[p][0][prdata][16]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_20 - 
nets: {syncrregs.r[p][0][prdata][16]_i_20_n_0 syncrregs.r[p][0][prdata][16]_i_20/O}, {apbo[7][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_20/I0}, {apbo[6][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][16]_i_20/I2}, {apbo[5][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][16]_i_20/I4}, {apbo[4][pconfig][0][16] syncrregs.r[p][0][prdata][16]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][16]_i_9 - 
nets: {syncrregs.r[p][0][prdata][16]_i_9_n_0 syncrregs.r[p][0][prdata][16]_i_9/O}, {apbo[11][prdata][16] syncrregs.r[p][0][prdata][16]_i_9/I0}, {apbo[10][prdata][16] syncrregs.r[p][0][prdata][16]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][16]_i_9/I2}, {apbo[9][prdata][16] syncrregs.r[p][0][prdata][16]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][16]_i_9/I4}, {apbo[8][prdata][16] syncrregs.r[p][0][prdata][16]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_1 - 
nets: {apbx/rin[p][0][prdata][17] syncrregs.r[p][0][prdata][17]_i_1/O}, {syncrregs.r[p][0][prdata][17]_i_2_n_0 syncrregs.r[p][0][prdata][17]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][17]_i_3_n_0 syncrregs.r[p][0][prdata][17]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][17]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][17]_i_4_n_0 syncrregs.r[p][0][prdata][17]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][17]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][17]_i_10 - 
nets: {syncrregs.r[p][0][prdata][17]_i_10_n_0 syncrregs.r[p][0][prdata][17]_i_10/O}, {apbo[15][prdata][17] syncrregs.r[p][0][prdata][17]_i_10/I0}, {apbo[14][prdata][17] syncrregs.r[p][0][prdata][17]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][17]_i_10/I2}, {apbo[13][prdata][17] syncrregs.r[p][0][prdata][17]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][17]_i_10/I4}, {apbo[12][prdata][17] syncrregs.r[p][0][prdata][17]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_11 - 
nets: {syncrregs.r[p][0][prdata][17]_i_11_n_0 syncrregs.r[p][0][prdata][17]_i_11/O}, {apbo[3][prdata][17] syncrregs.r[p][0][prdata][17]_i_11/I0}, {apbo[2][prdata][17] syncrregs.r[p][0][prdata][17]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][17]_i_11/I2}, {apbo[1][prdata][17] syncrregs.r[p][0][prdata][17]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][17]_i_11/I4}, {apbo[0][prdata][17] syncrregs.r[p][0][prdata][17]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_12 - 
nets: {syncrregs.r[p][0][prdata][17]_i_12_n_0 syncrregs.r[p][0][prdata][17]_i_12/O}, {apbo[7][prdata][17] syncrregs.r[p][0][prdata][17]_i_12/I0}, {apbo[6][prdata][17] syncrregs.r[p][0][prdata][17]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][17]_i_12/I2}, {apbo[5][prdata][17] syncrregs.r[p][0][prdata][17]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][17]_i_12/I4}, {apbo[4][prdata][17] syncrregs.r[p][0][prdata][17]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_13 - 
nets: {syncrregs.r[p][0][prdata][17]_i_13_n_0 syncrregs.r[p][0][prdata][17]_i_13/O}, {apbo[11][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_13/I0}, {apbo[10][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_13/I2}, {apbo[9][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_13/I4}, {apbo[8][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_14 - 
nets: {syncrregs.r[p][0][prdata][17]_i_14_n_0 syncrregs.r[p][0][prdata][17]_i_14/O}, {apbo[15][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_14/I0}, {apbo[14][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_14/I2}, {apbo[13][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_14/I4}, {apbo[12][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_15 - 
nets: {syncrregs.r[p][0][prdata][17]_i_15_n_0 syncrregs.r[p][0][prdata][17]_i_15/O}, {apbo[3][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_15/I0}, {apbo[2][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_15/I2}, {apbo[1][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_15/I4}, {apbo[0][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_16 - 
nets: {syncrregs.r[p][0][prdata][17]_i_16_n_0 syncrregs.r[p][0][prdata][17]_i_16/O}, {apbo[7][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_16/I0}, {apbo[6][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_16/I2}, {apbo[5][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_16/I4}, {apbo[4][pconfig][1][17] syncrregs.r[p][0][prdata][17]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_17 - 
nets: {syncrregs.r[p][0][prdata][17]_i_17_n_0 syncrregs.r[p][0][prdata][17]_i_17/O}, {apbo[11][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_17/I0}, {apbo[10][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_17/I2}, {apbo[9][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_17/I4}, {apbo[8][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_18 - 
nets: {syncrregs.r[p][0][prdata][17]_i_18_n_0 syncrregs.r[p][0][prdata][17]_i_18/O}, {apbo[15][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_18/I0}, {apbo[14][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_18/I2}, {apbo[13][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_18/I4}, {apbo[12][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_19 - 
nets: {syncrregs.r[p][0][prdata][17]_i_19_n_0 syncrregs.r[p][0][prdata][17]_i_19/O}, {apbo[3][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_19/I0}, {apbo[2][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_19/I2}, {apbo[1][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_19/I4}, {apbo[0][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_2 - 
nets: {syncrregs.r[p][0][prdata][17]_i_2_n_0 syncrregs.r[p][0][prdata][17]_i_2/O}, {syncrregs.r_reg[p][0][prdata][17]_i_5_n_0 syncrregs.r[p][0][prdata][17]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][17]_i_6_n_0 syncrregs.r[p][0][prdata][17]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][17]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][17]_i_7_n_0 syncrregs.r[p][0][prdata][17]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][17]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][17]_i_8_n_0 syncrregs.r[p][0][prdata][17]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_20 - 
nets: {syncrregs.r[p][0][prdata][17]_i_20_n_0 syncrregs.r[p][0][prdata][17]_i_20/O}, {apbo[7][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_20/I0}, {apbo[6][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][17]_i_20/I2}, {apbo[5][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][17]_i_20/I4}, {apbo[4][pconfig][0][17] syncrregs.r[p][0][prdata][17]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][17]_i_9 - 
nets: {syncrregs.r[p][0][prdata][17]_i_9_n_0 syncrregs.r[p][0][prdata][17]_i_9/O}, {apbo[11][prdata][17] syncrregs.r[p][0][prdata][17]_i_9/I0}, {apbo[10][prdata][17] syncrregs.r[p][0][prdata][17]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][17]_i_9/I2}, {apbo[9][prdata][17] syncrregs.r[p][0][prdata][17]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][17]_i_9/I4}, {apbo[8][prdata][17] syncrregs.r[p][0][prdata][17]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_1 - 
nets: {apbx/rin[p][0][prdata][18] syncrregs.r[p][0][prdata][18]_i_1/O}, {syncrregs.r[p][0][prdata][18]_i_2_n_0 syncrregs.r[p][0][prdata][18]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][18]_i_3_n_0 syncrregs.r[p][0][prdata][18]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][18]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][18]_i_4_n_0 syncrregs.r[p][0][prdata][18]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][18]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X72Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][18]_i_10 - 
nets: {syncrregs.r[p][0][prdata][18]_i_10_n_0 syncrregs.r[p][0][prdata][18]_i_10/O}, {apbo[15][prdata][18] syncrregs.r[p][0][prdata][18]_i_10/I0}, {apbo[14][prdata][18] syncrregs.r[p][0][prdata][18]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][18]_i_10/I2}, {apbo[13][prdata][18] syncrregs.r[p][0][prdata][18]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][18]_i_10/I4}, {apbo[12][prdata][18] syncrregs.r[p][0][prdata][18]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_11 - 
nets: {syncrregs.r[p][0][prdata][18]_i_11_n_0 syncrregs.r[p][0][prdata][18]_i_11/O}, {apbo[3][prdata][18] syncrregs.r[p][0][prdata][18]_i_11/I0}, {apbo[2][prdata][18] syncrregs.r[p][0][prdata][18]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][18]_i_11/I2}, {apbo[1][prdata][18] syncrregs.r[p][0][prdata][18]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][18]_i_11/I4}, {apbo[0][prdata][18] syncrregs.r[p][0][prdata][18]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_12 - 
nets: {syncrregs.r[p][0][prdata][18]_i_12_n_0 syncrregs.r[p][0][prdata][18]_i_12/O}, {apbo[7][prdata][18] syncrregs.r[p][0][prdata][18]_i_12/I0}, {apbo[6][prdata][18] syncrregs.r[p][0][prdata][18]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][18]_i_12/I2}, {apbo[5][prdata][18] syncrregs.r[p][0][prdata][18]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][18]_i_12/I4}, {apbo[4][prdata][18] syncrregs.r[p][0][prdata][18]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_13 - 
nets: {syncrregs.r[p][0][prdata][18]_i_13_n_0 syncrregs.r[p][0][prdata][18]_i_13/O}, {apbo[11][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_13/I0}, {apbo[10][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_13/I2}, {apbo[9][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_13/I4}, {apbo[8][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_14 - 
nets: {syncrregs.r[p][0][prdata][18]_i_14_n_0 syncrregs.r[p][0][prdata][18]_i_14/O}, {apbo[15][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_14/I0}, {apbo[14][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_14/I2}, {apbo[13][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_14/I4}, {apbo[12][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_15 - 
nets: {syncrregs.r[p][0][prdata][18]_i_15_n_0 syncrregs.r[p][0][prdata][18]_i_15/O}, {apbo[3][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_15/I0}, {apbo[2][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_15/I2}, {apbo[1][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_15/I4}, {apbo[0][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_16 - 
nets: {syncrregs.r[p][0][prdata][18]_i_16_n_0 syncrregs.r[p][0][prdata][18]_i_16/O}, {apbo[7][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_16/I0}, {apbo[6][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_16/I2}, {apbo[5][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_16/I4}, {apbo[4][pconfig][1][18] syncrregs.r[p][0][prdata][18]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_17 - 
nets: {syncrregs.r[p][0][prdata][18]_i_17_n_0 syncrregs.r[p][0][prdata][18]_i_17/O}, {apbo[11][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_17/I0}, {apbo[10][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_17/I2}, {apbo[9][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_17/I4}, {apbo[8][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_18 - 
nets: {syncrregs.r[p][0][prdata][18]_i_18_n_0 syncrregs.r[p][0][prdata][18]_i_18/O}, {apbo[15][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_18/I0}, {apbo[14][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_18/I2}, {apbo[13][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_18/I4}, {apbo[12][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_19 - 
nets: {syncrregs.r[p][0][prdata][18]_i_19_n_0 syncrregs.r[p][0][prdata][18]_i_19/O}, {apbo[3][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_19/I0}, {apbo[2][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_19/I2}, {apbo[1][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_19/I4}, {apbo[0][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_2 - 
nets: {syncrregs.r[p][0][prdata][18]_i_2_n_0 syncrregs.r[p][0][prdata][18]_i_2/O}, {syncrregs.r_reg[p][0][prdata][18]_i_5_n_0 syncrregs.r[p][0][prdata][18]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][18]_i_6_n_0 syncrregs.r[p][0][prdata][18]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][18]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][18]_i_7_n_0 syncrregs.r[p][0][prdata][18]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][18]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][18]_i_8_n_0 syncrregs.r[p][0][prdata][18]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_20 - 
nets: {syncrregs.r[p][0][prdata][18]_i_20_n_0 syncrregs.r[p][0][prdata][18]_i_20/O}, {apbo[7][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_20/I0}, {apbo[6][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][18]_i_20/I2}, {apbo[5][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][18]_i_20/I4}, {apbo[4][pconfig][0][18] syncrregs.r[p][0][prdata][18]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][18]_i_9 - 
nets: {syncrregs.r[p][0][prdata][18]_i_9_n_0 syncrregs.r[p][0][prdata][18]_i_9/O}, {apbo[11][prdata][18] syncrregs.r[p][0][prdata][18]_i_9/I0}, {apbo[10][prdata][18] syncrregs.r[p][0][prdata][18]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][18]_i_9/I2}, {apbo[9][prdata][18] syncrregs.r[p][0][prdata][18]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][18]_i_9/I4}, {apbo[8][prdata][18] syncrregs.r[p][0][prdata][18]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_1 - 
nets: {apbx/rin[p][0][prdata][19] syncrregs.r[p][0][prdata][19]_i_1/O}, {syncrregs.r[p][0][prdata][19]_i_2_n_0 syncrregs.r[p][0][prdata][19]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][19]_i_3_n_0 syncrregs.r[p][0][prdata][19]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][19]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][19]_i_4_n_0 syncrregs.r[p][0][prdata][19]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][19]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X78Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][19]_i_10 - 
nets: {syncrregs.r[p][0][prdata][19]_i_10_n_0 syncrregs.r[p][0][prdata][19]_i_10/O}, {apbo[15][prdata][19] syncrregs.r[p][0][prdata][19]_i_10/I0}, {apbo[14][prdata][19] syncrregs.r[p][0][prdata][19]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][19]_i_10/I2}, {apbo[13][prdata][19] syncrregs.r[p][0][prdata][19]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][19]_i_10/I4}, {apbo[12][prdata][19] syncrregs.r[p][0][prdata][19]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_11 - 
nets: {syncrregs.r[p][0][prdata][19]_i_11_n_0 syncrregs.r[p][0][prdata][19]_i_11/O}, {apbo[3][prdata][19] syncrregs.r[p][0][prdata][19]_i_11/I0}, {apbo[2][prdata][19] syncrregs.r[p][0][prdata][19]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][19]_i_11/I2}, {apbo[1][prdata][19] syncrregs.r[p][0][prdata][19]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][19]_i_11/I4}, {apbo[0][prdata][19] syncrregs.r[p][0][prdata][19]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_12 - 
nets: {syncrregs.r[p][0][prdata][19]_i_12_n_0 syncrregs.r[p][0][prdata][19]_i_12/O}, {apbo[7][prdata][19] syncrregs.r[p][0][prdata][19]_i_12/I0}, {apbo[6][prdata][19] syncrregs.r[p][0][prdata][19]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][19]_i_12/I2}, {apbo[5][prdata][19] syncrregs.r[p][0][prdata][19]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][19]_i_12/I4}, {apbo[4][prdata][19] syncrregs.r[p][0][prdata][19]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_13 - 
nets: {syncrregs.r[p][0][prdata][19]_i_13_n_0 syncrregs.r[p][0][prdata][19]_i_13/O}, {apbo[11][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_13/I0}, {apbo[10][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_13/I2}, {apbo[9][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_13/I4}, {apbo[8][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_14 - 
nets: {syncrregs.r[p][0][prdata][19]_i_14_n_0 syncrregs.r[p][0][prdata][19]_i_14/O}, {apbo[15][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_14/I0}, {apbo[14][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_14/I2}, {apbo[13][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_14/I4}, {apbo[12][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_15 - 
nets: {syncrregs.r[p][0][prdata][19]_i_15_n_0 syncrregs.r[p][0][prdata][19]_i_15/O}, {apbo[3][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_15/I0}, {apbo[2][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_15/I2}, {apbo[1][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_15/I4}, {apbo[0][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_16 - 
nets: {syncrregs.r[p][0][prdata][19]_i_16_n_0 syncrregs.r[p][0][prdata][19]_i_16/O}, {apbo[7][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_16/I0}, {apbo[6][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_16/I2}, {apbo[5][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_16/I4}, {apbo[4][pconfig][1][19] syncrregs.r[p][0][prdata][19]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_17 - 
nets: {syncrregs.r[p][0][prdata][19]_i_17_n_0 syncrregs.r[p][0][prdata][19]_i_17/O}, {apbo[11][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_17/I0}, {apbo[10][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_17/I2}, {apbo[9][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_17/I4}, {apbo[8][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_18 - 
nets: {syncrregs.r[p][0][prdata][19]_i_18_n_0 syncrregs.r[p][0][prdata][19]_i_18/O}, {apbo[15][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_18/I0}, {apbo[14][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_18/I2}, {apbo[13][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_18/I4}, {apbo[12][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_19 - 
nets: {syncrregs.r[p][0][prdata][19]_i_19_n_0 syncrregs.r[p][0][prdata][19]_i_19/O}, {apbo[3][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_19/I0}, {apbo[2][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_19/I2}, {apbo[1][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_19/I4}, {apbo[0][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_2 - 
nets: {syncrregs.r[p][0][prdata][19]_i_2_n_0 syncrregs.r[p][0][prdata][19]_i_2/O}, {syncrregs.r_reg[p][0][prdata][19]_i_5_n_0 syncrregs.r[p][0][prdata][19]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][19]_i_6_n_0 syncrregs.r[p][0][prdata][19]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][19]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][19]_i_7_n_0 syncrregs.r[p][0][prdata][19]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][19]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][19]_i_8_n_0 syncrregs.r[p][0][prdata][19]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_20 - 
nets: {syncrregs.r[p][0][prdata][19]_i_20_n_0 syncrregs.r[p][0][prdata][19]_i_20/O}, {apbo[7][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_20/I0}, {apbo[6][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][19]_i_20/I2}, {apbo[5][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][19]_i_20/I4}, {apbo[4][pconfig][0][19] syncrregs.r[p][0][prdata][19]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][19]_i_9 - 
nets: {syncrregs.r[p][0][prdata][19]_i_9_n_0 syncrregs.r[p][0][prdata][19]_i_9/O}, {apbo[11][prdata][19] syncrregs.r[p][0][prdata][19]_i_9/I0}, {apbo[10][prdata][19] syncrregs.r[p][0][prdata][19]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][19]_i_9/I2}, {apbo[9][prdata][19] syncrregs.r[p][0][prdata][19]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][19]_i_9/I4}, {apbo[8][prdata][19] syncrregs.r[p][0][prdata][19]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_1 - 
nets: {apbx/rin[p][0][prdata][1] syncrregs.r[p][0][prdata][1]_i_1/O}, {syncrregs.r[p][0][prdata][1]_i_2_n_0 syncrregs.r[p][0][prdata][1]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][1]_i_3_n_0 syncrregs.r[p][0][prdata][1]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][1]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][1]_i_4_n_0 syncrregs.r[p][0][prdata][1]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][1]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][1]_i_10 - 
nets: {syncrregs.r[p][0][prdata][1]_i_10_n_0 syncrregs.r[p][0][prdata][1]_i_10/O}, {apbo[15][prdata][1] syncrregs.r[p][0][prdata][1]_i_10/I0}, {apbo[14][prdata][1] syncrregs.r[p][0][prdata][1]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][1]_i_10/I2}, {apbo[13][prdata][1] syncrregs.r[p][0][prdata][1]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][1]_i_10/I4}, {apbo[12][prdata][1] syncrregs.r[p][0][prdata][1]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_11 - 
nets: {syncrregs.r[p][0][prdata][1]_i_11_n_0 syncrregs.r[p][0][prdata][1]_i_11/O}, {apbo[3][prdata][1] syncrregs.r[p][0][prdata][1]_i_11/I0}, {apbo[2][prdata][1] syncrregs.r[p][0][prdata][1]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][1]_i_11/I2}, {apbo[1][prdata][1] syncrregs.r[p][0][prdata][1]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][1]_i_11/I4}, {apbo[0][prdata][1] syncrregs.r[p][0][prdata][1]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_12 - 
nets: {syncrregs.r[p][0][prdata][1]_i_12_n_0 syncrregs.r[p][0][prdata][1]_i_12/O}, {apbo[7][prdata][1] syncrregs.r[p][0][prdata][1]_i_12/I0}, {apbo[6][prdata][1] syncrregs.r[p][0][prdata][1]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][1]_i_12/I2}, {apbo[5][prdata][1] syncrregs.r[p][0][prdata][1]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][1]_i_12/I4}, {apbo[4][prdata][1] syncrregs.r[p][0][prdata][1]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_13 - 
nets: {syncrregs.r[p][0][prdata][1]_i_13_n_0 syncrregs.r[p][0][prdata][1]_i_13/O}, {apbo[11][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_13/I0}, {apbo[10][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_13/I2}, {apbo[9][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_13/I4}, {apbo[8][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_14 - 
nets: {syncrregs.r[p][0][prdata][1]_i_14_n_0 syncrregs.r[p][0][prdata][1]_i_14/O}, {apbo[15][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_14/I0}, {apbo[14][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_14/I2}, {apbo[13][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_14/I4}, {apbo[12][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_15 - 
nets: {syncrregs.r[p][0][prdata][1]_i_15_n_0 syncrregs.r[p][0][prdata][1]_i_15/O}, {apbo[3][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_15/I0}, {apbo[2][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_15/I2}, {apbo[1][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_15/I4}, {apbo[0][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_16 - 
nets: {syncrregs.r[p][0][prdata][1]_i_16_n_0 syncrregs.r[p][0][prdata][1]_i_16/O}, {apbo[7][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_16/I0}, {apbo[6][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_16/I2}, {apbo[5][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_16/I4}, {apbo[4][pconfig][1][1] syncrregs.r[p][0][prdata][1]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_17 - 
nets: {syncrregs.r[p][0][prdata][1]_i_17_n_0 syncrregs.r[p][0][prdata][1]_i_17/O}, {apbo[11][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_17/I0}, {apbo[10][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_17/I2}, {apbo[9][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_17/I4}, {apbo[8][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_18 - 
nets: {syncrregs.r[p][0][prdata][1]_i_18_n_0 syncrregs.r[p][0][prdata][1]_i_18/O}, {apbo[15][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_18/I0}, {apbo[14][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_18/I2}, {apbo[13][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_18/I4}, {apbo[12][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_19 - 
nets: {syncrregs.r[p][0][prdata][1]_i_19_n_0 syncrregs.r[p][0][prdata][1]_i_19/O}, {apbo[3][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_19/I0}, {apbo[2][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_19/I2}, {apbo[1][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_19/I4}, {apbo[0][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_2 - 
nets: {syncrregs.r[p][0][prdata][1]_i_2_n_0 syncrregs.r[p][0][prdata][1]_i_2/O}, {syncrregs.r_reg[p][0][prdata][1]_i_5_n_0 syncrregs.r[p][0][prdata][1]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][1]_i_6_n_0 syncrregs.r[p][0][prdata][1]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][1]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][1]_i_7_n_0 syncrregs.r[p][0][prdata][1]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][1]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][1]_i_8_n_0 syncrregs.r[p][0][prdata][1]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_20 - 
nets: {syncrregs.r[p][0][prdata][1]_i_20_n_0 syncrregs.r[p][0][prdata][1]_i_20/O}, {apbo[7][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_20/I0}, {apbo[6][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_20/I2}, {apbo[5][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][1]_i_20/I4}, {apbo[4][pconfig][0][1] syncrregs.r[p][0][prdata][1]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][1]_i_9 - 
nets: {syncrregs.r[p][0][prdata][1]_i_9_n_0 syncrregs.r[p][0][prdata][1]_i_9/O}, {apbo[11][prdata][1] syncrregs.r[p][0][prdata][1]_i_9/I0}, {apbo[10][prdata][1] syncrregs.r[p][0][prdata][1]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][1]_i_9/I2}, {apbo[9][prdata][1] syncrregs.r[p][0][prdata][1]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][1]_i_9/I4}, {apbo[8][prdata][1] syncrregs.r[p][0][prdata][1]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_1 - 
nets: {apbx/rin[p][0][prdata][20] syncrregs.r[p][0][prdata][20]_i_1/O}, {syncrregs.r[p][0][prdata][20]_i_2_n_0 syncrregs.r[p][0][prdata][20]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][20]_i_3_n_0 syncrregs.r[p][0][prdata][20]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][20]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][20]_i_4_n_0 syncrregs.r[p][0][prdata][20]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][20]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][20]_i_10 - 
nets: {syncrregs.r[p][0][prdata][20]_i_10_n_0 syncrregs.r[p][0][prdata][20]_i_10/O}, {apbo[15][prdata][20] syncrregs.r[p][0][prdata][20]_i_10/I0}, {apbo[14][prdata][20] syncrregs.r[p][0][prdata][20]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][20]_i_10/I2}, {apbo[13][prdata][20] syncrregs.r[p][0][prdata][20]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][20]_i_10/I4}, {apbo[12][prdata][20] syncrregs.r[p][0][prdata][20]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_11 - 
nets: {syncrregs.r[p][0][prdata][20]_i_11_n_0 syncrregs.r[p][0][prdata][20]_i_11/O}, {apbo[3][prdata][20] syncrregs.r[p][0][prdata][20]_i_11/I0}, {apbo[2][prdata][20] syncrregs.r[p][0][prdata][20]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][20]_i_11/I2}, {apbo[1][prdata][20] syncrregs.r[p][0][prdata][20]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][20]_i_11/I4}, {apbo[0][prdata][20] syncrregs.r[p][0][prdata][20]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_12 - 
nets: {syncrregs.r[p][0][prdata][20]_i_12_n_0 syncrregs.r[p][0][prdata][20]_i_12/O}, {apbo[7][prdata][20] syncrregs.r[p][0][prdata][20]_i_12/I0}, {apbo[6][prdata][20] syncrregs.r[p][0][prdata][20]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][20]_i_12/I2}, {apbo[5][prdata][20] syncrregs.r[p][0][prdata][20]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][20]_i_12/I4}, {apbo[4][prdata][20] syncrregs.r[p][0][prdata][20]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_13 - 
nets: {syncrregs.r[p][0][prdata][20]_i_13_n_0 syncrregs.r[p][0][prdata][20]_i_13/O}, {apbo[11][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_13/I0}, {apbo[10][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_13/I2}, {apbo[9][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_13/I4}, {apbo[8][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_14 - 
nets: {syncrregs.r[p][0][prdata][20]_i_14_n_0 syncrregs.r[p][0][prdata][20]_i_14/O}, {apbo[15][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_14/I0}, {apbo[14][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_14/I2}, {apbo[13][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_14/I4}, {apbo[12][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_15 - 
nets: {syncrregs.r[p][0][prdata][20]_i_15_n_0 syncrregs.r[p][0][prdata][20]_i_15/O}, {apbo[3][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_15/I0}, {apbo[2][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_15/I2}, {apbo[1][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_15/I4}, {apbo[0][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_16 - 
nets: {syncrregs.r[p][0][prdata][20]_i_16_n_0 syncrregs.r[p][0][prdata][20]_i_16/O}, {apbo[7][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_16/I0}, {apbo[6][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_16/I2}, {apbo[5][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_16/I4}, {apbo[4][pconfig][1][20] syncrregs.r[p][0][prdata][20]_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_17 - 
nets: {syncrregs.r[p][0][prdata][20]_i_17_n_0 syncrregs.r[p][0][prdata][20]_i_17/O}, {apbo[11][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_17/I0}, {apbo[10][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_17/I2}, {apbo[9][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_17/I4}, {apbo[8][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_18 - 
nets: {syncrregs.r[p][0][prdata][20]_i_18_n_0 syncrregs.r[p][0][prdata][20]_i_18/O}, {apbo[15][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_18/I0}, {apbo[14][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_18/I2}, {apbo[13][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_18/I4}, {apbo[12][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_19 - 
nets: {syncrregs.r[p][0][prdata][20]_i_19_n_0 syncrregs.r[p][0][prdata][20]_i_19/O}, {apbo[3][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_19/I0}, {apbo[2][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_19/I2}, {apbo[1][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_19/I4}, {apbo[0][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_2 - 
nets: {syncrregs.r[p][0][prdata][20]_i_2_n_0 syncrregs.r[p][0][prdata][20]_i_2/O}, {syncrregs.r_reg[p][0][prdata][20]_i_5_n_0 syncrregs.r[p][0][prdata][20]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][20]_i_6_n_0 syncrregs.r[p][0][prdata][20]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][20]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][20]_i_7_n_0 syncrregs.r[p][0][prdata][20]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][20]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][20]_i_8_n_0 syncrregs.r[p][0][prdata][20]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_20 - 
nets: {syncrregs.r[p][0][prdata][20]_i_20_n_0 syncrregs.r[p][0][prdata][20]_i_20/O}, {apbo[7][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_20/I0}, {apbo[6][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][20]_i_20/I2}, {apbo[5][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][20]_i_20/I4}, {apbo[4][pconfig][0][20] syncrregs.r[p][0][prdata][20]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][20]_i_9 - 
nets: {syncrregs.r[p][0][prdata][20]_i_9_n_0 syncrregs.r[p][0][prdata][20]_i_9/O}, {apbo[11][prdata][20] syncrregs.r[p][0][prdata][20]_i_9/I0}, {apbo[10][prdata][20] syncrregs.r[p][0][prdata][20]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][20]_i_9/I2}, {apbo[9][prdata][20] syncrregs.r[p][0][prdata][20]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][20]_i_9/I4}, {apbo[8][prdata][20] syncrregs.r[p][0][prdata][20]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_1 - 
nets: {apbx/rin[p][0][prdata][21] syncrregs.r[p][0][prdata][21]_i_1/O}, {syncrregs.r[p][0][prdata][21]_i_2_n_0 syncrregs.r[p][0][prdata][21]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][21]_i_3_n_0 syncrregs.r[p][0][prdata][21]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][21]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][21]_i_4_n_0 syncrregs.r[p][0][prdata][21]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][21]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][21]_i_10 - 
nets: {syncrregs.r[p][0][prdata][21]_i_10_n_0 syncrregs.r[p][0][prdata][21]_i_10/O}, {apbo[15][prdata][21] syncrregs.r[p][0][prdata][21]_i_10/I0}, {apbo[14][prdata][21] syncrregs.r[p][0][prdata][21]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][21]_i_10/I2}, {apbo[13][prdata][21] syncrregs.r[p][0][prdata][21]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][21]_i_10/I4}, {apbo[12][prdata][21] syncrregs.r[p][0][prdata][21]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_11 - 
nets: {syncrregs.r[p][0][prdata][21]_i_11_n_0 syncrregs.r[p][0][prdata][21]_i_11/O}, {apbo[3][prdata][21] syncrregs.r[p][0][prdata][21]_i_11/I0}, {apbo[2][prdata][21] syncrregs.r[p][0][prdata][21]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][21]_i_11/I2}, {apbo[1][prdata][21] syncrregs.r[p][0][prdata][21]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][21]_i_11/I4}, {apbo[0][prdata][21] syncrregs.r[p][0][prdata][21]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_12 - 
nets: {syncrregs.r[p][0][prdata][21]_i_12_n_0 syncrregs.r[p][0][prdata][21]_i_12/O}, {apbo[7][prdata][21] syncrregs.r[p][0][prdata][21]_i_12/I0}, {apbo[6][prdata][21] syncrregs.r[p][0][prdata][21]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][21]_i_12/I2}, {apbo[5][prdata][21] syncrregs.r[p][0][prdata][21]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][21]_i_12/I4}, {apbo[4][prdata][21] syncrregs.r[p][0][prdata][21]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_13 - 
nets: {syncrregs.r[p][0][prdata][21]_i_13_n_0 syncrregs.r[p][0][prdata][21]_i_13/O}, {apbo[11][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_13/I0}, {apbo[10][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_13/I2}, {apbo[9][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_13/I4}, {apbo[8][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_14 - 
nets: {syncrregs.r[p][0][prdata][21]_i_14_n_0 syncrregs.r[p][0][prdata][21]_i_14/O}, {apbo[15][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_14/I0}, {apbo[14][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_14/I2}, {apbo[13][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_14/I4}, {apbo[12][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_15 - 
nets: {syncrregs.r[p][0][prdata][21]_i_15_n_0 syncrregs.r[p][0][prdata][21]_i_15/O}, {apbo[3][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_15/I0}, {apbo[2][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_15/I2}, {apbo[1][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_15/I4}, {apbo[0][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_16 - 
nets: {syncrregs.r[p][0][prdata][21]_i_16_n_0 syncrregs.r[p][0][prdata][21]_i_16/O}, {apbo[7][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_16/I0}, {apbo[6][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_16/I2}, {apbo[5][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_16/I4}, {apbo[4][pconfig][1][21] syncrregs.r[p][0][prdata][21]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_17 - 
nets: {syncrregs.r[p][0][prdata][21]_i_17_n_0 syncrregs.r[p][0][prdata][21]_i_17/O}, {apbo[11][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_17/I0}, {apbo[10][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_17/I2}, {apbo[9][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_17/I4}, {apbo[8][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_18 - 
nets: {syncrregs.r[p][0][prdata][21]_i_18_n_0 syncrregs.r[p][0][prdata][21]_i_18/O}, {apbo[15][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_18/I0}, {apbo[14][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_18/I2}, {apbo[13][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_18/I4}, {apbo[12][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_19 - 
nets: {syncrregs.r[p][0][prdata][21]_i_19_n_0 syncrregs.r[p][0][prdata][21]_i_19/O}, {apbo[3][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_19/I0}, {apbo[2][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_19/I2}, {apbo[1][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_19/I4}, {apbo[0][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_2 - 
nets: {syncrregs.r[p][0][prdata][21]_i_2_n_0 syncrregs.r[p][0][prdata][21]_i_2/O}, {syncrregs.r_reg[p][0][prdata][21]_i_5_n_0 syncrregs.r[p][0][prdata][21]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][21]_i_6_n_0 syncrregs.r[p][0][prdata][21]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][21]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][21]_i_7_n_0 syncrregs.r[p][0][prdata][21]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][21]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][21]_i_8_n_0 syncrregs.r[p][0][prdata][21]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_20 - 
nets: {syncrregs.r[p][0][prdata][21]_i_20_n_0 syncrregs.r[p][0][prdata][21]_i_20/O}, {apbo[7][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_20/I0}, {apbo[6][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][21]_i_20/I2}, {apbo[5][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][21]_i_20/I4}, {apbo[4][pconfig][0][21] syncrregs.r[p][0][prdata][21]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][21]_i_9 - 
nets: {syncrregs.r[p][0][prdata][21]_i_9_n_0 syncrregs.r[p][0][prdata][21]_i_9/O}, {apbo[11][prdata][21] syncrregs.r[p][0][prdata][21]_i_9/I0}, {apbo[10][prdata][21] syncrregs.r[p][0][prdata][21]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][21]_i_9/I2}, {apbo[9][prdata][21] syncrregs.r[p][0][prdata][21]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][21]_i_9/I4}, {apbo[8][prdata][21] syncrregs.r[p][0][prdata][21]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_1 - 
nets: {apbx/rin[p][0][prdata][22] syncrregs.r[p][0][prdata][22]_i_1/O}, {syncrregs.r[p][0][prdata][22]_i_2_n_0 syncrregs.r[p][0][prdata][22]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][22]_i_3_n_0 syncrregs.r[p][0][prdata][22]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][22]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][22]_i_4_n_0 syncrregs.r[p][0][prdata][22]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][22]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][22]_i_10 - 
nets: {syncrregs.r[p][0][prdata][22]_i_10_n_0 syncrregs.r[p][0][prdata][22]_i_10/O}, {apbo[15][prdata][22] syncrregs.r[p][0][prdata][22]_i_10/I0}, {apbo[14][prdata][22] syncrregs.r[p][0][prdata][22]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][22]_i_10/I2}, {apbo[13][prdata][22] syncrregs.r[p][0][prdata][22]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][22]_i_10/I4}, {apbo[12][prdata][22] syncrregs.r[p][0][prdata][22]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_11 - 
nets: {syncrregs.r[p][0][prdata][22]_i_11_n_0 syncrregs.r[p][0][prdata][22]_i_11/O}, {apbo[3][prdata][22] syncrregs.r[p][0][prdata][22]_i_11/I0}, {apbo[2][prdata][22] syncrregs.r[p][0][prdata][22]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][22]_i_11/I2}, {apbo[1][prdata][22] syncrregs.r[p][0][prdata][22]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][22]_i_11/I4}, {apbo[0][prdata][22] syncrregs.r[p][0][prdata][22]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_12 - 
nets: {syncrregs.r[p][0][prdata][22]_i_12_n_0 syncrregs.r[p][0][prdata][22]_i_12/O}, {apbo[7][prdata][22] syncrregs.r[p][0][prdata][22]_i_12/I0}, {apbo[6][prdata][22] syncrregs.r[p][0][prdata][22]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][22]_i_12/I2}, {apbo[5][prdata][22] syncrregs.r[p][0][prdata][22]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][22]_i_12/I4}, {apbo[4][prdata][22] syncrregs.r[p][0][prdata][22]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_13 - 
nets: {syncrregs.r[p][0][prdata][22]_i_13_n_0 syncrregs.r[p][0][prdata][22]_i_13/O}, {apbo[11][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_13/I0}, {apbo[10][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_13/I2}, {apbo[9][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_13/I4}, {apbo[8][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_14 - 
nets: {syncrregs.r[p][0][prdata][22]_i_14_n_0 syncrregs.r[p][0][prdata][22]_i_14/O}, {apbo[15][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_14/I0}, {apbo[14][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_14/I2}, {apbo[13][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_14/I4}, {apbo[12][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_15 - 
nets: {syncrregs.r[p][0][prdata][22]_i_15_n_0 syncrregs.r[p][0][prdata][22]_i_15/O}, {apbo[3][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_15/I0}, {apbo[2][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_15/I2}, {apbo[1][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_15/I4}, {apbo[0][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_16 - 
nets: {syncrregs.r[p][0][prdata][22]_i_16_n_0 syncrregs.r[p][0][prdata][22]_i_16/O}, {apbo[7][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_16/I0}, {apbo[6][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_16/I2}, {apbo[5][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_16/I4}, {apbo[4][pconfig][1][22] syncrregs.r[p][0][prdata][22]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_17 - 
nets: {syncrregs.r[p][0][prdata][22]_i_17_n_0 syncrregs.r[p][0][prdata][22]_i_17/O}, {apbo[11][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_17/I0}, {apbo[10][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_17/I2}, {apbo[9][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_17/I4}, {apbo[8][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_18 - 
nets: {syncrregs.r[p][0][prdata][22]_i_18_n_0 syncrregs.r[p][0][prdata][22]_i_18/O}, {apbo[15][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_18/I0}, {apbo[14][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_18/I2}, {apbo[13][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_18/I4}, {apbo[12][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_19 - 
nets: {syncrregs.r[p][0][prdata][22]_i_19_n_0 syncrregs.r[p][0][prdata][22]_i_19/O}, {apbo[3][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_19/I0}, {apbo[2][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_19/I2}, {apbo[1][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_19/I4}, {apbo[0][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_2 - 
nets: {syncrregs.r[p][0][prdata][22]_i_2_n_0 syncrregs.r[p][0][prdata][22]_i_2/O}, {syncrregs.r_reg[p][0][prdata][22]_i_5_n_0 syncrregs.r[p][0][prdata][22]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][22]_i_6_n_0 syncrregs.r[p][0][prdata][22]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][22]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][22]_i_7_n_0 syncrregs.r[p][0][prdata][22]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][22]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][22]_i_8_n_0 syncrregs.r[p][0][prdata][22]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_20 - 
nets: {syncrregs.r[p][0][prdata][22]_i_20_n_0 syncrregs.r[p][0][prdata][22]_i_20/O}, {apbo[7][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_20/I0}, {apbo[6][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][22]_i_20/I2}, {apbo[5][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][22]_i_20/I4}, {apbo[4][pconfig][0][22] syncrregs.r[p][0][prdata][22]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][22]_i_9 - 
nets: {syncrregs.r[p][0][prdata][22]_i_9_n_0 syncrregs.r[p][0][prdata][22]_i_9/O}, {apbo[11][prdata][22] syncrregs.r[p][0][prdata][22]_i_9/I0}, {apbo[10][prdata][22] syncrregs.r[p][0][prdata][22]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][22]_i_9/I2}, {apbo[9][prdata][22] syncrregs.r[p][0][prdata][22]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][22]_i_9/I4}, {apbo[8][prdata][22] syncrregs.r[p][0][prdata][22]_i_9/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_1 - 
nets: {apbx/rin[p][0][prdata][23] syncrregs.r[p][0][prdata][23]_i_1/O}, {syncrregs.r[p][0][prdata][23]_i_2_n_0 syncrregs.r[p][0][prdata][23]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][23]_i_3_n_0 syncrregs.r[p][0][prdata][23]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][23]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][23]_i_4_n_0 syncrregs.r[p][0][prdata][23]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][23]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X73Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][23]_i_10 - 
nets: {syncrregs.r[p][0][prdata][23]_i_10_n_0 syncrregs.r[p][0][prdata][23]_i_10/O}, {apbo[15][prdata][23] syncrregs.r[p][0][prdata][23]_i_10/I0}, {apbo[14][prdata][23] syncrregs.r[p][0][prdata][23]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][23]_i_10/I2}, {apbo[13][prdata][23] syncrregs.r[p][0][prdata][23]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][23]_i_10/I4}, {apbo[12][prdata][23] syncrregs.r[p][0][prdata][23]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_11 - 
nets: {syncrregs.r[p][0][prdata][23]_i_11_n_0 syncrregs.r[p][0][prdata][23]_i_11/O}, {apbo[3][prdata][23] syncrregs.r[p][0][prdata][23]_i_11/I0}, {apbo[2][prdata][23] syncrregs.r[p][0][prdata][23]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][23]_i_11/I2}, {apbo[1][prdata][23] syncrregs.r[p][0][prdata][23]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][23]_i_11/I4}, {apbo[0][prdata][23] syncrregs.r[p][0][prdata][23]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_12 - 
nets: {syncrregs.r[p][0][prdata][23]_i_12_n_0 syncrregs.r[p][0][prdata][23]_i_12/O}, {apbo[7][prdata][23] syncrregs.r[p][0][prdata][23]_i_12/I0}, {apbo[6][prdata][23] syncrregs.r[p][0][prdata][23]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][23]_i_12/I2}, {apbo[5][prdata][23] syncrregs.r[p][0][prdata][23]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][23]_i_12/I4}, {apbo[4][prdata][23] syncrregs.r[p][0][prdata][23]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_13 - 
nets: {syncrregs.r[p][0][prdata][23]_i_13_n_0 syncrregs.r[p][0][prdata][23]_i_13/O}, {apbo[11][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_13/I0}, {apbo[10][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_13/I2}, {apbo[9][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_13/I4}, {apbo[8][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_14 - 
nets: {syncrregs.r[p][0][prdata][23]_i_14_n_0 syncrregs.r[p][0][prdata][23]_i_14/O}, {apbo[15][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_14/I0}, {apbo[14][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_14/I2}, {apbo[13][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_14/I4}, {apbo[12][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_15 - 
nets: {syncrregs.r[p][0][prdata][23]_i_15_n_0 syncrregs.r[p][0][prdata][23]_i_15/O}, {apbo[3][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_15/I0}, {apbo[2][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_15/I2}, {apbo[1][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_15/I4}, {apbo[0][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_16 - 
nets: {syncrregs.r[p][0][prdata][23]_i_16_n_0 syncrregs.r[p][0][prdata][23]_i_16/O}, {apbo[7][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_16/I0}, {apbo[6][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_16/I2}, {apbo[5][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_16/I4}, {apbo[4][pconfig][1][23] syncrregs.r[p][0][prdata][23]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_17 - 
nets: {syncrregs.r[p][0][prdata][23]_i_17_n_0 syncrregs.r[p][0][prdata][23]_i_17/O}, {apbo[11][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_17/I0}, {apbo[10][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_17/I2}, {apbo[9][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_17/I4}, {apbo[8][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_18 - 
nets: {syncrregs.r[p][0][prdata][23]_i_18_n_0 syncrregs.r[p][0][prdata][23]_i_18/O}, {apbo[15][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_18/I0}, {apbo[14][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_18/I2}, {apbo[13][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_18/I4}, {apbo[12][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_18/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_19 - 
nets: {syncrregs.r[p][0][prdata][23]_i_19_n_0 syncrregs.r[p][0][prdata][23]_i_19/O}, {apbo[3][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_19/I0}, {apbo[2][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_19/I2}, {apbo[1][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_19/I4}, {apbo[0][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_19/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_2 - 
nets: {syncrregs.r[p][0][prdata][23]_i_2_n_0 syncrregs.r[p][0][prdata][23]_i_2/O}, {syncrregs.r_reg[p][0][prdata][23]_i_5_n_0 syncrregs.r[p][0][prdata][23]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][23]_i_6_n_0 syncrregs.r[p][0][prdata][23]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][23]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][23]_i_7_n_0 syncrregs.r[p][0][prdata][23]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][23]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][23]_i_8_n_0 syncrregs.r[p][0][prdata][23]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_20 - 
nets: {syncrregs.r[p][0][prdata][23]_i_20_n_0 syncrregs.r[p][0][prdata][23]_i_20/O}, {apbo[7][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_20/I0}, {apbo[6][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][23]_i_20/I2}, {apbo[5][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][23]_i_20/I4}, {apbo[4][pconfig][0][23] syncrregs.r[p][0][prdata][23]_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][23]_i_9 - 
nets: {syncrregs.r[p][0][prdata][23]_i_9_n_0 syncrregs.r[p][0][prdata][23]_i_9/O}, {apbo[11][prdata][23] syncrregs.r[p][0][prdata][23]_i_9/I0}, {apbo[10][prdata][23] syncrregs.r[p][0][prdata][23]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][23]_i_9/I2}, {apbo[9][prdata][23] syncrregs.r[p][0][prdata][23]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][23]_i_9/I4}, {apbo[8][prdata][23] syncrregs.r[p][0][prdata][23]_i_9/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_1 - 
nets: {apbx/rin[p][0][prdata][24] syncrregs.r[p][0][prdata][24]_i_1/O}, {syncrregs.r[p][0][prdata][24]_i_2_n_0 syncrregs.r[p][0][prdata][24]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][24]_i_3_n_0 syncrregs.r[p][0][prdata][24]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][24]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][24]_i_4_n_0 syncrregs.r[p][0][prdata][24]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][24]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X72Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][24]_i_10 - 
nets: {syncrregs.r[p][0][prdata][24]_i_10_n_0 syncrregs.r[p][0][prdata][24]_i_10/O}, {apbo[15][prdata][24] syncrregs.r[p][0][prdata][24]_i_10/I0}, {apbo[14][prdata][24] syncrregs.r[p][0][prdata][24]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][24]_i_10/I2}, {apbo[13][prdata][24] syncrregs.r[p][0][prdata][24]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][24]_i_10/I4}, {apbo[12][prdata][24] syncrregs.r[p][0][prdata][24]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_11 - 
nets: {syncrregs.r[p][0][prdata][24]_i_11_n_0 syncrregs.r[p][0][prdata][24]_i_11/O}, {apbo[3][prdata][24] syncrregs.r[p][0][prdata][24]_i_11/I0}, {apbo[2][prdata][24] syncrregs.r[p][0][prdata][24]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][24]_i_11/I2}, {apbo[1][prdata][24] syncrregs.r[p][0][prdata][24]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][24]_i_11/I4}, {apbo[0][prdata][24] syncrregs.r[p][0][prdata][24]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_12 - 
nets: {syncrregs.r[p][0][prdata][24]_i_12_n_0 syncrregs.r[p][0][prdata][24]_i_12/O}, {apbo[7][prdata][24] syncrregs.r[p][0][prdata][24]_i_12/I0}, {apbo[6][prdata][24] syncrregs.r[p][0][prdata][24]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][24]_i_12/I2}, {apbo[5][prdata][24] syncrregs.r[p][0][prdata][24]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][24]_i_12/I4}, {apbo[4][prdata][24] syncrregs.r[p][0][prdata][24]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_13 - 
nets: {syncrregs.r[p][0][prdata][24]_i_13_n_0 syncrregs.r[p][0][prdata][24]_i_13/O}, {apbo[11][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_13/I0}, {apbo[10][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_13/I2}, {apbo[9][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_13/I4}, {apbo[8][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_14 - 
nets: {syncrregs.r[p][0][prdata][24]_i_14_n_0 syncrregs.r[p][0][prdata][24]_i_14/O}, {apbo[15][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_14/I0}, {apbo[14][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_14/I2}, {apbo[13][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_14/I4}, {apbo[12][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_15 - 
nets: {syncrregs.r[p][0][prdata][24]_i_15_n_0 syncrregs.r[p][0][prdata][24]_i_15/O}, {apbo[3][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_15/I0}, {apbo[2][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_15/I2}, {apbo[1][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_15/I4}, {apbo[0][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_16 - 
nets: {syncrregs.r[p][0][prdata][24]_i_16_n_0 syncrregs.r[p][0][prdata][24]_i_16/O}, {apbo[7][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_16/I0}, {apbo[6][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_16/I2}, {apbo[5][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_16/I4}, {apbo[4][pconfig][1][24] syncrregs.r[p][0][prdata][24]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_17 - 
nets: {syncrregs.r[p][0][prdata][24]_i_17_n_0 syncrregs.r[p][0][prdata][24]_i_17/O}, {apbo[11][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_17/I0}, {apbo[10][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_17/I2}, {apbo[9][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_17/I4}, {apbo[8][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_18 - 
nets: {syncrregs.r[p][0][prdata][24]_i_18_n_0 syncrregs.r[p][0][prdata][24]_i_18/O}, {apbo[15][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_18/I0}, {apbo[14][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_18/I2}, {apbo[13][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_18/I4}, {apbo[12][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_19 - 
nets: {syncrregs.r[p][0][prdata][24]_i_19_n_0 syncrregs.r[p][0][prdata][24]_i_19/O}, {apbo[3][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_19/I0}, {apbo[2][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_19/I2}, {apbo[1][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_19/I4}, {apbo[0][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_2 - 
nets: {syncrregs.r[p][0][prdata][24]_i_2_n_0 syncrregs.r[p][0][prdata][24]_i_2/O}, {syncrregs.r_reg[p][0][prdata][24]_i_5_n_0 syncrregs.r[p][0][prdata][24]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][24]_i_6_n_0 syncrregs.r[p][0][prdata][24]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][24]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][24]_i_7_n_0 syncrregs.r[p][0][prdata][24]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][24]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][24]_i_8_n_0 syncrregs.r[p][0][prdata][24]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_20 - 
nets: {syncrregs.r[p][0][prdata][24]_i_20_n_0 syncrregs.r[p][0][prdata][24]_i_20/O}, {apbo[7][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_20/I0}, {apbo[6][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][24]_i_20/I2}, {apbo[5][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][24]_i_20/I4}, {apbo[4][pconfig][0][24] syncrregs.r[p][0][prdata][24]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][24]_i_9 - 
nets: {syncrregs.r[p][0][prdata][24]_i_9_n_0 syncrregs.r[p][0][prdata][24]_i_9/O}, {apbo[11][prdata][24] syncrregs.r[p][0][prdata][24]_i_9/I0}, {apbo[10][prdata][24] syncrregs.r[p][0][prdata][24]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][24]_i_9/I2}, {apbo[9][prdata][24] syncrregs.r[p][0][prdata][24]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][24]_i_9/I4}, {apbo[8][prdata][24] syncrregs.r[p][0][prdata][24]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_1 - 
nets: {apbx/rin[p][0][prdata][25] syncrregs.r[p][0][prdata][25]_i_1/O}, {syncrregs.r[p][0][prdata][25]_i_2_n_0 syncrregs.r[p][0][prdata][25]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][25]_i_3_n_0 syncrregs.r[p][0][prdata][25]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][25]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][25]_i_4_n_0 syncrregs.r[p][0][prdata][25]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][25]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X73Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][25]_i_10 - 
nets: {syncrregs.r[p][0][prdata][25]_i_10_n_0 syncrregs.r[p][0][prdata][25]_i_10/O}, {apbo[15][prdata][25] syncrregs.r[p][0][prdata][25]_i_10/I0}, {apbo[14][prdata][25] syncrregs.r[p][0][prdata][25]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][25]_i_10/I2}, {apbo[13][prdata][25] syncrregs.r[p][0][prdata][25]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][25]_i_10/I4}, {apbo[12][prdata][25] syncrregs.r[p][0][prdata][25]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_11 - 
nets: {syncrregs.r[p][0][prdata][25]_i_11_n_0 syncrregs.r[p][0][prdata][25]_i_11/O}, {apbo[3][prdata][25] syncrregs.r[p][0][prdata][25]_i_11/I0}, {apbo[2][prdata][25] syncrregs.r[p][0][prdata][25]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][25]_i_11/I2}, {apbo[1][prdata][25] syncrregs.r[p][0][prdata][25]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][25]_i_11/I4}, {apbo[0][prdata][25] syncrregs.r[p][0][prdata][25]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_12 - 
nets: {syncrregs.r[p][0][prdata][25]_i_12_n_0 syncrregs.r[p][0][prdata][25]_i_12/O}, {apbo[7][prdata][25] syncrregs.r[p][0][prdata][25]_i_12/I0}, {apbo[6][prdata][25] syncrregs.r[p][0][prdata][25]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][25]_i_12/I2}, {apbo[5][prdata][25] syncrregs.r[p][0][prdata][25]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][25]_i_12/I4}, {apbo[4][prdata][25] syncrregs.r[p][0][prdata][25]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_13 - 
nets: {syncrregs.r[p][0][prdata][25]_i_13_n_0 syncrregs.r[p][0][prdata][25]_i_13/O}, {apbo[11][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_13/I0}, {apbo[10][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_13/I2}, {apbo[9][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_13/I4}, {apbo[8][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_14 - 
nets: {syncrregs.r[p][0][prdata][25]_i_14_n_0 syncrregs.r[p][0][prdata][25]_i_14/O}, {apbo[15][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_14/I0}, {apbo[14][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_14/I2}, {apbo[13][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_14/I4}, {apbo[12][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_15 - 
nets: {syncrregs.r[p][0][prdata][25]_i_15_n_0 syncrregs.r[p][0][prdata][25]_i_15/O}, {apbo[3][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_15/I0}, {apbo[2][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_15/I2}, {apbo[1][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_15/I4}, {apbo[0][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_16 - 
nets: {syncrregs.r[p][0][prdata][25]_i_16_n_0 syncrregs.r[p][0][prdata][25]_i_16/O}, {apbo[7][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_16/I0}, {apbo[6][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_16/I2}, {apbo[5][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_16/I4}, {apbo[4][pconfig][1][25] syncrregs.r[p][0][prdata][25]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_17 - 
nets: {syncrregs.r[p][0][prdata][25]_i_17_n_0 syncrregs.r[p][0][prdata][25]_i_17/O}, {apbo[11][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_17/I0}, {apbo[10][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_17/I2}, {apbo[9][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_17/I4}, {apbo[8][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_18 - 
nets: {syncrregs.r[p][0][prdata][25]_i_18_n_0 syncrregs.r[p][0][prdata][25]_i_18/O}, {apbo[15][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_18/I0}, {apbo[14][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_18/I2}, {apbo[13][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_18/I4}, {apbo[12][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_19 - 
nets: {syncrregs.r[p][0][prdata][25]_i_19_n_0 syncrregs.r[p][0][prdata][25]_i_19/O}, {apbo[3][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_19/I0}, {apbo[2][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_19/I2}, {apbo[1][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_19/I4}, {apbo[0][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_2 - 
nets: {syncrregs.r[p][0][prdata][25]_i_2_n_0 syncrregs.r[p][0][prdata][25]_i_2/O}, {syncrregs.r_reg[p][0][prdata][25]_i_5_n_0 syncrregs.r[p][0][prdata][25]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][25]_i_6_n_0 syncrregs.r[p][0][prdata][25]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][25]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][25]_i_7_n_0 syncrregs.r[p][0][prdata][25]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][25]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][25]_i_8_n_0 syncrregs.r[p][0][prdata][25]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_20 - 
nets: {syncrregs.r[p][0][prdata][25]_i_20_n_0 syncrregs.r[p][0][prdata][25]_i_20/O}, {apbo[7][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_20/I0}, {apbo[6][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][25]_i_20/I2}, {apbo[5][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][25]_i_20/I4}, {apbo[4][pconfig][0][25] syncrregs.r[p][0][prdata][25]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][25]_i_9 - 
nets: {syncrregs.r[p][0][prdata][25]_i_9_n_0 syncrregs.r[p][0][prdata][25]_i_9/O}, {apbo[11][prdata][25] syncrregs.r[p][0][prdata][25]_i_9/I0}, {apbo[10][prdata][25] syncrregs.r[p][0][prdata][25]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][25]_i_9/I2}, {apbo[9][prdata][25] syncrregs.r[p][0][prdata][25]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][25]_i_9/I4}, {apbo[8][prdata][25] syncrregs.r[p][0][prdata][25]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_1 - 
nets: {apbx/rin[p][0][prdata][26] syncrregs.r[p][0][prdata][26]_i_1/O}, {syncrregs.r[p][0][prdata][26]_i_2_n_0 syncrregs.r[p][0][prdata][26]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][26]_i_3_n_0 syncrregs.r[p][0][prdata][26]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][26]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][26]_i_4_n_0 syncrregs.r[p][0][prdata][26]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][26]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X67Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][26]_i_10 - 
nets: {syncrregs.r[p][0][prdata][26]_i_10_n_0 syncrregs.r[p][0][prdata][26]_i_10/O}, {apbo[15][prdata][26] syncrregs.r[p][0][prdata][26]_i_10/I0}, {apbo[14][prdata][26] syncrregs.r[p][0][prdata][26]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][26]_i_10/I2}, {apbo[13][prdata][26] syncrregs.r[p][0][prdata][26]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][26]_i_10/I4}, {apbo[12][prdata][26] syncrregs.r[p][0][prdata][26]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_11 - 
nets: {syncrregs.r[p][0][prdata][26]_i_11_n_0 syncrregs.r[p][0][prdata][26]_i_11/O}, {apbo[3][prdata][26] syncrregs.r[p][0][prdata][26]_i_11/I0}, {apbo[2][prdata][26] syncrregs.r[p][0][prdata][26]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][26]_i_11/I2}, {apbo[1][prdata][26] syncrregs.r[p][0][prdata][26]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][26]_i_11/I4}, {apbo[0][prdata][26] syncrregs.r[p][0][prdata][26]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_12 - 
nets: {syncrregs.r[p][0][prdata][26]_i_12_n_0 syncrregs.r[p][0][prdata][26]_i_12/O}, {apbo[7][prdata][26] syncrregs.r[p][0][prdata][26]_i_12/I0}, {apbo[6][prdata][26] syncrregs.r[p][0][prdata][26]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][26]_i_12/I2}, {apbo[5][prdata][26] syncrregs.r[p][0][prdata][26]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][26]_i_12/I4}, {apbo[4][prdata][26] syncrregs.r[p][0][prdata][26]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_13 - 
nets: {syncrregs.r[p][0][prdata][26]_i_13_n_0 syncrregs.r[p][0][prdata][26]_i_13/O}, {apbo[11][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_13/I0}, {apbo[10][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_13/I2}, {apbo[9][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_13/I4}, {apbo[8][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_13/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_14 - 
nets: {syncrregs.r[p][0][prdata][26]_i_14_n_0 syncrregs.r[p][0][prdata][26]_i_14/O}, {apbo[15][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_14/I0}, {apbo[14][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_14/I2}, {apbo[13][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_14/I4}, {apbo[12][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_14/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_15 - 
nets: {syncrregs.r[p][0][prdata][26]_i_15_n_0 syncrregs.r[p][0][prdata][26]_i_15/O}, {apbo[3][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_15/I0}, {apbo[2][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_15/I2}, {apbo[1][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_15/I4}, {apbo[0][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_16 - 
nets: {syncrregs.r[p][0][prdata][26]_i_16_n_0 syncrregs.r[p][0][prdata][26]_i_16/O}, {apbo[7][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_16/I0}, {apbo[6][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_16/I2}, {apbo[5][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_16/I4}, {apbo[4][pconfig][1][26] syncrregs.r[p][0][prdata][26]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_17 - 
nets: {syncrregs.r[p][0][prdata][26]_i_17_n_0 syncrregs.r[p][0][prdata][26]_i_17/O}, {apbo[11][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_17/I0}, {apbo[10][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_17/I2}, {apbo[9][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_17/I4}, {apbo[8][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_18 - 
nets: {syncrregs.r[p][0][prdata][26]_i_18_n_0 syncrregs.r[p][0][prdata][26]_i_18/O}, {apbo[15][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_18/I0}, {apbo[14][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_18/I2}, {apbo[13][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_18/I4}, {apbo[12][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_19 - 
nets: {syncrregs.r[p][0][prdata][26]_i_19_n_0 syncrregs.r[p][0][prdata][26]_i_19/O}, {apbo[3][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_19/I0}, {apbo[2][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_19/I2}, {apbo[1][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_19/I4}, {apbo[0][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_2 - 
nets: {syncrregs.r[p][0][prdata][26]_i_2_n_0 syncrregs.r[p][0][prdata][26]_i_2/O}, {syncrregs.r_reg[p][0][prdata][26]_i_5_n_0 syncrregs.r[p][0][prdata][26]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][26]_i_6_n_0 syncrregs.r[p][0][prdata][26]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][26]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][26]_i_7_n_0 syncrregs.r[p][0][prdata][26]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][26]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][26]_i_8_n_0 syncrregs.r[p][0][prdata][26]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_20 - 
nets: {syncrregs.r[p][0][prdata][26]_i_20_n_0 syncrregs.r[p][0][prdata][26]_i_20/O}, {apbo[7][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_20/I0}, {apbo[6][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][26]_i_20/I2}, {apbo[5][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][26]_i_20/I4}, {apbo[4][pconfig][0][26] syncrregs.r[p][0][prdata][26]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][26]_i_9 - 
nets: {syncrregs.r[p][0][prdata][26]_i_9_n_0 syncrregs.r[p][0][prdata][26]_i_9/O}, {apbo[11][prdata][26] syncrregs.r[p][0][prdata][26]_i_9/I0}, {apbo[10][prdata][26] syncrregs.r[p][0][prdata][26]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][26]_i_9/I2}, {apbo[9][prdata][26] syncrregs.r[p][0][prdata][26]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][26]_i_9/I4}, {apbo[8][prdata][26] syncrregs.r[p][0][prdata][26]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_1 - 
nets: {apbx/rin[p][0][prdata][27] syncrregs.r[p][0][prdata][27]_i_1/O}, {syncrregs.r[p][0][prdata][27]_i_2_n_0 syncrregs.r[p][0][prdata][27]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][27]_i_3_n_0 syncrregs.r[p][0][prdata][27]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][27]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][27]_i_4_n_0 syncrregs.r[p][0][prdata][27]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][27]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X74Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][27]_i_10 - 
nets: {syncrregs.r[p][0][prdata][27]_i_10_n_0 syncrregs.r[p][0][prdata][27]_i_10/O}, {apbo[15][prdata][27] syncrregs.r[p][0][prdata][27]_i_10/I0}, {apbo[14][prdata][27] syncrregs.r[p][0][prdata][27]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][27]_i_10/I2}, {apbo[13][prdata][27] syncrregs.r[p][0][prdata][27]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][27]_i_10/I4}, {apbo[12][prdata][27] syncrregs.r[p][0][prdata][27]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_11 - 
nets: {syncrregs.r[p][0][prdata][27]_i_11_n_0 syncrregs.r[p][0][prdata][27]_i_11/O}, {apbo[3][prdata][27] syncrregs.r[p][0][prdata][27]_i_11/I0}, {apbo[2][prdata][27] syncrregs.r[p][0][prdata][27]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][27]_i_11/I2}, {apbo[1][prdata][27] syncrregs.r[p][0][prdata][27]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][27]_i_11/I4}, {apbo[0][prdata][27] syncrregs.r[p][0][prdata][27]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_12 - 
nets: {syncrregs.r[p][0][prdata][27]_i_12_n_0 syncrregs.r[p][0][prdata][27]_i_12/O}, {apbo[7][prdata][27] syncrregs.r[p][0][prdata][27]_i_12/I0}, {apbo[6][prdata][27] syncrregs.r[p][0][prdata][27]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][27]_i_12/I2}, {apbo[5][prdata][27] syncrregs.r[p][0][prdata][27]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][27]_i_12/I4}, {apbo[4][prdata][27] syncrregs.r[p][0][prdata][27]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_13 - 
nets: {syncrregs.r[p][0][prdata][27]_i_13_n_0 syncrregs.r[p][0][prdata][27]_i_13/O}, {apbo[11][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_13/I0}, {apbo[10][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_13/I2}, {apbo[9][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_13/I4}, {apbo[8][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_14 - 
nets: {syncrregs.r[p][0][prdata][27]_i_14_n_0 syncrregs.r[p][0][prdata][27]_i_14/O}, {apbo[15][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_14/I0}, {apbo[14][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_14/I2}, {apbo[13][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_14/I4}, {apbo[12][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_15 - 
nets: {syncrregs.r[p][0][prdata][27]_i_15_n_0 syncrregs.r[p][0][prdata][27]_i_15/O}, {apbo[3][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_15/I0}, {apbo[2][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_15/I2}, {apbo[1][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_15/I4}, {apbo[0][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_16 - 
nets: {syncrregs.r[p][0][prdata][27]_i_16_n_0 syncrregs.r[p][0][prdata][27]_i_16/O}, {apbo[7][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_16/I0}, {apbo[6][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_16/I2}, {apbo[5][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_16/I4}, {apbo[4][pconfig][1][27] syncrregs.r[p][0][prdata][27]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_17 - 
nets: {syncrregs.r[p][0][prdata][27]_i_17_n_0 syncrregs.r[p][0][prdata][27]_i_17/O}, {apbo[11][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_17/I0}, {apbo[10][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_17/I2}, {apbo[9][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_17/I4}, {apbo[8][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_18 - 
nets: {syncrregs.r[p][0][prdata][27]_i_18_n_0 syncrregs.r[p][0][prdata][27]_i_18/O}, {apbo[15][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_18/I0}, {apbo[14][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_18/I2}, {apbo[13][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_18/I4}, {apbo[12][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_19 - 
nets: {syncrregs.r[p][0][prdata][27]_i_19_n_0 syncrregs.r[p][0][prdata][27]_i_19/O}, {apbo[3][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_19/I0}, {apbo[2][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_19/I2}, {apbo[1][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_19/I4}, {apbo[0][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_19/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_2 - 
nets: {syncrregs.r[p][0][prdata][27]_i_2_n_0 syncrregs.r[p][0][prdata][27]_i_2/O}, {syncrregs.r_reg[p][0][prdata][27]_i_5_n_0 syncrregs.r[p][0][prdata][27]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][27]_i_6_n_0 syncrregs.r[p][0][prdata][27]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][27]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][27]_i_7_n_0 syncrregs.r[p][0][prdata][27]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][27]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][27]_i_8_n_0 syncrregs.r[p][0][prdata][27]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_20 - 
nets: {syncrregs.r[p][0][prdata][27]_i_20_n_0 syncrregs.r[p][0][prdata][27]_i_20/O}, {apbo[7][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_20/I0}, {apbo[6][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][27]_i_20/I2}, {apbo[5][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][27]_i_20/I4}, {apbo[4][pconfig][0][27] syncrregs.r[p][0][prdata][27]_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][27]_i_9 - 
nets: {syncrregs.r[p][0][prdata][27]_i_9_n_0 syncrregs.r[p][0][prdata][27]_i_9/O}, {apbo[11][prdata][27] syncrregs.r[p][0][prdata][27]_i_9/I0}, {apbo[10][prdata][27] syncrregs.r[p][0][prdata][27]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][27]_i_9/I2}, {apbo[9][prdata][27] syncrregs.r[p][0][prdata][27]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][27]_i_9/I4}, {apbo[8][prdata][27] syncrregs.r[p][0][prdata][27]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_1 - 
nets: {apbx/rin[p][0][prdata][28] syncrregs.r[p][0][prdata][28]_i_1/O}, {syncrregs.r[p][0][prdata][28]_i_2_n_0 syncrregs.r[p][0][prdata][28]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][28]_i_3_n_0 syncrregs.r[p][0][prdata][28]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][28]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][28]_i_4_n_0 syncrregs.r[p][0][prdata][28]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][28]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X75Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][28]_i_10 - 
nets: {syncrregs.r[p][0][prdata][28]_i_10_n_0 syncrregs.r[p][0][prdata][28]_i_10/O}, {apbo[15][prdata][28] syncrregs.r[p][0][prdata][28]_i_10/I0}, {apbo[14][prdata][28] syncrregs.r[p][0][prdata][28]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][28]_i_10/I2}, {apbo[13][prdata][28] syncrregs.r[p][0][prdata][28]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][28]_i_10/I4}, {apbo[12][prdata][28] syncrregs.r[p][0][prdata][28]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_11 - 
nets: {syncrregs.r[p][0][prdata][28]_i_11_n_0 syncrregs.r[p][0][prdata][28]_i_11/O}, {apbo[3][prdata][28] syncrregs.r[p][0][prdata][28]_i_11/I0}, {apbo[2][prdata][28] syncrregs.r[p][0][prdata][28]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][28]_i_11/I2}, {apbo[1][prdata][28] syncrregs.r[p][0][prdata][28]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][28]_i_11/I4}, {apbo[0][prdata][28] syncrregs.r[p][0][prdata][28]_i_11/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_12 - 
nets: {syncrregs.r[p][0][prdata][28]_i_12_n_0 syncrregs.r[p][0][prdata][28]_i_12/O}, {apbo[7][prdata][28] syncrregs.r[p][0][prdata][28]_i_12/I0}, {apbo[6][prdata][28] syncrregs.r[p][0][prdata][28]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][28]_i_12/I2}, {apbo[5][prdata][28] syncrregs.r[p][0][prdata][28]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][28]_i_12/I4}, {apbo[4][prdata][28] syncrregs.r[p][0][prdata][28]_i_12/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_13 - 
nets: {syncrregs.r[p][0][prdata][28]_i_13_n_0 syncrregs.r[p][0][prdata][28]_i_13/O}, {apbo[11][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_13/I0}, {apbo[10][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_13/I2}, {apbo[9][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_13/I4}, {apbo[8][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_14 - 
nets: {syncrregs.r[p][0][prdata][28]_i_14_n_0 syncrregs.r[p][0][prdata][28]_i_14/O}, {apbo[15][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_14/I0}, {apbo[14][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_14/I2}, {apbo[13][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_14/I4}, {apbo[12][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_15 - 
nets: {syncrregs.r[p][0][prdata][28]_i_15_n_0 syncrregs.r[p][0][prdata][28]_i_15/O}, {apbo[3][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_15/I0}, {apbo[2][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_15/I2}, {apbo[1][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_15/I4}, {apbo[0][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_16 - 
nets: {syncrregs.r[p][0][prdata][28]_i_16_n_0 syncrregs.r[p][0][prdata][28]_i_16/O}, {apbo[7][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_16/I0}, {apbo[6][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_16/I2}, {apbo[5][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_16/I4}, {apbo[4][pconfig][1][28] syncrregs.r[p][0][prdata][28]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_17 - 
nets: {syncrregs.r[p][0][prdata][28]_i_17_n_0 syncrregs.r[p][0][prdata][28]_i_17/O}, {apbo[11][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_17/I0}, {apbo[10][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_17/I2}, {apbo[9][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_17/I4}, {apbo[8][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_18 - 
nets: {syncrregs.r[p][0][prdata][28]_i_18_n_0 syncrregs.r[p][0][prdata][28]_i_18/O}, {apbo[15][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_18/I0}, {apbo[14][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_18/I2}, {apbo[13][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_18/I4}, {apbo[12][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_19 - 
nets: {syncrregs.r[p][0][prdata][28]_i_19_n_0 syncrregs.r[p][0][prdata][28]_i_19/O}, {apbo[3][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_19/I0}, {apbo[2][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_19/I2}, {apbo[1][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_19/I4}, {apbo[0][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_2 - 
nets: {syncrregs.r[p][0][prdata][28]_i_2_n_0 syncrregs.r[p][0][prdata][28]_i_2/O}, {syncrregs.r_reg[p][0][prdata][28]_i_5_n_0 syncrregs.r[p][0][prdata][28]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][28]_i_6_n_0 syncrregs.r[p][0][prdata][28]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][28]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][28]_i_7_n_0 syncrregs.r[p][0][prdata][28]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][28]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][28]_i_8_n_0 syncrregs.r[p][0][prdata][28]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_20 - 
nets: {syncrregs.r[p][0][prdata][28]_i_20_n_0 syncrregs.r[p][0][prdata][28]_i_20/O}, {apbo[7][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_20/I0}, {apbo[6][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][28]_i_20/I2}, {apbo[5][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][28]_i_20/I4}, {apbo[4][pconfig][0][28] syncrregs.r[p][0][prdata][28]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][28]_i_9 - 
nets: {syncrregs.r[p][0][prdata][28]_i_9_n_0 syncrregs.r[p][0][prdata][28]_i_9/O}, {apbo[11][prdata][28] syncrregs.r[p][0][prdata][28]_i_9/I0}, {apbo[10][prdata][28] syncrregs.r[p][0][prdata][28]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][28]_i_9/I2}, {apbo[9][prdata][28] syncrregs.r[p][0][prdata][28]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][28]_i_9/I4}, {apbo[8][prdata][28] syncrregs.r[p][0][prdata][28]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_1 - 
nets: {apbx/rin[p][0][prdata][29] syncrregs.r[p][0][prdata][29]_i_1/O}, {syncrregs.r[p][0][prdata][29]_i_2_n_0 syncrregs.r[p][0][prdata][29]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][29]_i_3_n_0 syncrregs.r[p][0][prdata][29]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][29]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][29]_i_4_n_0 syncrregs.r[p][0][prdata][29]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][29]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X74Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][29]_i_10 - 
nets: {syncrregs.r[p][0][prdata][29]_i_10_n_0 syncrregs.r[p][0][prdata][29]_i_10/O}, {apbo[15][prdata][29] syncrregs.r[p][0][prdata][29]_i_10/I0}, {apbo[14][prdata][29] syncrregs.r[p][0][prdata][29]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][29]_i_10/I2}, {apbo[13][prdata][29] syncrregs.r[p][0][prdata][29]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][29]_i_10/I4}, {apbo[12][prdata][29] syncrregs.r[p][0][prdata][29]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_11 - 
nets: {syncrregs.r[p][0][prdata][29]_i_11_n_0 syncrregs.r[p][0][prdata][29]_i_11/O}, {apbo[3][prdata][29] syncrregs.r[p][0][prdata][29]_i_11/I0}, {apbo[2][prdata][29] syncrregs.r[p][0][prdata][29]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][29]_i_11/I2}, {apbo[1][prdata][29] syncrregs.r[p][0][prdata][29]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][29]_i_11/I4}, {apbo[0][prdata][29] syncrregs.r[p][0][prdata][29]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_12 - 
nets: {syncrregs.r[p][0][prdata][29]_i_12_n_0 syncrregs.r[p][0][prdata][29]_i_12/O}, {apbo[7][prdata][29] syncrregs.r[p][0][prdata][29]_i_12/I0}, {apbo[6][prdata][29] syncrregs.r[p][0][prdata][29]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][29]_i_12/I2}, {apbo[5][prdata][29] syncrregs.r[p][0][prdata][29]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][29]_i_12/I4}, {apbo[4][prdata][29] syncrregs.r[p][0][prdata][29]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_13 - 
nets: {syncrregs.r[p][0][prdata][29]_i_13_n_0 syncrregs.r[p][0][prdata][29]_i_13/O}, {apbo[11][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_13/I0}, {apbo[10][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_13/I2}, {apbo[9][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_13/I4}, {apbo[8][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_14 - 
nets: {syncrregs.r[p][0][prdata][29]_i_14_n_0 syncrregs.r[p][0][prdata][29]_i_14/O}, {apbo[15][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_14/I0}, {apbo[14][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_14/I2}, {apbo[13][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_14/I4}, {apbo[12][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_15 - 
nets: {syncrregs.r[p][0][prdata][29]_i_15_n_0 syncrregs.r[p][0][prdata][29]_i_15/O}, {apbo[3][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_15/I0}, {apbo[2][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_15/I2}, {apbo[1][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_15/I4}, {apbo[0][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_16 - 
nets: {syncrregs.r[p][0][prdata][29]_i_16_n_0 syncrregs.r[p][0][prdata][29]_i_16/O}, {apbo[7][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_16/I0}, {apbo[6][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_16/I2}, {apbo[5][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_16/I4}, {apbo[4][pconfig][1][29] syncrregs.r[p][0][prdata][29]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_17 - 
nets: {syncrregs.r[p][0][prdata][29]_i_17_n_0 syncrregs.r[p][0][prdata][29]_i_17/O}, {apbo[11][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_17/I0}, {apbo[10][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_17/I2}, {apbo[9][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_17/I4}, {apbo[8][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_18 - 
nets: {syncrregs.r[p][0][prdata][29]_i_18_n_0 syncrregs.r[p][0][prdata][29]_i_18/O}, {apbo[15][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_18/I0}, {apbo[14][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_18/I2}, {apbo[13][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_18/I4}, {apbo[12][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_19 - 
nets: {syncrregs.r[p][0][prdata][29]_i_19_n_0 syncrregs.r[p][0][prdata][29]_i_19/O}, {apbo[3][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_19/I0}, {apbo[2][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_19/I2}, {apbo[1][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_19/I4}, {apbo[0][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_19/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_2 - 
nets: {syncrregs.r[p][0][prdata][29]_i_2_n_0 syncrregs.r[p][0][prdata][29]_i_2/O}, {syncrregs.r_reg[p][0][prdata][29]_i_5_n_0 syncrregs.r[p][0][prdata][29]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][29]_i_6_n_0 syncrregs.r[p][0][prdata][29]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][29]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][29]_i_7_n_0 syncrregs.r[p][0][prdata][29]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][29]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][29]_i_8_n_0 syncrregs.r[p][0][prdata][29]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_20 - 
nets: {syncrregs.r[p][0][prdata][29]_i_20_n_0 syncrregs.r[p][0][prdata][29]_i_20/O}, {apbo[7][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_20/I0}, {apbo[6][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][29]_i_20/I2}, {apbo[5][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][29]_i_20/I4}, {apbo[4][pconfig][0][29] syncrregs.r[p][0][prdata][29]_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][29]_i_9 - 
nets: {syncrregs.r[p][0][prdata][29]_i_9_n_0 syncrregs.r[p][0][prdata][29]_i_9/O}, {apbo[11][prdata][29] syncrregs.r[p][0][prdata][29]_i_9/I0}, {apbo[10][prdata][29] syncrregs.r[p][0][prdata][29]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][29]_i_9/I2}, {apbo[9][prdata][29] syncrregs.r[p][0][prdata][29]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][29]_i_9/I4}, {apbo[8][prdata][29] syncrregs.r[p][0][prdata][29]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_1 - 
nets: {apbx/rin[p][0][prdata][2] syncrregs.r[p][0][prdata][2]_i_1/O}, {syncrregs.r[p][0][prdata][2]_i_2_n_0 syncrregs.r[p][0][prdata][2]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][2]_i_3_n_0 syncrregs.r[p][0][prdata][2]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][2]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][2]_i_4_n_0 syncrregs.r[p][0][prdata][2]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][2]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X81Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][2]_i_10 - 
nets: {syncrregs.r[p][0][prdata][2]_i_10_n_0 syncrregs.r[p][0][prdata][2]_i_10/O}, {apbo[15][prdata][2] syncrregs.r[p][0][prdata][2]_i_10/I0}, {apbo[14][prdata][2] syncrregs.r[p][0][prdata][2]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][2]_i_10/I2}, {apbo[13][prdata][2] syncrregs.r[p][0][prdata][2]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][2]_i_10/I4}, {apbo[12][prdata][2] syncrregs.r[p][0][prdata][2]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_11 - 
nets: {syncrregs.r[p][0][prdata][2]_i_11_n_0 syncrregs.r[p][0][prdata][2]_i_11/O}, {apbo[3][prdata][2] syncrregs.r[p][0][prdata][2]_i_11/I0}, {apbo[2][prdata][2] syncrregs.r[p][0][prdata][2]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][2]_i_11/I2}, {apbo[1][prdata][2] syncrregs.r[p][0][prdata][2]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][2]_i_11/I4}, {apbo[0][prdata][2] syncrregs.r[p][0][prdata][2]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_12 - 
nets: {syncrregs.r[p][0][prdata][2]_i_12_n_0 syncrregs.r[p][0][prdata][2]_i_12/O}, {apbo[7][prdata][2] syncrregs.r[p][0][prdata][2]_i_12/I0}, {apbo[6][prdata][2] syncrregs.r[p][0][prdata][2]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][2]_i_12/I2}, {apbo[5][prdata][2] syncrregs.r[p][0][prdata][2]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][2]_i_12/I4}, {apbo[4][prdata][2] syncrregs.r[p][0][prdata][2]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_13 - 
nets: {syncrregs.r[p][0][prdata][2]_i_13_n_0 syncrregs.r[p][0][prdata][2]_i_13/O}, {apbo[11][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_13/I0}, {apbo[10][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_13/I2}, {apbo[9][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_13/I4}, {apbo[8][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_14 - 
nets: {syncrregs.r[p][0][prdata][2]_i_14_n_0 syncrregs.r[p][0][prdata][2]_i_14/O}, {apbo[15][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_14/I0}, {apbo[14][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_14/I2}, {apbo[13][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_14/I4}, {apbo[12][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_15 - 
nets: {syncrregs.r[p][0][prdata][2]_i_15_n_0 syncrregs.r[p][0][prdata][2]_i_15/O}, {apbo[3][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_15/I0}, {apbo[2][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_15/I2}, {apbo[1][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_15/I4}, {apbo[0][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_16 - 
nets: {syncrregs.r[p][0][prdata][2]_i_16_n_0 syncrregs.r[p][0][prdata][2]_i_16/O}, {apbo[7][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_16/I0}, {apbo[6][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_16/I2}, {apbo[5][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_16/I4}, {apbo[4][pconfig][1][2] syncrregs.r[p][0][prdata][2]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_17 - 
nets: {syncrregs.r[p][0][prdata][2]_i_17_n_0 syncrregs.r[p][0][prdata][2]_i_17/O}, {apbo[11][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_17/I0}, {apbo[10][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_17/I2}, {apbo[9][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_17/I4}, {apbo[8][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_18 - 
nets: {syncrregs.r[p][0][prdata][2]_i_18_n_0 syncrregs.r[p][0][prdata][2]_i_18/O}, {apbo[15][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_18/I0}, {apbo[14][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_18/I2}, {apbo[13][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_18/I4}, {apbo[12][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_19 - 
nets: {syncrregs.r[p][0][prdata][2]_i_19_n_0 syncrregs.r[p][0][prdata][2]_i_19/O}, {apbo[3][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_19/I0}, {apbo[2][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_19/I2}, {apbo[1][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_19/I4}, {apbo[0][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_2 - 
nets: {syncrregs.r[p][0][prdata][2]_i_2_n_0 syncrregs.r[p][0][prdata][2]_i_2/O}, {syncrregs.r_reg[p][0][prdata][2]_i_5_n_0 syncrregs.r[p][0][prdata][2]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][2]_i_6_n_0 syncrregs.r[p][0][prdata][2]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][2]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][2]_i_7_n_0 syncrregs.r[p][0][prdata][2]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][2]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][2]_i_8_n_0 syncrregs.r[p][0][prdata][2]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_20 - 
nets: {syncrregs.r[p][0][prdata][2]_i_20_n_0 syncrregs.r[p][0][prdata][2]_i_20/O}, {apbo[7][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_20/I0}, {apbo[6][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_20/I2}, {apbo[5][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][2]_i_20/I4}, {apbo[4][pconfig][0][2] syncrregs.r[p][0][prdata][2]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X81Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][2]_i_9 - 
nets: {syncrregs.r[p][0][prdata][2]_i_9_n_0 syncrregs.r[p][0][prdata][2]_i_9/O}, {apbo[11][prdata][2] syncrregs.r[p][0][prdata][2]_i_9/I0}, {apbo[10][prdata][2] syncrregs.r[p][0][prdata][2]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][2]_i_9/I2}, {apbo[9][prdata][2] syncrregs.r[p][0][prdata][2]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][2]_i_9/I4}, {apbo[8][prdata][2] syncrregs.r[p][0][prdata][2]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_1 - 
nets: {apbx/rin[p][0][prdata][30] syncrregs.r[p][0][prdata][30]_i_1/O}, {syncrregs.r[p][0][prdata][30]_i_2_n_0 syncrregs.r[p][0][prdata][30]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][30]_i_3_n_0 syncrregs.r[p][0][prdata][30]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][30]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][30]_i_4_n_0 syncrregs.r[p][0][prdata][30]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][30]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][30]_i_10 - 
nets: {syncrregs.r[p][0][prdata][30]_i_10_n_0 syncrregs.r[p][0][prdata][30]_i_10/O}, {apbo[15][prdata][30] syncrregs.r[p][0][prdata][30]_i_10/I0}, {apbo[14][prdata][30] syncrregs.r[p][0][prdata][30]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][30]_i_10/I2}, {apbo[13][prdata][30] syncrregs.r[p][0][prdata][30]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][30]_i_10/I4}, {apbo[12][prdata][30] syncrregs.r[p][0][prdata][30]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_11 - 
nets: {syncrregs.r[p][0][prdata][30]_i_11_n_0 syncrregs.r[p][0][prdata][30]_i_11/O}, {apbo[3][prdata][30] syncrregs.r[p][0][prdata][30]_i_11/I0}, {apbo[2][prdata][30] syncrregs.r[p][0][prdata][30]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][30]_i_11/I2}, {apbo[1][prdata][30] syncrregs.r[p][0][prdata][30]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][30]_i_11/I4}, {apbo[0][prdata][30] syncrregs.r[p][0][prdata][30]_i_11/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_12 - 
nets: {syncrregs.r[p][0][prdata][30]_i_12_n_0 syncrregs.r[p][0][prdata][30]_i_12/O}, {apbo[7][prdata][30] syncrregs.r[p][0][prdata][30]_i_12/I0}, {apbo[6][prdata][30] syncrregs.r[p][0][prdata][30]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][30]_i_12/I2}, {apbo[5][prdata][30] syncrregs.r[p][0][prdata][30]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][30]_i_12/I4}, {apbo[4][prdata][30] syncrregs.r[p][0][prdata][30]_i_12/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_13 - 
nets: {syncrregs.r[p][0][prdata][30]_i_13_n_0 syncrregs.r[p][0][prdata][30]_i_13/O}, {apbo[11][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_13/I0}, {apbo[10][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_13/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_13/I2}, {apbo[9][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_13/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_13/I4}, {apbo[8][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_14 - 
nets: {syncrregs.r[p][0][prdata][30]_i_14_n_0 syncrregs.r[p][0][prdata][30]_i_14/O}, {apbo[15][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_14/I0}, {apbo[14][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_14/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_14/I2}, {apbo[13][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_14/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_14/I4}, {apbo[12][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_15 - 
nets: {syncrregs.r[p][0][prdata][30]_i_15_n_0 syncrregs.r[p][0][prdata][30]_i_15/O}, {apbo[3][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_15/I0}, {apbo[2][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_15/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_15/I2}, {apbo[1][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_15/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_15/I4}, {apbo[0][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_16 - 
nets: {syncrregs.r[p][0][prdata][30]_i_16_n_0 syncrregs.r[p][0][prdata][30]_i_16/O}, {apbo[7][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_16/I0}, {apbo[6][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_16/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_16/I2}, {apbo[5][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_16/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_16/I4}, {apbo[4][pconfig][1][30] syncrregs.r[p][0][prdata][30]_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_17 - 
nets: {syncrregs.r[p][0][prdata][30]_i_17_n_0 syncrregs.r[p][0][prdata][30]_i_17/O}, {apbo[11][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_17/I0}, {apbo[10][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_17/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_17/I2}, {apbo[9][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_17/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_17/I4}, {apbo[8][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_18 - 
nets: {syncrregs.r[p][0][prdata][30]_i_18_n_0 syncrregs.r[p][0][prdata][30]_i_18/O}, {apbo[15][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_18/I0}, {apbo[14][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_18/I2}, {apbo[13][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_18/I4}, {apbo[12][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_18/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_19 - 
nets: {syncrregs.r[p][0][prdata][30]_i_19_n_0 syncrregs.r[p][0][prdata][30]_i_19/O}, {apbo[3][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_19/I0}, {apbo[2][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_19/I2}, {apbo[1][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_19/I4}, {apbo[0][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_19/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_2 - 
nets: {syncrregs.r[p][0][prdata][30]_i_2_n_0 syncrregs.r[p][0][prdata][30]_i_2/O}, {syncrregs.r_reg[p][0][prdata][30]_i_5_n_0 syncrregs.r[p][0][prdata][30]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][30]_i_6_n_0 syncrregs.r[p][0][prdata][30]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][30]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][30]_i_7_n_0 syncrregs.r[p][0][prdata][30]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][30]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][30]_i_8_n_0 syncrregs.r[p][0][prdata][30]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_20 - 
nets: {syncrregs.r[p][0][prdata][30]_i_20_n_0 syncrregs.r[p][0][prdata][30]_i_20/O}, {apbo[7][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_20/I0}, {apbo[6][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][30]_i_20/I2}, {apbo[5][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][30]_i_20/I4}, {apbo[4][pconfig][0][30] syncrregs.r[p][0][prdata][30]_i_20/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][30]_i_9 - 
nets: {syncrregs.r[p][0][prdata][30]_i_9_n_0 syncrregs.r[p][0][prdata][30]_i_9/O}, {apbo[11][prdata][30] syncrregs.r[p][0][prdata][30]_i_9/I0}, {apbo[10][prdata][30] syncrregs.r[p][0][prdata][30]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][30]_i_9/I2}, {apbo[9][prdata][30] syncrregs.r[p][0][prdata][30]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][30]_i_9/I4}, {apbo[8][prdata][30] syncrregs.r[p][0][prdata][30]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_1 - 
nets: {apbx/rin[p][0][prdata][31] syncrregs.r[p][0][prdata][31]_i_1/O}, {syncrregs.r[p][0][prdata][31]_i_2_n_0 syncrregs.r[p][0][prdata][31]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][31]_i_3_n_0 syncrregs.r[p][0][prdata][31]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][31]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][31]_i_5_n_0 syncrregs.r[p][0][prdata][31]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][31]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X74Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][31]_i_10 - 
nets: {apbx/conv_integer[2] syncrregs.r[p][0][prdata][31]_i_10/O}, {apbx/p_6_in syncrregs.r[p][0][prdata][31]_i_10/I0}, {apbx/p_3_in syncrregs.r[p][0][prdata][31]_i_10/I1}, {apbx/p_9_in syncrregs.r[p][0][prdata][31]_i_10/I2}, {apbx/psel[0]1__1 syncrregs.r[p][0][prdata][31]_i_10/I3}, {syncrregs.r[p][0][prdata][31]_i_30_n_0 syncrregs.r[p][0][prdata][31]_i_10/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X75Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][31]_i_11 - 
nets: {syncrregs.r[p][0][prdata][31]_i_11_n_0 syncrregs.r[p][0][prdata][31]_i_11/O}, {apbo[11][prdata][31] syncrregs.r[p][0][prdata][31]_i_11/I0}, {apbo[10][prdata][31] syncrregs.r[p][0][prdata][31]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][31]_i_11/I2}, {apbo[9][prdata][31] syncrregs.r[p][0][prdata][31]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][31]_i_11/I4}, {apbo[8][prdata][31] syncrregs.r[p][0][prdata][31]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_12 - 
nets: {syncrregs.r[p][0][prdata][31]_i_12_n_0 syncrregs.r[p][0][prdata][31]_i_12/O}, {apbo[15][prdata][31] syncrregs.r[p][0][prdata][31]_i_12/I0}, {apbo[14][prdata][31] syncrregs.r[p][0][prdata][31]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][31]_i_12/I2}, {apbo[13][prdata][31] syncrregs.r[p][0][prdata][31]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][31]_i_12/I4}, {apbo[12][prdata][31] syncrregs.r[p][0][prdata][31]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_13 - 
nets: {apbx/p_11_in syncrregs.r[p][0][prdata][31]_i_13/O}, {apbo[14][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_13/I0}, {apbo[14][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_13/I1}, {apbx/psel[0]20_out syncrregs.r[p][0][prdata][31]_i_13/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X78Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_14 - 
nets: {syncrregs.r[p][0][prdata][31]_i_14_n_0 syncrregs.r[p][0][prdata][31]_i_14/O}, {syncrregs.r[p][0][prdata][31]_i_33_n_0 syncrregs.r[p][0][prdata][31]_i_14/I0}, {apbo[9][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_14/I1}, {apbo[9][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_14/I2}, {apbx/psel[0]25_out syncrregs.r[p][0][prdata][31]_i_14/I3}, {apbx/p_6_in syncrregs.r[p][0][prdata][31]_i_14/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFBAAA, 
LOC: SLICE_X75Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][31]_i_15 - 
nets: {syncrregs.r[p][0][prdata][31]_i_15_n_0 syncrregs.r[p][0][prdata][31]_i_15/O}, {apbx/psel[0]22_out syncrregs.r[p][0][prdata][31]_i_15/I0}, {apbo[12][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_15/I1}, {apbo[12][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_15/I2}, {apbx/psel[0]26_out syncrregs.r[p][0][prdata][31]_i_15/I3}, {apbo[8][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_15/I4}, {apbo[8][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_15/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h08080808FF080808, 
LOC: SLICE_X76Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_16 - 
nets: {syncrregs.r[p][0][prdata][31]_i_16_n_0 syncrregs.r[p][0][prdata][31]_i_16/O}, {apbo[3][prdata][31] syncrregs.r[p][0][prdata][31]_i_16/I0}, {apbo[2][prdata][31] syncrregs.r[p][0][prdata][31]_i_16/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][31]_i_16/I2}, {apbo[1][prdata][31] syncrregs.r[p][0][prdata][31]_i_16/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][31]_i_16/I4}, {apbo[0][prdata][31] syncrregs.r[p][0][prdata][31]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_17 - 
nets: {syncrregs.r[p][0][prdata][31]_i_17_n_0 syncrregs.r[p][0][prdata][31]_i_17/O}, {apbo[7][prdata][31] syncrregs.r[p][0][prdata][31]_i_17/I0}, {apbo[6][prdata][31] syncrregs.r[p][0][prdata][31]_i_17/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][31]_i_17/I2}, {apbo[5][prdata][31] syncrregs.r[p][0][prdata][31]_i_17/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][31]_i_17/I4}, {apbo[4][prdata][31] syncrregs.r[p][0][prdata][31]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_18 - 
nets: {syncrregs.r[p][0][prdata][31]_i_18_n_0 syncrregs.r[p][0][prdata][31]_i_18/O}, {apbo[11][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_18/I0}, {apbo[10][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_18/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_18/I2}, {apbo[9][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_18/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_18/I4}, {apbo[8][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_19 - 
nets: {syncrregs.r[p][0][prdata][31]_i_19_n_0 syncrregs.r[p][0][prdata][31]_i_19/O}, {apbo[15][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_19/I0}, {apbo[14][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_19/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_19/I2}, {apbo[13][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_19/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_19/I4}, {apbo[12][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_2 - 
nets: {syncrregs.r[p][0][prdata][31]_i_2_n_0 syncrregs.r[p][0][prdata][31]_i_2/O}, {syncrregs.r_reg[p][0][prdata][31]_i_6_n_0 syncrregs.r[p][0][prdata][31]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][31]_i_7_n_0 syncrregs.r[p][0][prdata][31]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][31]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][31]_i_8_n_0 syncrregs.r[p][0][prdata][31]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][31]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][31]_i_9_n_0 syncrregs.r[p][0][prdata][31]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_20 - 
nets: {syncrregs.r[p][0][prdata][31]_i_20_n_0 syncrregs.r[p][0][prdata][31]_i_20/O}, {apbo[3][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_20/I0}, {apbo[2][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_20/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_20/I2}, {apbo[1][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_20/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_20/I4}, {apbo[0][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_21 - 
nets: {syncrregs.r[p][0][prdata][31]_i_21_n_0 syncrregs.r[p][0][prdata][31]_i_21/O}, {apbo[7][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_21/I0}, {apbo[6][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_21/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_21/I2}, {apbo[5][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_21/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_21/I4}, {apbo[4][pconfig][1][31] syncrregs.r[p][0][prdata][31]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_22 - 
nets: {syncrregs.r[p][0][prdata][31]_i_22_n_0 syncrregs.r[p][0][prdata][31]_i_22/O}, {apbo[11][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_22/I0}, {apbo[10][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_22/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_22/I2}, {apbo[9][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_22/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_22/I4}, {apbo[8][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_22/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_23 - 
nets: {syncrregs.r[p][0][prdata][31]_i_23_n_0 syncrregs.r[p][0][prdata][31]_i_23/O}, {apbo[15][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_23/I0}, {apbo[14][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_23/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_23/I2}, {apbo[13][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_23/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_23/I4}, {apbo[12][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_23/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_24 - 
nets: {syncrregs.r[p][0][prdata][31]_i_24_n_0 syncrregs.r[p][0][prdata][31]_i_24/O}, {apbo[3][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_24/I0}, {apbo[2][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_24/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_24/I2}, {apbo[1][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_24/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_24/I4}, {apbo[0][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_24/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_25 - 
nets: {syncrregs.r[p][0][prdata][31]_i_25_n_0 syncrregs.r[p][0][prdata][31]_i_25/O}, {apbo[7][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_25/I0}, {apbo[6][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_25/I1}, {apbi[paddr][4] syncrregs.r[p][0][prdata][31]_i_25/I2}, {apbo[5][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_25/I3}, {apbi[paddr][3] syncrregs.r[p][0][prdata][31]_i_25/I4}, {apbo[4][pconfig][0][31] syncrregs.r[p][0][prdata][31]_i_25/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_26 - 
nets: {apbx/p_6_in syncrregs.r[p][0][prdata][31]_i_26/O}, {apbo[13][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_26/I0}, {apbo[13][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_26/I1}, {apbx/psel[0]21_out syncrregs.r[p][0][prdata][31]_i_26/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X75Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_27 - 
nets: {apbx/p_3_in syncrregs.r[p][0][prdata][31]_i_27/O}, {apbo[7][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_27/I0}, {apbo[7][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_27/I1}, {apbx/psel[0]27_out syncrregs.r[p][0][prdata][31]_i_27/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X75Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_28 - 
nets: {apbx/p_9_in syncrregs.r[p][0][prdata][31]_i_28/O}, {apbo[6][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_28/I0}, {apbo[6][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_28/I1}, {apbx/psel[0]28_out syncrregs.r[p][0][prdata][31]_i_28/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X77Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_29 - 
nets: {apbx/psel[0]1__1 syncrregs.r[p][0][prdata][31]_i_29/O}, {apbo[15][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_29/I0}, {apbo[15][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_29/I1}, {apbx/psel[0]2__3 syncrregs.r[p][0][prdata][31]_i_29/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X75Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_30 - 
nets: {syncrregs.r[p][0][prdata][31]_i_30_n_0 syncrregs.r[p][0][prdata][31]_i_30/O}, {apbx/p_2_in syncrregs.r[p][0][prdata][31]_i_30/I0}, {apbx/p_11_in syncrregs.r[p][0][prdata][31]_i_30/I1}, {apbo[4][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_30/I2}, {apbo[4][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_30/I3}, {apbx/psel[0]210_out syncrregs.r[p][0][prdata][31]_i_30/I4}, {apbx/p_13_in syncrregs.r[p][0][prdata][31]_i_30/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFEFEEEEEE, 
LOC: SLICE_X76Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_31 - 
nets: {apbx/conv_integer[1] syncrregs.r[p][0][prdata][31]_i_31/O}, {syncrregs.r[p][0][prdata][31]_i_36_n_0 syncrregs.r[p][0][prdata][31]_i_31/I0}, {apbx/p_9_in syncrregs.r[p][0][prdata][31]_i_31/I1}, {apbx/p_10_in syncrregs.r[p][0][prdata][31]_i_31/I2}, {syncrregs.r[p][0][prdata][31]_i_33_n_0 syncrregs.r[p][0][prdata][31]_i_31/I3}, {apbx/p_11_in syncrregs.r[p][0][prdata][31]_i_31/I4}, {apbx/p_0_in syncrregs.r[p][0][prdata][31]_i_31/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X77Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_32 - 
nets: {apbx/conv_integer[0] syncrregs.r[p][0][prdata][31]_i_32/O}, {apbx/p_3_in syncrregs.r[p][0][prdata][31]_i_32/I0}, {apbx/p_0_in syncrregs.r[p][0][prdata][31]_i_32/I1}, {syncrregs.r[p][0][prdata][31]_i_33_n_0 syncrregs.r[p][0][prdata][31]_i_32/I2}, {syncrregs.r[p][0][prdata][31]_i_39_n_0 syncrregs.r[p][0][prdata][31]_i_32/I3}, {apbx/p_2_in syncrregs.r[p][0][prdata][31]_i_32/I4}, {apbx/p_1_in syncrregs.r[p][0][prdata][31]_i_32/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X76Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_33 - 
nets: {syncrregs.r[p][0][prdata][31]_i_33_n_0 syncrregs.r[p][0][prdata][31]_i_33/O}, {apbx/psel[0]23_out syncrregs.r[p][0][prdata][31]_i_33/I0}, {apbo[11][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_33/I1}, {apbo[11][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_33/I2}, {apbx/psel[0]2__3 syncrregs.r[p][0][prdata][31]_i_33/I3}, {apbo[15][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_33/I4}, {apbo[15][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_33/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h08080808FF080808, 
LOC: SLICE_X75Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_34 - 
nets: {apbx/p_2_in syncrregs.r[p][0][prdata][31]_i_34/O}, {apbo[5][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_34/I0}, {apbo[5][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_34/I1}, {apbx/psel[0]29_out syncrregs.r[p][0][prdata][31]_i_34/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X79Y163, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_35 - 
nets: {apbx/p_13_in syncrregs.r[p][0][prdata][31]_i_35/O}, {apbo[12][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_35/I0}, {apbo[12][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_35/I1}, {apbx/psel[0]22_out syncrregs.r[p][0][prdata][31]_i_35/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X76Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_36 - 
nets: {syncrregs.r[p][0][prdata][31]_i_36_n_0 syncrregs.r[p][0][prdata][31]_i_36/O}, {apbx/psel[0]212_out syncrregs.r[p][0][prdata][31]_i_36/I0}, {apbo[2][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_36/I1}, {apbo[2][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_36/I2}, {apbx/psel[0]27_out syncrregs.r[p][0][prdata][31]_i_36/I3}, {apbo[7][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_36/I4}, {apbo[7][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_36/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h08080808FF080808, 
LOC: SLICE_X77Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_37 - 
nets: {apbx/p_10_in syncrregs.r[p][0][prdata][31]_i_37/O}, {apbo[10][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_37/I0}, {apbo[10][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_37/I1}, {apbx/psel[0]24_out syncrregs.r[p][0][prdata][31]_i_37/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X77Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_38 - 
nets: {apbx/p_0_in syncrregs.r[p][0][prdata][31]_i_38/O}, {apbo[3][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_38/I0}, {apbo[3][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_38/I1}, {apbx/psel[0]211_out syncrregs.r[p][0][prdata][31]_i_38/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X78Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][31]_i_39 - 
nets: {syncrregs.r[p][0][prdata][31]_i_39_n_0 syncrregs.r[p][0][prdata][31]_i_39/O}, {apbx/psel[0]21_out syncrregs.r[p][0][prdata][31]_i_39/I0}, {apbo[13][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_39/I1}, {apbo[13][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_39/I2}, {apbx/psel[0]25_out syncrregs.r[p][0][prdata][31]_i_39/I3}, {apbo[9][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_39/I4}, {apbo[9][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_39/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h08080808FF080808, 
LOC: SLICE_X75Y162, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_4 - 
nets: {apbx/conv_integer[3] syncrregs.r[p][0][prdata][31]_i_4/O}, {apbx/p_11_in syncrregs.r[p][0][prdata][31]_i_4/I0}, {apbo[10][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_4/I1}, {apbo[10][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_4/I2}, {apbx/psel[0]24_out syncrregs.r[p][0][prdata][31]_i_4/I3}, {syncrregs.r[p][0][prdata][31]_i_14_n_0 syncrregs.r[p][0][prdata][31]_i_4/I4}, {syncrregs.r[p][0][prdata][31]_i_15_n_0 syncrregs.r[p][0][prdata][31]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFBAAA, 
LOC: SLICE_X76Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][31]_i_40 - 
nets: {apbx/p_1_in syncrregs.r[p][0][prdata][31]_i_40/O}, {apbo[1][pconfig][1][1] syncrregs.r[p][0][prdata][31]_i_40/I0}, {apbo[1][pconfig][1][0] syncrregs.r[p][0][prdata][31]_i_40/I1}, {apbx/psel[0]214_out syncrregs.r[p][0][prdata][31]_i_40/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X79Y164, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

syncrregs.r[p][0][prdata][3]_i_1 - 
nets: {apbx/rin[p][0][prdata][3] syncrregs.r[p][0][prdata][3]_i_1/O}, {syncrregs.r[p][0][prdata][3]_i_2_n_0 syncrregs.r[p][0][prdata][3]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][3]_i_3_n_0 syncrregs.r[p][0][prdata][3]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][3]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][3]_i_4_n_0 syncrregs.r[p][0][prdata][3]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][3]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X78Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][3]_i_10 - 
nets: {syncrregs.r[p][0][prdata][3]_i_10_n_0 syncrregs.r[p][0][prdata][3]_i_10/O}, {apbo[15][prdata][3] syncrregs.r[p][0][prdata][3]_i_10/I0}, {apbo[14][prdata][3] syncrregs.r[p][0][prdata][3]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][3]_i_10/I2}, {apbo[13][prdata][3] syncrregs.r[p][0][prdata][3]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][3]_i_10/I4}, {apbo[12][prdata][3] syncrregs.r[p][0][prdata][3]_i_10/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_11 - 
nets: {syncrregs.r[p][0][prdata][3]_i_11_n_0 syncrregs.r[p][0][prdata][3]_i_11/O}, {apbo[3][prdata][3] syncrregs.r[p][0][prdata][3]_i_11/I0}, {apbo[2][prdata][3] syncrregs.r[p][0][prdata][3]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][3]_i_11/I2}, {apbo[1][prdata][3] syncrregs.r[p][0][prdata][3]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][3]_i_11/I4}, {apbo[0][prdata][3] syncrregs.r[p][0][prdata][3]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_12 - 
nets: {syncrregs.r[p][0][prdata][3]_i_12_n_0 syncrregs.r[p][0][prdata][3]_i_12/O}, {apbo[7][prdata][3] syncrregs.r[p][0][prdata][3]_i_12/I0}, {apbo[6][prdata][3] syncrregs.r[p][0][prdata][3]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][3]_i_12/I2}, {apbo[5][prdata][3] syncrregs.r[p][0][prdata][3]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][3]_i_12/I4}, {apbo[4][prdata][3] syncrregs.r[p][0][prdata][3]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_13 - 
nets: {syncrregs.r[p][0][prdata][3]_i_13_n_0 syncrregs.r[p][0][prdata][3]_i_13/O}, {apbo[11][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_13/I0}, {apbo[10][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_13/I2}, {apbo[9][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_13/I4}, {apbo[8][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_13/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_14 - 
nets: {syncrregs.r[p][0][prdata][3]_i_14_n_0 syncrregs.r[p][0][prdata][3]_i_14/O}, {apbo[15][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_14/I0}, {apbo[14][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_14/I2}, {apbo[13][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_14/I4}, {apbo[12][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_14/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_15 - 
nets: {syncrregs.r[p][0][prdata][3]_i_15_n_0 syncrregs.r[p][0][prdata][3]_i_15/O}, {apbo[3][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_15/I0}, {apbo[2][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_15/I2}, {apbo[1][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_15/I4}, {apbo[0][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_16 - 
nets: {syncrregs.r[p][0][prdata][3]_i_16_n_0 syncrregs.r[p][0][prdata][3]_i_16/O}, {apbo[7][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_16/I0}, {apbo[6][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_16/I2}, {apbo[5][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_16/I4}, {apbo[4][pconfig][1][3] syncrregs.r[p][0][prdata][3]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_17 - 
nets: {syncrregs.r[p][0][prdata][3]_i_17_n_0 syncrregs.r[p][0][prdata][3]_i_17/O}, {apbo[11][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_17/I0}, {apbo[10][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_17/I2}, {apbo[9][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_17/I4}, {apbo[8][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_18 - 
nets: {syncrregs.r[p][0][prdata][3]_i_18_n_0 syncrregs.r[p][0][prdata][3]_i_18/O}, {apbo[15][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_18/I0}, {apbo[14][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_18/I2}, {apbo[13][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_18/I4}, {apbo[12][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_19 - 
nets: {syncrregs.r[p][0][prdata][3]_i_19_n_0 syncrregs.r[p][0][prdata][3]_i_19/O}, {apbo[3][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_19/I0}, {apbo[2][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_19/I2}, {apbo[1][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_19/I4}, {apbo[0][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_19/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_2 - 
nets: {syncrregs.r[p][0][prdata][3]_i_2_n_0 syncrregs.r[p][0][prdata][3]_i_2/O}, {syncrregs.r_reg[p][0][prdata][3]_i_5_n_0 syncrregs.r[p][0][prdata][3]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][3]_i_6_n_0 syncrregs.r[p][0][prdata][3]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][3]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][3]_i_7_n_0 syncrregs.r[p][0][prdata][3]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][3]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][3]_i_8_n_0 syncrregs.r[p][0][prdata][3]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_20 - 
nets: {syncrregs.r[p][0][prdata][3]_i_20_n_0 syncrregs.r[p][0][prdata][3]_i_20/O}, {apbo[7][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_20/I0}, {apbo[6][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_20/I2}, {apbo[5][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][3]_i_20/I4}, {apbo[4][pconfig][0][3] syncrregs.r[p][0][prdata][3]_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][3]_i_9 - 
nets: {syncrregs.r[p][0][prdata][3]_i_9_n_0 syncrregs.r[p][0][prdata][3]_i_9/O}, {apbo[11][prdata][3] syncrregs.r[p][0][prdata][3]_i_9/I0}, {apbo[10][prdata][3] syncrregs.r[p][0][prdata][3]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][3]_i_9/I2}, {apbo[9][prdata][3] syncrregs.r[p][0][prdata][3]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][3]_i_9/I4}, {apbo[8][prdata][3] syncrregs.r[p][0][prdata][3]_i_9/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_1 - 
nets: {apbx/rin[p][0][prdata][4] syncrregs.r[p][0][prdata][4]_i_1/O}, {syncrregs.r[p][0][prdata][4]_i_2_n_0 syncrregs.r[p][0][prdata][4]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][4]_i_3_n_0 syncrregs.r[p][0][prdata][4]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][4]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][4]_i_4_n_0 syncrregs.r[p][0][prdata][4]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][4]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][4]_i_10 - 
nets: {syncrregs.r[p][0][prdata][4]_i_10_n_0 syncrregs.r[p][0][prdata][4]_i_10/O}, {apbo[15][prdata][4] syncrregs.r[p][0][prdata][4]_i_10/I0}, {apbo[14][prdata][4] syncrregs.r[p][0][prdata][4]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][4]_i_10/I2}, {apbo[13][prdata][4] syncrregs.r[p][0][prdata][4]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][4]_i_10/I4}, {apbo[12][prdata][4] syncrregs.r[p][0][prdata][4]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_11 - 
nets: {syncrregs.r[p][0][prdata][4]_i_11_n_0 syncrregs.r[p][0][prdata][4]_i_11/O}, {apbo[3][prdata][4] syncrregs.r[p][0][prdata][4]_i_11/I0}, {apbo[2][prdata][4] syncrregs.r[p][0][prdata][4]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][4]_i_11/I2}, {apbo[1][prdata][4] syncrregs.r[p][0][prdata][4]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][4]_i_11/I4}, {apbo[0][prdata][4] syncrregs.r[p][0][prdata][4]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_12 - 
nets: {syncrregs.r[p][0][prdata][4]_i_12_n_0 syncrregs.r[p][0][prdata][4]_i_12/O}, {apbo[7][prdata][4] syncrregs.r[p][0][prdata][4]_i_12/I0}, {apbo[6][prdata][4] syncrregs.r[p][0][prdata][4]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][4]_i_12/I2}, {apbo[5][prdata][4] syncrregs.r[p][0][prdata][4]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][4]_i_12/I4}, {apbo[4][prdata][4] syncrregs.r[p][0][prdata][4]_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_13 - 
nets: {syncrregs.r[p][0][prdata][4]_i_13_n_0 syncrregs.r[p][0][prdata][4]_i_13/O}, {apbo[11][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_13/I0}, {apbo[10][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_13/I2}, {apbo[9][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_13/I4}, {apbo[8][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_14 - 
nets: {syncrregs.r[p][0][prdata][4]_i_14_n_0 syncrregs.r[p][0][prdata][4]_i_14/O}, {apbo[15][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_14/I0}, {apbo[14][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_14/I2}, {apbo[13][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_14/I4}, {apbo[12][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_15 - 
nets: {syncrregs.r[p][0][prdata][4]_i_15_n_0 syncrregs.r[p][0][prdata][4]_i_15/O}, {apbo[3][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_15/I0}, {apbo[2][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_15/I2}, {apbo[1][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_15/I4}, {apbo[0][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_16 - 
nets: {syncrregs.r[p][0][prdata][4]_i_16_n_0 syncrregs.r[p][0][prdata][4]_i_16/O}, {apbo[7][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_16/I0}, {apbo[6][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_16/I2}, {apbo[5][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_16/I4}, {apbo[4][pconfig][1][4] syncrregs.r[p][0][prdata][4]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_17 - 
nets: {syncrregs.r[p][0][prdata][4]_i_17_n_0 syncrregs.r[p][0][prdata][4]_i_17/O}, {apbo[11][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_17/I0}, {apbo[10][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_17/I2}, {apbo[9][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_17/I4}, {apbo[8][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_18 - 
nets: {syncrregs.r[p][0][prdata][4]_i_18_n_0 syncrregs.r[p][0][prdata][4]_i_18/O}, {apbo[15][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_18/I0}, {apbo[14][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_18/I2}, {apbo[13][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_18/I4}, {apbo[12][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_19 - 
nets: {syncrregs.r[p][0][prdata][4]_i_19_n_0 syncrregs.r[p][0][prdata][4]_i_19/O}, {apbo[3][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_19/I0}, {apbo[2][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_19/I2}, {apbo[1][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_19/I4}, {apbo[0][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_2 - 
nets: {syncrregs.r[p][0][prdata][4]_i_2_n_0 syncrregs.r[p][0][prdata][4]_i_2/O}, {syncrregs.r_reg[p][0][prdata][4]_i_5_n_0 syncrregs.r[p][0][prdata][4]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][4]_i_6_n_0 syncrregs.r[p][0][prdata][4]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][4]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][4]_i_7_n_0 syncrregs.r[p][0][prdata][4]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][4]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][4]_i_8_n_0 syncrregs.r[p][0][prdata][4]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_20 - 
nets: {syncrregs.r[p][0][prdata][4]_i_20_n_0 syncrregs.r[p][0][prdata][4]_i_20/O}, {apbo[7][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_20/I0}, {apbo[6][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_20/I2}, {apbo[5][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][4]_i_20/I4}, {apbo[4][pconfig][0][4] syncrregs.r[p][0][prdata][4]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][4]_i_9 - 
nets: {syncrregs.r[p][0][prdata][4]_i_9_n_0 syncrregs.r[p][0][prdata][4]_i_9/O}, {apbo[11][prdata][4] syncrregs.r[p][0][prdata][4]_i_9/I0}, {apbo[10][prdata][4] syncrregs.r[p][0][prdata][4]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][4]_i_9/I2}, {apbo[9][prdata][4] syncrregs.r[p][0][prdata][4]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][4]_i_9/I4}, {apbo[8][prdata][4] syncrregs.r[p][0][prdata][4]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_1 - 
nets: {apbx/rin[p][0][prdata][5] syncrregs.r[p][0][prdata][5]_i_1/O}, {syncrregs.r[p][0][prdata][5]_i_2_n_0 syncrregs.r[p][0][prdata][5]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][5]_i_3_n_0 syncrregs.r[p][0][prdata][5]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][5]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][5]_i_4_n_0 syncrregs.r[p][0][prdata][5]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][5]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X74Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][5]_i_10 - 
nets: {syncrregs.r[p][0][prdata][5]_i_10_n_0 syncrregs.r[p][0][prdata][5]_i_10/O}, {apbo[15][prdata][5] syncrregs.r[p][0][prdata][5]_i_10/I0}, {apbo[14][prdata][5] syncrregs.r[p][0][prdata][5]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][5]_i_10/I2}, {apbo[13][prdata][5] syncrregs.r[p][0][prdata][5]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][5]_i_10/I4}, {apbo[12][prdata][5] syncrregs.r[p][0][prdata][5]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_11 - 
nets: {syncrregs.r[p][0][prdata][5]_i_11_n_0 syncrregs.r[p][0][prdata][5]_i_11/O}, {apbo[3][prdata][5] syncrregs.r[p][0][prdata][5]_i_11/I0}, {apbo[2][prdata][5] syncrregs.r[p][0][prdata][5]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][5]_i_11/I2}, {apbo[1][prdata][5] syncrregs.r[p][0][prdata][5]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][5]_i_11/I4}, {apbo[0][prdata][5] syncrregs.r[p][0][prdata][5]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_12 - 
nets: {syncrregs.r[p][0][prdata][5]_i_12_n_0 syncrregs.r[p][0][prdata][5]_i_12/O}, {apbo[7][prdata][5] syncrregs.r[p][0][prdata][5]_i_12/I0}, {apbo[6][prdata][5] syncrregs.r[p][0][prdata][5]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][5]_i_12/I2}, {apbo[5][prdata][5] syncrregs.r[p][0][prdata][5]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][5]_i_12/I4}, {apbo[4][prdata][5] syncrregs.r[p][0][prdata][5]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_13 - 
nets: {syncrregs.r[p][0][prdata][5]_i_13_n_0 syncrregs.r[p][0][prdata][5]_i_13/O}, {apbo[11][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_13/I0}, {apbo[10][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_13/I2}, {apbo[9][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_13/I4}, {apbo[8][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_13/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_14 - 
nets: {syncrregs.r[p][0][prdata][5]_i_14_n_0 syncrregs.r[p][0][prdata][5]_i_14/O}, {apbo[15][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_14/I0}, {apbo[14][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_14/I2}, {apbo[13][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_14/I4}, {apbo[12][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_14/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_15 - 
nets: {syncrregs.r[p][0][prdata][5]_i_15_n_0 syncrregs.r[p][0][prdata][5]_i_15/O}, {apbo[3][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_15/I0}, {apbo[2][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_15/I2}, {apbo[1][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_15/I4}, {apbo[0][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_16 - 
nets: {syncrregs.r[p][0][prdata][5]_i_16_n_0 syncrregs.r[p][0][prdata][5]_i_16/O}, {apbo[7][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_16/I0}, {apbo[6][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_16/I2}, {apbo[5][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_16/I4}, {apbo[4][pconfig][1][5] syncrregs.r[p][0][prdata][5]_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_17 - 
nets: {syncrregs.r[p][0][prdata][5]_i_17_n_0 syncrregs.r[p][0][prdata][5]_i_17/O}, {apbo[11][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_17/I0}, {apbo[10][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_17/I2}, {apbo[9][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_17/I4}, {apbo[8][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_18 - 
nets: {syncrregs.r[p][0][prdata][5]_i_18_n_0 syncrregs.r[p][0][prdata][5]_i_18/O}, {apbo[15][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_18/I0}, {apbo[14][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_18/I2}, {apbo[13][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_18/I4}, {apbo[12][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_19 - 
nets: {syncrregs.r[p][0][prdata][5]_i_19_n_0 syncrregs.r[p][0][prdata][5]_i_19/O}, {apbo[3][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_19/I0}, {apbo[2][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_19/I2}, {apbo[1][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_19/I4}, {apbo[0][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_2 - 
nets: {syncrregs.r[p][0][prdata][5]_i_2_n_0 syncrregs.r[p][0][prdata][5]_i_2/O}, {syncrregs.r_reg[p][0][prdata][5]_i_5_n_0 syncrregs.r[p][0][prdata][5]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][5]_i_6_n_0 syncrregs.r[p][0][prdata][5]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][5]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][5]_i_7_n_0 syncrregs.r[p][0][prdata][5]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][5]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][5]_i_8_n_0 syncrregs.r[p][0][prdata][5]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_20 - 
nets: {syncrregs.r[p][0][prdata][5]_i_20_n_0 syncrregs.r[p][0][prdata][5]_i_20/O}, {apbo[7][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_20/I0}, {apbo[6][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_20/I2}, {apbo[5][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][5]_i_20/I4}, {apbo[4][pconfig][0][5] syncrregs.r[p][0][prdata][5]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][5]_i_9 - 
nets: {syncrregs.r[p][0][prdata][5]_i_9_n_0 syncrregs.r[p][0][prdata][5]_i_9/O}, {apbo[11][prdata][5] syncrregs.r[p][0][prdata][5]_i_9/I0}, {apbo[10][prdata][5] syncrregs.r[p][0][prdata][5]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][5]_i_9/I2}, {apbo[9][prdata][5] syncrregs.r[p][0][prdata][5]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][5]_i_9/I4}, {apbo[8][prdata][5] syncrregs.r[p][0][prdata][5]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_1 - 
nets: {apbx/rin[p][0][prdata][6] syncrregs.r[p][0][prdata][6]_i_1/O}, {syncrregs.r[p][0][prdata][6]_i_2_n_0 syncrregs.r[p][0][prdata][6]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][6]_i_3_n_0 syncrregs.r[p][0][prdata][6]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][6]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][6]_i_4_n_0 syncrregs.r[p][0][prdata][6]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X77Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][6]_i_10 - 
nets: {syncrregs.r[p][0][prdata][6]_i_10_n_0 syncrregs.r[p][0][prdata][6]_i_10/O}, {apbo[15][prdata][6] syncrregs.r[p][0][prdata][6]_i_10/I0}, {apbo[14][prdata][6] syncrregs.r[p][0][prdata][6]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][6]_i_10/I2}, {apbo[13][prdata][6] syncrregs.r[p][0][prdata][6]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][6]_i_10/I4}, {apbo[12][prdata][6] syncrregs.r[p][0][prdata][6]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_11 - 
nets: {syncrregs.r[p][0][prdata][6]_i_11_n_0 syncrregs.r[p][0][prdata][6]_i_11/O}, {apbo[3][prdata][6] syncrregs.r[p][0][prdata][6]_i_11/I0}, {apbo[2][prdata][6] syncrregs.r[p][0][prdata][6]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][6]_i_11/I2}, {apbo[1][prdata][6] syncrregs.r[p][0][prdata][6]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][6]_i_11/I4}, {apbo[0][prdata][6] syncrregs.r[p][0][prdata][6]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_12 - 
nets: {syncrregs.r[p][0][prdata][6]_i_12_n_0 syncrregs.r[p][0][prdata][6]_i_12/O}, {apbo[7][prdata][6] syncrregs.r[p][0][prdata][6]_i_12/I0}, {apbo[6][prdata][6] syncrregs.r[p][0][prdata][6]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][6]_i_12/I2}, {apbo[5][prdata][6] syncrregs.r[p][0][prdata][6]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][6]_i_12/I4}, {apbo[4][prdata][6] syncrregs.r[p][0][prdata][6]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_13 - 
nets: {syncrregs.r[p][0][prdata][6]_i_13_n_0 syncrregs.r[p][0][prdata][6]_i_13/O}, {apbo[11][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_13/I0}, {apbo[10][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_13/I2}, {apbo[9][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_13/I4}, {apbo[8][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_14 - 
nets: {syncrregs.r[p][0][prdata][6]_i_14_n_0 syncrregs.r[p][0][prdata][6]_i_14/O}, {apbo[15][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_14/I0}, {apbo[14][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_14/I2}, {apbo[13][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_14/I4}, {apbo[12][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_15 - 
nets: {syncrregs.r[p][0][prdata][6]_i_15_n_0 syncrregs.r[p][0][prdata][6]_i_15/O}, {apbo[3][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_15/I0}, {apbo[2][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_15/I2}, {apbo[1][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_15/I4}, {apbo[0][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_16 - 
nets: {syncrregs.r[p][0][prdata][6]_i_16_n_0 syncrregs.r[p][0][prdata][6]_i_16/O}, {apbo[7][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_16/I0}, {apbo[6][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_16/I2}, {apbo[5][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_16/I4}, {apbo[4][pconfig][1][6] syncrregs.r[p][0][prdata][6]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_17 - 
nets: {syncrregs.r[p][0][prdata][6]_i_17_n_0 syncrregs.r[p][0][prdata][6]_i_17/O}, {apbo[11][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_17/I0}, {apbo[10][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_17/I2}, {apbo[9][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_17/I4}, {apbo[8][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_18 - 
nets: {syncrregs.r[p][0][prdata][6]_i_18_n_0 syncrregs.r[p][0][prdata][6]_i_18/O}, {apbo[15][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_18/I0}, {apbo[14][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_18/I2}, {apbo[13][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_18/I4}, {apbo[12][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_19 - 
nets: {syncrregs.r[p][0][prdata][6]_i_19_n_0 syncrregs.r[p][0][prdata][6]_i_19/O}, {apbo[3][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_19/I0}, {apbo[2][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_19/I2}, {apbo[1][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_19/I4}, {apbo[0][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_2 - 
nets: {syncrregs.r[p][0][prdata][6]_i_2_n_0 syncrregs.r[p][0][prdata][6]_i_2/O}, {syncrregs.r_reg[p][0][prdata][6]_i_5_n_0 syncrregs.r[p][0][prdata][6]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][6]_i_6_n_0 syncrregs.r[p][0][prdata][6]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][6]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][6]_i_7_n_0 syncrregs.r[p][0][prdata][6]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][6]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][6]_i_8_n_0 syncrregs.r[p][0][prdata][6]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_20 - 
nets: {syncrregs.r[p][0][prdata][6]_i_20_n_0 syncrregs.r[p][0][prdata][6]_i_20/O}, {apbo[7][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_20/I0}, {apbo[6][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_20/I2}, {apbo[5][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][6]_i_20/I4}, {apbo[4][pconfig][0][6] syncrregs.r[p][0][prdata][6]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][6]_i_9 - 
nets: {syncrregs.r[p][0][prdata][6]_i_9_n_0 syncrregs.r[p][0][prdata][6]_i_9/O}, {apbo[11][prdata][6] syncrregs.r[p][0][prdata][6]_i_9/I0}, {apbo[10][prdata][6] syncrregs.r[p][0][prdata][6]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][6]_i_9/I2}, {apbo[9][prdata][6] syncrregs.r[p][0][prdata][6]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][6]_i_9/I4}, {apbo[8][prdata][6] syncrregs.r[p][0][prdata][6]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_1 - 
nets: {apbx/rin[p][0][prdata][7] syncrregs.r[p][0][prdata][7]_i_1/O}, {syncrregs.r[p][0][prdata][7]_i_2_n_0 syncrregs.r[p][0][prdata][7]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][7]_i_3_n_0 syncrregs.r[p][0][prdata][7]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][7]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][7]_i_4_n_0 syncrregs.r[p][0][prdata][7]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][7]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X79Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][7]_i_10 - 
nets: {syncrregs.r[p][0][prdata][7]_i_10_n_0 syncrregs.r[p][0][prdata][7]_i_10/O}, {apbo[15][prdata][7] syncrregs.r[p][0][prdata][7]_i_10/I0}, {apbo[14][prdata][7] syncrregs.r[p][0][prdata][7]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][7]_i_10/I2}, {apbo[13][prdata][7] syncrregs.r[p][0][prdata][7]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][7]_i_10/I4}, {apbo[12][prdata][7] syncrregs.r[p][0][prdata][7]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_11 - 
nets: {syncrregs.r[p][0][prdata][7]_i_11_n_0 syncrregs.r[p][0][prdata][7]_i_11/O}, {apbo[3][prdata][7] syncrregs.r[p][0][prdata][7]_i_11/I0}, {apbo[2][prdata][7] syncrregs.r[p][0][prdata][7]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][7]_i_11/I2}, {apbo[1][prdata][7] syncrregs.r[p][0][prdata][7]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][7]_i_11/I4}, {apbo[0][prdata][7] syncrregs.r[p][0][prdata][7]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_12 - 
nets: {syncrregs.r[p][0][prdata][7]_i_12_n_0 syncrregs.r[p][0][prdata][7]_i_12/O}, {apbo[7][prdata][7] syncrregs.r[p][0][prdata][7]_i_12/I0}, {apbo[6][prdata][7] syncrregs.r[p][0][prdata][7]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][7]_i_12/I2}, {apbo[5][prdata][7] syncrregs.r[p][0][prdata][7]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][7]_i_12/I4}, {apbo[4][prdata][7] syncrregs.r[p][0][prdata][7]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_13 - 
nets: {syncrregs.r[p][0][prdata][7]_i_13_n_0 syncrregs.r[p][0][prdata][7]_i_13/O}, {apbo[11][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_13/I0}, {apbo[10][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_13/I2}, {apbo[9][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_13/I4}, {apbo[8][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_14 - 
nets: {syncrregs.r[p][0][prdata][7]_i_14_n_0 syncrregs.r[p][0][prdata][7]_i_14/O}, {apbo[15][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_14/I0}, {apbo[14][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_14/I2}, {apbo[13][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_14/I4}, {apbo[12][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_15 - 
nets: {syncrregs.r[p][0][prdata][7]_i_15_n_0 syncrregs.r[p][0][prdata][7]_i_15/O}, {apbo[3][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_15/I0}, {apbo[2][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_15/I2}, {apbo[1][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_15/I4}, {apbo[0][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_16 - 
nets: {syncrregs.r[p][0][prdata][7]_i_16_n_0 syncrregs.r[p][0][prdata][7]_i_16/O}, {apbo[7][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_16/I0}, {apbo[6][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_16/I2}, {apbo[5][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_16/I4}, {apbo[4][pconfig][1][7] syncrregs.r[p][0][prdata][7]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_17 - 
nets: {syncrregs.r[p][0][prdata][7]_i_17_n_0 syncrregs.r[p][0][prdata][7]_i_17/O}, {apbo[11][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_17/I0}, {apbo[10][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_17/I2}, {apbo[9][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_17/I4}, {apbo[8][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_17/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_18 - 
nets: {syncrregs.r[p][0][prdata][7]_i_18_n_0 syncrregs.r[p][0][prdata][7]_i_18/O}, {apbo[15][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_18/I0}, {apbo[14][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_18/I2}, {apbo[13][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_18/I4}, {apbo[12][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_19 - 
nets: {syncrregs.r[p][0][prdata][7]_i_19_n_0 syncrregs.r[p][0][prdata][7]_i_19/O}, {apbo[3][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_19/I0}, {apbo[2][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_19/I2}, {apbo[1][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_19/I4}, {apbo[0][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_2 - 
nets: {syncrregs.r[p][0][prdata][7]_i_2_n_0 syncrregs.r[p][0][prdata][7]_i_2/O}, {syncrregs.r_reg[p][0][prdata][7]_i_5_n_0 syncrregs.r[p][0][prdata][7]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][7]_i_6_n_0 syncrregs.r[p][0][prdata][7]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][7]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][7]_i_7_n_0 syncrregs.r[p][0][prdata][7]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][7]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][7]_i_8_n_0 syncrregs.r[p][0][prdata][7]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_20 - 
nets: {syncrregs.r[p][0][prdata][7]_i_20_n_0 syncrregs.r[p][0][prdata][7]_i_20/O}, {apbo[7][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_20/I0}, {apbo[6][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_20/I2}, {apbo[5][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][7]_i_20/I4}, {apbo[4][pconfig][0][7] syncrregs.r[p][0][prdata][7]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][7]_i_9 - 
nets: {syncrregs.r[p][0][prdata][7]_i_9_n_0 syncrregs.r[p][0][prdata][7]_i_9/O}, {apbo[11][prdata][7] syncrregs.r[p][0][prdata][7]_i_9/I0}, {apbo[10][prdata][7] syncrregs.r[p][0][prdata][7]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][7]_i_9/I2}, {apbo[9][prdata][7] syncrregs.r[p][0][prdata][7]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][7]_i_9/I4}, {apbo[8][prdata][7] syncrregs.r[p][0][prdata][7]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_1 - 
nets: {apbx/rin[p][0][prdata][8] syncrregs.r[p][0][prdata][8]_i_1/O}, {syncrregs.r[p][0][prdata][8]_i_2_n_0 syncrregs.r[p][0][prdata][8]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][8]_i_3_n_0 syncrregs.r[p][0][prdata][8]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][8]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][8]_i_4_n_0 syncrregs.r[p][0][prdata][8]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][8]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X79Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][8]_i_10 - 
nets: {syncrregs.r[p][0][prdata][8]_i_10_n_0 syncrregs.r[p][0][prdata][8]_i_10/O}, {apbo[15][prdata][8] syncrregs.r[p][0][prdata][8]_i_10/I0}, {apbo[14][prdata][8] syncrregs.r[p][0][prdata][8]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][8]_i_10/I2}, {apbo[13][prdata][8] syncrregs.r[p][0][prdata][8]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][8]_i_10/I4}, {apbo[12][prdata][8] syncrregs.r[p][0][prdata][8]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_11 - 
nets: {syncrregs.r[p][0][prdata][8]_i_11_n_0 syncrregs.r[p][0][prdata][8]_i_11/O}, {apbo[3][prdata][8] syncrregs.r[p][0][prdata][8]_i_11/I0}, {apbo[2][prdata][8] syncrregs.r[p][0][prdata][8]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][8]_i_11/I2}, {apbo[1][prdata][8] syncrregs.r[p][0][prdata][8]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][8]_i_11/I4}, {apbo[0][prdata][8] syncrregs.r[p][0][prdata][8]_i_11/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_12 - 
nets: {syncrregs.r[p][0][prdata][8]_i_12_n_0 syncrregs.r[p][0][prdata][8]_i_12/O}, {apbo[7][prdata][8] syncrregs.r[p][0][prdata][8]_i_12/I0}, {apbo[6][prdata][8] syncrregs.r[p][0][prdata][8]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][8]_i_12/I2}, {apbo[5][prdata][8] syncrregs.r[p][0][prdata][8]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][8]_i_12/I4}, {apbo[4][prdata][8] syncrregs.r[p][0][prdata][8]_i_12/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_13 - 
nets: {syncrregs.r[p][0][prdata][8]_i_13_n_0 syncrregs.r[p][0][prdata][8]_i_13/O}, {apbo[11][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_13/I0}, {apbo[10][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_13/I2}, {apbo[9][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_13/I4}, {apbo[8][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_14 - 
nets: {syncrregs.r[p][0][prdata][8]_i_14_n_0 syncrregs.r[p][0][prdata][8]_i_14/O}, {apbo[15][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_14/I0}, {apbo[14][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_14/I2}, {apbo[13][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_14/I4}, {apbo[12][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_15 - 
nets: {syncrregs.r[p][0][prdata][8]_i_15_n_0 syncrregs.r[p][0][prdata][8]_i_15/O}, {apbo[3][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_15/I0}, {apbo[2][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_15/I2}, {apbo[1][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_15/I4}, {apbo[0][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_16 - 
nets: {syncrregs.r[p][0][prdata][8]_i_16_n_0 syncrregs.r[p][0][prdata][8]_i_16/O}, {apbo[7][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_16/I0}, {apbo[6][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_16/I2}, {apbo[5][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_16/I4}, {apbo[4][pconfig][1][8] syncrregs.r[p][0][prdata][8]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_17 - 
nets: {syncrregs.r[p][0][prdata][8]_i_17_n_0 syncrregs.r[p][0][prdata][8]_i_17/O}, {apbo[11][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_17/I0}, {apbo[10][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_17/I2}, {apbo[9][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_17/I4}, {apbo[8][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_18 - 
nets: {syncrregs.r[p][0][prdata][8]_i_18_n_0 syncrregs.r[p][0][prdata][8]_i_18/O}, {apbo[15][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_18/I0}, {apbo[14][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_18/I2}, {apbo[13][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_18/I4}, {apbo[12][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_18/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_19 - 
nets: {syncrregs.r[p][0][prdata][8]_i_19_n_0 syncrregs.r[p][0][prdata][8]_i_19/O}, {apbo[3][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_19/I0}, {apbo[2][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_19/I2}, {apbo[1][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_19/I4}, {apbo[0][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_2 - 
nets: {syncrregs.r[p][0][prdata][8]_i_2_n_0 syncrregs.r[p][0][prdata][8]_i_2/O}, {syncrregs.r_reg[p][0][prdata][8]_i_5_n_0 syncrregs.r[p][0][prdata][8]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][8]_i_6_n_0 syncrregs.r[p][0][prdata][8]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][8]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][8]_i_7_n_0 syncrregs.r[p][0][prdata][8]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][8]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][8]_i_8_n_0 syncrregs.r[p][0][prdata][8]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_20 - 
nets: {syncrregs.r[p][0][prdata][8]_i_20_n_0 syncrregs.r[p][0][prdata][8]_i_20/O}, {apbo[7][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_20/I0}, {apbo[6][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_20/I2}, {apbo[5][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][8]_i_20/I4}, {apbo[4][pconfig][0][8] syncrregs.r[p][0][prdata][8]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X79Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][8]_i_9 - 
nets: {syncrregs.r[p][0][prdata][8]_i_9_n_0 syncrregs.r[p][0][prdata][8]_i_9/O}, {apbo[11][prdata][8] syncrregs.r[p][0][prdata][8]_i_9/I0}, {apbo[10][prdata][8] syncrregs.r[p][0][prdata][8]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][8]_i_9/I2}, {apbo[9][prdata][8] syncrregs.r[p][0][prdata][8]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][8]_i_9/I4}, {apbo[8][prdata][8] syncrregs.r[p][0][prdata][8]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X80Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_1 - 
nets: {apbx/rin[p][0][prdata][9] syncrregs.r[p][0][prdata][9]_i_1/O}, {syncrregs.r[p][0][prdata][9]_i_2_n_0 syncrregs.r[p][0][prdata][9]_i_1/I0}, {syncrregs.r_reg[p][0][prdata][9]_i_3_n_0 syncrregs.r[p][0][prdata][9]_i_1/I1}, {apbx/conv_integer[3] syncrregs.r[p][0][prdata][9]_i_1/I2}, {syncrregs.r_reg[p][0][prdata][9]_i_4_n_0 syncrregs.r[p][0][prdata][9]_i_1/I3}, {apbx/syncrregs.r_reg[p][0][cfgsel]__0 syncrregs.r[p][0][prdata][9]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hAAAACFC0, 
LOC: SLICE_X76Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[p][0][prdata][9]_i_10 - 
nets: {syncrregs.r[p][0][prdata][9]_i_10_n_0 syncrregs.r[p][0][prdata][9]_i_10/O}, {apbo[15][prdata][9] syncrregs.r[p][0][prdata][9]_i_10/I0}, {apbo[14][prdata][9] syncrregs.r[p][0][prdata][9]_i_10/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][9]_i_10/I2}, {apbo[13][prdata][9] syncrregs.r[p][0][prdata][9]_i_10/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][9]_i_10/I4}, {apbo[12][prdata][9] syncrregs.r[p][0][prdata][9]_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_11 - 
nets: {syncrregs.r[p][0][prdata][9]_i_11_n_0 syncrregs.r[p][0][prdata][9]_i_11/O}, {apbo[3][prdata][9] syncrregs.r[p][0][prdata][9]_i_11/I0}, {apbo[2][prdata][9] syncrregs.r[p][0][prdata][9]_i_11/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][9]_i_11/I2}, {apbo[1][prdata][9] syncrregs.r[p][0][prdata][9]_i_11/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][9]_i_11/I4}, {apbo[0][prdata][9] syncrregs.r[p][0][prdata][9]_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_12 - 
nets: {syncrregs.r[p][0][prdata][9]_i_12_n_0 syncrregs.r[p][0][prdata][9]_i_12/O}, {apbo[7][prdata][9] syncrregs.r[p][0][prdata][9]_i_12/I0}, {apbo[6][prdata][9] syncrregs.r[p][0][prdata][9]_i_12/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][9]_i_12/I2}, {apbo[5][prdata][9] syncrregs.r[p][0][prdata][9]_i_12/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][9]_i_12/I4}, {apbo[4][prdata][9] syncrregs.r[p][0][prdata][9]_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_13 - 
nets: {syncrregs.r[p][0][prdata][9]_i_13_n_0 syncrregs.r[p][0][prdata][9]_i_13/O}, {apbo[11][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_13/I0}, {apbo[10][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_13/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_13/I2}, {apbo[9][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_13/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_13/I4}, {apbo[8][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_14 - 
nets: {syncrregs.r[p][0][prdata][9]_i_14_n_0 syncrregs.r[p][0][prdata][9]_i_14/O}, {apbo[15][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_14/I0}, {apbo[14][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_14/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_14/I2}, {apbo[13][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_14/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_14/I4}, {apbo[12][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_15 - 
nets: {syncrregs.r[p][0][prdata][9]_i_15_n_0 syncrregs.r[p][0][prdata][9]_i_15/O}, {apbo[3][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_15/I0}, {apbo[2][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_15/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_15/I2}, {apbo[1][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_15/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_15/I4}, {apbo[0][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_15/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_16 - 
nets: {syncrregs.r[p][0][prdata][9]_i_16_n_0 syncrregs.r[p][0][prdata][9]_i_16/O}, {apbo[7][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_16/I0}, {apbo[6][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_16/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_16/I2}, {apbo[5][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_16/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_16/I4}, {apbo[4][pconfig][1][9] syncrregs.r[p][0][prdata][9]_i_16/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_17 - 
nets: {syncrregs.r[p][0][prdata][9]_i_17_n_0 syncrregs.r[p][0][prdata][9]_i_17/O}, {apbo[11][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_17/I0}, {apbo[10][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_17/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_17/I2}, {apbo[9][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_17/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_17/I4}, {apbo[8][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_18 - 
nets: {syncrregs.r[p][0][prdata][9]_i_18_n_0 syncrregs.r[p][0][prdata][9]_i_18/O}, {apbo[15][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_18/I0}, {apbo[14][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_18/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_18/I2}, {apbo[13][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_18/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_18/I4}, {apbo[12][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_19 - 
nets: {syncrregs.r[p][0][prdata][9]_i_19_n_0 syncrregs.r[p][0][prdata][9]_i_19/O}, {apbo[3][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_19/I0}, {apbo[2][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_19/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_19/I2}, {apbo[1][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_19/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_19/I4}, {apbo[0][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_2 - 
nets: {syncrregs.r[p][0][prdata][9]_i_2_n_0 syncrregs.r[p][0][prdata][9]_i_2/O}, {syncrregs.r_reg[p][0][prdata][9]_i_5_n_0 syncrregs.r[p][0][prdata][9]_i_2/I0}, {syncrregs.r_reg[p][0][prdata][9]_i_6_n_0 syncrregs.r[p][0][prdata][9]_i_2/I1}, {apbi[paddr][2] syncrregs.r[p][0][prdata][9]_i_2/I2}, {syncrregs.r_reg[p][0][prdata][9]_i_7_n_0 syncrregs.r[p][0][prdata][9]_i_2/I3}, {apbi[paddr][6] syncrregs.r[p][0][prdata][9]_i_2/I4}, {syncrregs.r_reg[p][0][prdata][9]_i_8_n_0 syncrregs.r[p][0][prdata][9]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_20 - 
nets: {syncrregs.r[p][0][prdata][9]_i_20_n_0 syncrregs.r[p][0][prdata][9]_i_20/O}, {apbo[7][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_20/I0}, {apbo[6][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_20/I1}, {apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_20/I2}, {apbo[5][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_20/I3}, {apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 syncrregs.r[p][0][prdata][9]_i_20/I4}, {apbo[4][pconfig][0][9] syncrregs.r[p][0][prdata][9]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][prdata][9]_i_9 - 
nets: {syncrregs.r[p][0][prdata][9]_i_9_n_0 syncrregs.r[p][0][prdata][9]_i_9/O}, {apbo[11][prdata][9] syncrregs.r[p][0][prdata][9]_i_9/I0}, {apbo[10][prdata][9] syncrregs.r[p][0][prdata][9]_i_9/I1}, {apbx/conv_integer[1] syncrregs.r[p][0][prdata][9]_i_9/I2}, {apbo[9][prdata][9] syncrregs.r[p][0][prdata][9]_i_9/I3}, {apbx/conv_integer[0] syncrregs.r[p][0][prdata][9]_i_9/I4}, {apbo[8][prdata][9] syncrregs.r[p][0][prdata][9]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[p][0][psel]_i_1 - 
nets: {syncrregs.r[p][0][psel]_i_1_n_0 syncrregs.r[p][0][psel]_i_1/O}, {apbx/syncrregs.r_reg[p][0][state][1] syncrregs.r[p][0][psel]_i_1/I0}, {apbx/syncrregs.r_reg[p][0][state][0] syncrregs.r[p][0][psel]_i_1/I1}, {syncrregs.r[p][0][haddr][19]_i_1_n_0 syncrregs.r[p][0][psel]_i_1/I2}, {ahbi[hwrite] syncrregs.r[p][0][psel]_i_1/I3}, {apbi[penable] syncrregs.r[p][0][psel]_i_1/I4}, {rst syncrregs.r[p][0][psel]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h44F4EEFE00000000, 
LOC: SLICE_X76Y159, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r_reg[p][0][prdata][0]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][0]_i_3_n_0 syncrregs.r_reg[p][0][prdata][0]_i_3/O}, {syncrregs.r[p][0][prdata][0]_i_9_n_0 syncrregs.r_reg[p][0][prdata][0]_i_3/I0}, {syncrregs.r[p][0][prdata][0]_i_10_n_0 syncrregs.r_reg[p][0][prdata][0]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][0]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][0]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][0]_i_4_n_0 syncrregs.r_reg[p][0][prdata][0]_i_4/O}, {syncrregs.r[p][0][prdata][0]_i_11_n_0 syncrregs.r_reg[p][0][prdata][0]_i_4/I0}, {syncrregs.r[p][0][prdata][0]_i_12_n_0 syncrregs.r_reg[p][0][prdata][0]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][0]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][0]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][0]_i_5_n_0 syncrregs.r_reg[p][0][prdata][0]_i_5/O}, {syncrregs.r[p][0][prdata][0]_i_13_n_0 syncrregs.r_reg[p][0][prdata][0]_i_5/I0}, {syncrregs.r[p][0][prdata][0]_i_14_n_0 syncrregs.r_reg[p][0][prdata][0]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][0]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][0]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][0]_i_6_n_0 syncrregs.r_reg[p][0][prdata][0]_i_6/O}, {syncrregs.r[p][0][prdata][0]_i_15_n_0 syncrregs.r_reg[p][0][prdata][0]_i_6/I0}, {syncrregs.r[p][0][prdata][0]_i_16_n_0 syncrregs.r_reg[p][0][prdata][0]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][0]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][0]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][0]_i_7_n_0 syncrregs.r_reg[p][0][prdata][0]_i_7/O}, {syncrregs.r[p][0][prdata][0]_i_17_n_0 syncrregs.r_reg[p][0][prdata][0]_i_7/I0}, {syncrregs.r[p][0][prdata][0]_i_18_n_0 syncrregs.r_reg[p][0][prdata][0]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][0]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][0]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][0]_i_8_n_0 syncrregs.r_reg[p][0][prdata][0]_i_8/O}, {syncrregs.r[p][0][prdata][0]_i_19_n_0 syncrregs.r_reg[p][0][prdata][0]_i_8/I0}, {syncrregs.r[p][0][prdata][0]_i_20_n_0 syncrregs.r_reg[p][0][prdata][0]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][0]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][10]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][10]_i_3_n_0 syncrregs.r_reg[p][0][prdata][10]_i_3/O}, {syncrregs.r[p][0][prdata][10]_i_9_n_0 syncrregs.r_reg[p][0][prdata][10]_i_3/I0}, {syncrregs.r[p][0][prdata][10]_i_10_n_0 syncrregs.r_reg[p][0][prdata][10]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][10]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][10]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][10]_i_4_n_0 syncrregs.r_reg[p][0][prdata][10]_i_4/O}, {syncrregs.r[p][0][prdata][10]_i_11_n_0 syncrregs.r_reg[p][0][prdata][10]_i_4/I0}, {syncrregs.r[p][0][prdata][10]_i_12_n_0 syncrregs.r_reg[p][0][prdata][10]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][10]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][10]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][10]_i_5_n_0 syncrregs.r_reg[p][0][prdata][10]_i_5/O}, {syncrregs.r[p][0][prdata][10]_i_13_n_0 syncrregs.r_reg[p][0][prdata][10]_i_5/I0}, {syncrregs.r[p][0][prdata][10]_i_14_n_0 syncrregs.r_reg[p][0][prdata][10]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][10]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][10]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][10]_i_6_n_0 syncrregs.r_reg[p][0][prdata][10]_i_6/O}, {syncrregs.r[p][0][prdata][10]_i_15_n_0 syncrregs.r_reg[p][0][prdata][10]_i_6/I0}, {syncrregs.r[p][0][prdata][10]_i_16_n_0 syncrregs.r_reg[p][0][prdata][10]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][10]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][10]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][10]_i_7_n_0 syncrregs.r_reg[p][0][prdata][10]_i_7/O}, {syncrregs.r[p][0][prdata][10]_i_17_n_0 syncrregs.r_reg[p][0][prdata][10]_i_7/I0}, {syncrregs.r[p][0][prdata][10]_i_18_n_0 syncrregs.r_reg[p][0][prdata][10]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][10]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][10]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][10]_i_8_n_0 syncrregs.r_reg[p][0][prdata][10]_i_8/O}, {syncrregs.r[p][0][prdata][10]_i_19_n_0 syncrregs.r_reg[p][0][prdata][10]_i_8/I0}, {syncrregs.r[p][0][prdata][10]_i_20_n_0 syncrregs.r_reg[p][0][prdata][10]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][10]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][11]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][11]_i_3_n_0 syncrregs.r_reg[p][0][prdata][11]_i_3/O}, {syncrregs.r[p][0][prdata][11]_i_9_n_0 syncrregs.r_reg[p][0][prdata][11]_i_3/I0}, {syncrregs.r[p][0][prdata][11]_i_10_n_0 syncrregs.r_reg[p][0][prdata][11]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][11]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][11]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][11]_i_4_n_0 syncrregs.r_reg[p][0][prdata][11]_i_4/O}, {syncrregs.r[p][0][prdata][11]_i_11_n_0 syncrregs.r_reg[p][0][prdata][11]_i_4/I0}, {syncrregs.r[p][0][prdata][11]_i_12_n_0 syncrregs.r_reg[p][0][prdata][11]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][11]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][11]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][11]_i_5_n_0 syncrregs.r_reg[p][0][prdata][11]_i_5/O}, {syncrregs.r[p][0][prdata][11]_i_13_n_0 syncrregs.r_reg[p][0][prdata][11]_i_5/I0}, {syncrregs.r[p][0][prdata][11]_i_14_n_0 syncrregs.r_reg[p][0][prdata][11]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][11]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][11]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][11]_i_6_n_0 syncrregs.r_reg[p][0][prdata][11]_i_6/O}, {syncrregs.r[p][0][prdata][11]_i_15_n_0 syncrregs.r_reg[p][0][prdata][11]_i_6/I0}, {syncrregs.r[p][0][prdata][11]_i_16_n_0 syncrregs.r_reg[p][0][prdata][11]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][11]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][11]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][11]_i_7_n_0 syncrregs.r_reg[p][0][prdata][11]_i_7/O}, {syncrregs.r[p][0][prdata][11]_i_17_n_0 syncrregs.r_reg[p][0][prdata][11]_i_7/I0}, {syncrregs.r[p][0][prdata][11]_i_18_n_0 syncrregs.r_reg[p][0][prdata][11]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][11]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][11]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][11]_i_8_n_0 syncrregs.r_reg[p][0][prdata][11]_i_8/O}, {syncrregs.r[p][0][prdata][11]_i_19_n_0 syncrregs.r_reg[p][0][prdata][11]_i_8/I0}, {syncrregs.r[p][0][prdata][11]_i_20_n_0 syncrregs.r_reg[p][0][prdata][11]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][11]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][12]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][12]_i_3_n_0 syncrregs.r_reg[p][0][prdata][12]_i_3/O}, {syncrregs.r[p][0][prdata][12]_i_9_n_0 syncrregs.r_reg[p][0][prdata][12]_i_3/I0}, {syncrregs.r[p][0][prdata][12]_i_10_n_0 syncrregs.r_reg[p][0][prdata][12]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][12]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][12]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][12]_i_4_n_0 syncrregs.r_reg[p][0][prdata][12]_i_4/O}, {syncrregs.r[p][0][prdata][12]_i_11_n_0 syncrregs.r_reg[p][0][prdata][12]_i_4/I0}, {syncrregs.r[p][0][prdata][12]_i_12_n_0 syncrregs.r_reg[p][0][prdata][12]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][12]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][12]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][12]_i_5_n_0 syncrregs.r_reg[p][0][prdata][12]_i_5/O}, {syncrregs.r[p][0][prdata][12]_i_13_n_0 syncrregs.r_reg[p][0][prdata][12]_i_5/I0}, {syncrregs.r[p][0][prdata][12]_i_14_n_0 syncrregs.r_reg[p][0][prdata][12]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][12]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][12]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][12]_i_6_n_0 syncrregs.r_reg[p][0][prdata][12]_i_6/O}, {syncrregs.r[p][0][prdata][12]_i_15_n_0 syncrregs.r_reg[p][0][prdata][12]_i_6/I0}, {syncrregs.r[p][0][prdata][12]_i_16_n_0 syncrregs.r_reg[p][0][prdata][12]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][12]_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][12]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][12]_i_7_n_0 syncrregs.r_reg[p][0][prdata][12]_i_7/O}, {syncrregs.r[p][0][prdata][12]_i_17_n_0 syncrregs.r_reg[p][0][prdata][12]_i_7/I0}, {syncrregs.r[p][0][prdata][12]_i_18_n_0 syncrregs.r_reg[p][0][prdata][12]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][12]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][12]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][12]_i_8_n_0 syncrregs.r_reg[p][0][prdata][12]_i_8/O}, {syncrregs.r[p][0][prdata][12]_i_19_n_0 syncrregs.r_reg[p][0][prdata][12]_i_8/I0}, {syncrregs.r[p][0][prdata][12]_i_20_n_0 syncrregs.r_reg[p][0][prdata][12]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][12]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X81Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][13]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][13]_i_3_n_0 syncrregs.r_reg[p][0][prdata][13]_i_3/O}, {syncrregs.r[p][0][prdata][13]_i_9_n_0 syncrregs.r_reg[p][0][prdata][13]_i_3/I0}, {syncrregs.r[p][0][prdata][13]_i_10_n_0 syncrregs.r_reg[p][0][prdata][13]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][13]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][13]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][13]_i_4_n_0 syncrregs.r_reg[p][0][prdata][13]_i_4/O}, {syncrregs.r[p][0][prdata][13]_i_11_n_0 syncrregs.r_reg[p][0][prdata][13]_i_4/I0}, {syncrregs.r[p][0][prdata][13]_i_12_n_0 syncrregs.r_reg[p][0][prdata][13]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][13]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][13]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][13]_i_5_n_0 syncrregs.r_reg[p][0][prdata][13]_i_5/O}, {syncrregs.r[p][0][prdata][13]_i_13_n_0 syncrregs.r_reg[p][0][prdata][13]_i_5/I0}, {syncrregs.r[p][0][prdata][13]_i_14_n_0 syncrregs.r_reg[p][0][prdata][13]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][13]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][13]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][13]_i_6_n_0 syncrregs.r_reg[p][0][prdata][13]_i_6/O}, {syncrregs.r[p][0][prdata][13]_i_15_n_0 syncrregs.r_reg[p][0][prdata][13]_i_6/I0}, {syncrregs.r[p][0][prdata][13]_i_16_n_0 syncrregs.r_reg[p][0][prdata][13]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][13]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][13]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][13]_i_7_n_0 syncrregs.r_reg[p][0][prdata][13]_i_7/O}, {syncrregs.r[p][0][prdata][13]_i_17_n_0 syncrregs.r_reg[p][0][prdata][13]_i_7/I0}, {syncrregs.r[p][0][prdata][13]_i_18_n_0 syncrregs.r_reg[p][0][prdata][13]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][13]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][13]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][13]_i_8_n_0 syncrregs.r_reg[p][0][prdata][13]_i_8/O}, {syncrregs.r[p][0][prdata][13]_i_19_n_0 syncrregs.r_reg[p][0][prdata][13]_i_8/I0}, {syncrregs.r[p][0][prdata][13]_i_20_n_0 syncrregs.r_reg[p][0][prdata][13]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][13]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][14]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][14]_i_3_n_0 syncrregs.r_reg[p][0][prdata][14]_i_3/O}, {syncrregs.r[p][0][prdata][14]_i_9_n_0 syncrregs.r_reg[p][0][prdata][14]_i_3/I0}, {syncrregs.r[p][0][prdata][14]_i_10_n_0 syncrregs.r_reg[p][0][prdata][14]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][14]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][14]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][14]_i_4_n_0 syncrregs.r_reg[p][0][prdata][14]_i_4/O}, {syncrregs.r[p][0][prdata][14]_i_11_n_0 syncrregs.r_reg[p][0][prdata][14]_i_4/I0}, {syncrregs.r[p][0][prdata][14]_i_12_n_0 syncrregs.r_reg[p][0][prdata][14]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][14]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][14]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][14]_i_5_n_0 syncrregs.r_reg[p][0][prdata][14]_i_5/O}, {syncrregs.r[p][0][prdata][14]_i_13_n_0 syncrregs.r_reg[p][0][prdata][14]_i_5/I0}, {syncrregs.r[p][0][prdata][14]_i_14_n_0 syncrregs.r_reg[p][0][prdata][14]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][14]_i_5/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][14]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][14]_i_6_n_0 syncrregs.r_reg[p][0][prdata][14]_i_6/O}, {syncrregs.r[p][0][prdata][14]_i_15_n_0 syncrregs.r_reg[p][0][prdata][14]_i_6/I0}, {syncrregs.r[p][0][prdata][14]_i_16_n_0 syncrregs.r_reg[p][0][prdata][14]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][14]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][14]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][14]_i_7_n_0 syncrregs.r_reg[p][0][prdata][14]_i_7/O}, {syncrregs.r[p][0][prdata][14]_i_17_n_0 syncrregs.r_reg[p][0][prdata][14]_i_7/I0}, {syncrregs.r[p][0][prdata][14]_i_18_n_0 syncrregs.r_reg[p][0][prdata][14]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][14]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][14]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][14]_i_8_n_0 syncrregs.r_reg[p][0][prdata][14]_i_8/O}, {syncrregs.r[p][0][prdata][14]_i_19_n_0 syncrregs.r_reg[p][0][prdata][14]_i_8/I0}, {syncrregs.r[p][0][prdata][14]_i_20_n_0 syncrregs.r_reg[p][0][prdata][14]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][14]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][15]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][15]_i_3_n_0 syncrregs.r_reg[p][0][prdata][15]_i_3/O}, {syncrregs.r[p][0][prdata][15]_i_9_n_0 syncrregs.r_reg[p][0][prdata][15]_i_3/I0}, {syncrregs.r[p][0][prdata][15]_i_10_n_0 syncrregs.r_reg[p][0][prdata][15]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][15]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][15]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][15]_i_4_n_0 syncrregs.r_reg[p][0][prdata][15]_i_4/O}, {syncrregs.r[p][0][prdata][15]_i_11_n_0 syncrregs.r_reg[p][0][prdata][15]_i_4/I0}, {syncrregs.r[p][0][prdata][15]_i_12_n_0 syncrregs.r_reg[p][0][prdata][15]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][15]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][15]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][15]_i_5_n_0 syncrregs.r_reg[p][0][prdata][15]_i_5/O}, {syncrregs.r[p][0][prdata][15]_i_13_n_0 syncrregs.r_reg[p][0][prdata][15]_i_5/I0}, {syncrregs.r[p][0][prdata][15]_i_14_n_0 syncrregs.r_reg[p][0][prdata][15]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][15]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][15]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][15]_i_6_n_0 syncrregs.r_reg[p][0][prdata][15]_i_6/O}, {syncrregs.r[p][0][prdata][15]_i_15_n_0 syncrregs.r_reg[p][0][prdata][15]_i_6/I0}, {syncrregs.r[p][0][prdata][15]_i_16_n_0 syncrregs.r_reg[p][0][prdata][15]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][15]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][15]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][15]_i_7_n_0 syncrregs.r_reg[p][0][prdata][15]_i_7/O}, {syncrregs.r[p][0][prdata][15]_i_17_n_0 syncrregs.r_reg[p][0][prdata][15]_i_7/I0}, {syncrregs.r[p][0][prdata][15]_i_18_n_0 syncrregs.r_reg[p][0][prdata][15]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][15]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][15]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][15]_i_8_n_0 syncrregs.r_reg[p][0][prdata][15]_i_8/O}, {syncrregs.r[p][0][prdata][15]_i_19_n_0 syncrregs.r_reg[p][0][prdata][15]_i_8/I0}, {syncrregs.r[p][0][prdata][15]_i_20_n_0 syncrregs.r_reg[p][0][prdata][15]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][15]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][16]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][16]_i_3_n_0 syncrregs.r_reg[p][0][prdata][16]_i_3/O}, {syncrregs.r[p][0][prdata][16]_i_9_n_0 syncrregs.r_reg[p][0][prdata][16]_i_3/I0}, {syncrregs.r[p][0][prdata][16]_i_10_n_0 syncrregs.r_reg[p][0][prdata][16]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][16]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][16]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][16]_i_4_n_0 syncrregs.r_reg[p][0][prdata][16]_i_4/O}, {syncrregs.r[p][0][prdata][16]_i_11_n_0 syncrregs.r_reg[p][0][prdata][16]_i_4/I0}, {syncrregs.r[p][0][prdata][16]_i_12_n_0 syncrregs.r_reg[p][0][prdata][16]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][16]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][16]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][16]_i_5_n_0 syncrregs.r_reg[p][0][prdata][16]_i_5/O}, {syncrregs.r[p][0][prdata][16]_i_13_n_0 syncrregs.r_reg[p][0][prdata][16]_i_5/I0}, {syncrregs.r[p][0][prdata][16]_i_14_n_0 syncrregs.r_reg[p][0][prdata][16]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][16]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][16]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][16]_i_6_n_0 syncrregs.r_reg[p][0][prdata][16]_i_6/O}, {syncrregs.r[p][0][prdata][16]_i_15_n_0 syncrregs.r_reg[p][0][prdata][16]_i_6/I0}, {syncrregs.r[p][0][prdata][16]_i_16_n_0 syncrregs.r_reg[p][0][prdata][16]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][16]_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][16]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][16]_i_7_n_0 syncrregs.r_reg[p][0][prdata][16]_i_7/O}, {syncrregs.r[p][0][prdata][16]_i_17_n_0 syncrregs.r_reg[p][0][prdata][16]_i_7/I0}, {syncrregs.r[p][0][prdata][16]_i_18_n_0 syncrregs.r_reg[p][0][prdata][16]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][16]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][16]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][16]_i_8_n_0 syncrregs.r_reg[p][0][prdata][16]_i_8/O}, {syncrregs.r[p][0][prdata][16]_i_19_n_0 syncrregs.r_reg[p][0][prdata][16]_i_8/I0}, {syncrregs.r[p][0][prdata][16]_i_20_n_0 syncrregs.r_reg[p][0][prdata][16]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][16]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][17]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][17]_i_3_n_0 syncrregs.r_reg[p][0][prdata][17]_i_3/O}, {syncrregs.r[p][0][prdata][17]_i_9_n_0 syncrregs.r_reg[p][0][prdata][17]_i_3/I0}, {syncrregs.r[p][0][prdata][17]_i_10_n_0 syncrregs.r_reg[p][0][prdata][17]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][17]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][17]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][17]_i_4_n_0 syncrregs.r_reg[p][0][prdata][17]_i_4/O}, {syncrregs.r[p][0][prdata][17]_i_11_n_0 syncrregs.r_reg[p][0][prdata][17]_i_4/I0}, {syncrregs.r[p][0][prdata][17]_i_12_n_0 syncrregs.r_reg[p][0][prdata][17]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][17]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][17]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][17]_i_5_n_0 syncrregs.r_reg[p][0][prdata][17]_i_5/O}, {syncrregs.r[p][0][prdata][17]_i_13_n_0 syncrregs.r_reg[p][0][prdata][17]_i_5/I0}, {syncrregs.r[p][0][prdata][17]_i_14_n_0 syncrregs.r_reg[p][0][prdata][17]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][17]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][17]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][17]_i_6_n_0 syncrregs.r_reg[p][0][prdata][17]_i_6/O}, {syncrregs.r[p][0][prdata][17]_i_15_n_0 syncrregs.r_reg[p][0][prdata][17]_i_6/I0}, {syncrregs.r[p][0][prdata][17]_i_16_n_0 syncrregs.r_reg[p][0][prdata][17]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][17]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][17]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][17]_i_7_n_0 syncrregs.r_reg[p][0][prdata][17]_i_7/O}, {syncrregs.r[p][0][prdata][17]_i_17_n_0 syncrregs.r_reg[p][0][prdata][17]_i_7/I0}, {syncrregs.r[p][0][prdata][17]_i_18_n_0 syncrregs.r_reg[p][0][prdata][17]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][17]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X77Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][17]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][17]_i_8_n_0 syncrregs.r_reg[p][0][prdata][17]_i_8/O}, {syncrregs.r[p][0][prdata][17]_i_19_n_0 syncrregs.r_reg[p][0][prdata][17]_i_8/I0}, {syncrregs.r[p][0][prdata][17]_i_20_n_0 syncrregs.r_reg[p][0][prdata][17]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][17]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][18]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][18]_i_3_n_0 syncrregs.r_reg[p][0][prdata][18]_i_3/O}, {syncrregs.r[p][0][prdata][18]_i_9_n_0 syncrregs.r_reg[p][0][prdata][18]_i_3/I0}, {syncrregs.r[p][0][prdata][18]_i_10_n_0 syncrregs.r_reg[p][0][prdata][18]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][18]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][18]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][18]_i_4_n_0 syncrregs.r_reg[p][0][prdata][18]_i_4/O}, {syncrregs.r[p][0][prdata][18]_i_11_n_0 syncrregs.r_reg[p][0][prdata][18]_i_4/I0}, {syncrregs.r[p][0][prdata][18]_i_12_n_0 syncrregs.r_reg[p][0][prdata][18]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][18]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][18]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][18]_i_5_n_0 syncrregs.r_reg[p][0][prdata][18]_i_5/O}, {syncrregs.r[p][0][prdata][18]_i_13_n_0 syncrregs.r_reg[p][0][prdata][18]_i_5/I0}, {syncrregs.r[p][0][prdata][18]_i_14_n_0 syncrregs.r_reg[p][0][prdata][18]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][18]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][18]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][18]_i_6_n_0 syncrregs.r_reg[p][0][prdata][18]_i_6/O}, {syncrregs.r[p][0][prdata][18]_i_15_n_0 syncrregs.r_reg[p][0][prdata][18]_i_6/I0}, {syncrregs.r[p][0][prdata][18]_i_16_n_0 syncrregs.r_reg[p][0][prdata][18]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][18]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][18]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][18]_i_7_n_0 syncrregs.r_reg[p][0][prdata][18]_i_7/O}, {syncrregs.r[p][0][prdata][18]_i_17_n_0 syncrregs.r_reg[p][0][prdata][18]_i_7/I0}, {syncrregs.r[p][0][prdata][18]_i_18_n_0 syncrregs.r_reg[p][0][prdata][18]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][18]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][18]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][18]_i_8_n_0 syncrregs.r_reg[p][0][prdata][18]_i_8/O}, {syncrregs.r[p][0][prdata][18]_i_19_n_0 syncrregs.r_reg[p][0][prdata][18]_i_8/I0}, {syncrregs.r[p][0][prdata][18]_i_20_n_0 syncrregs.r_reg[p][0][prdata][18]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][18]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][19]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][19]_i_3_n_0 syncrregs.r_reg[p][0][prdata][19]_i_3/O}, {syncrregs.r[p][0][prdata][19]_i_9_n_0 syncrregs.r_reg[p][0][prdata][19]_i_3/I0}, {syncrregs.r[p][0][prdata][19]_i_10_n_0 syncrregs.r_reg[p][0][prdata][19]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][19]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][19]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][19]_i_4_n_0 syncrregs.r_reg[p][0][prdata][19]_i_4/O}, {syncrregs.r[p][0][prdata][19]_i_11_n_0 syncrregs.r_reg[p][0][prdata][19]_i_4/I0}, {syncrregs.r[p][0][prdata][19]_i_12_n_0 syncrregs.r_reg[p][0][prdata][19]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][19]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][19]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][19]_i_5_n_0 syncrregs.r_reg[p][0][prdata][19]_i_5/O}, {syncrregs.r[p][0][prdata][19]_i_13_n_0 syncrregs.r_reg[p][0][prdata][19]_i_5/I0}, {syncrregs.r[p][0][prdata][19]_i_14_n_0 syncrregs.r_reg[p][0][prdata][19]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][19]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][19]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][19]_i_6_n_0 syncrregs.r_reg[p][0][prdata][19]_i_6/O}, {syncrregs.r[p][0][prdata][19]_i_15_n_0 syncrregs.r_reg[p][0][prdata][19]_i_6/I0}, {syncrregs.r[p][0][prdata][19]_i_16_n_0 syncrregs.r_reg[p][0][prdata][19]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][19]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][19]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][19]_i_7_n_0 syncrregs.r_reg[p][0][prdata][19]_i_7/O}, {syncrregs.r[p][0][prdata][19]_i_17_n_0 syncrregs.r_reg[p][0][prdata][19]_i_7/I0}, {syncrregs.r[p][0][prdata][19]_i_18_n_0 syncrregs.r_reg[p][0][prdata][19]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][19]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][19]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][19]_i_8_n_0 syncrregs.r_reg[p][0][prdata][19]_i_8/O}, {syncrregs.r[p][0][prdata][19]_i_19_n_0 syncrregs.r_reg[p][0][prdata][19]_i_8/I0}, {syncrregs.r[p][0][prdata][19]_i_20_n_0 syncrregs.r_reg[p][0][prdata][19]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][19]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][1]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][1]_i_3_n_0 syncrregs.r_reg[p][0][prdata][1]_i_3/O}, {syncrregs.r[p][0][prdata][1]_i_9_n_0 syncrregs.r_reg[p][0][prdata][1]_i_3/I0}, {syncrregs.r[p][0][prdata][1]_i_10_n_0 syncrregs.r_reg[p][0][prdata][1]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][1]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][1]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][1]_i_4_n_0 syncrregs.r_reg[p][0][prdata][1]_i_4/O}, {syncrregs.r[p][0][prdata][1]_i_11_n_0 syncrregs.r_reg[p][0][prdata][1]_i_4/I0}, {syncrregs.r[p][0][prdata][1]_i_12_n_0 syncrregs.r_reg[p][0][prdata][1]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][1]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][1]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][1]_i_5_n_0 syncrregs.r_reg[p][0][prdata][1]_i_5/O}, {syncrregs.r[p][0][prdata][1]_i_13_n_0 syncrregs.r_reg[p][0][prdata][1]_i_5/I0}, {syncrregs.r[p][0][prdata][1]_i_14_n_0 syncrregs.r_reg[p][0][prdata][1]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][1]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][1]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][1]_i_6_n_0 syncrregs.r_reg[p][0][prdata][1]_i_6/O}, {syncrregs.r[p][0][prdata][1]_i_15_n_0 syncrregs.r_reg[p][0][prdata][1]_i_6/I0}, {syncrregs.r[p][0][prdata][1]_i_16_n_0 syncrregs.r_reg[p][0][prdata][1]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][1]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][1]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][1]_i_7_n_0 syncrregs.r_reg[p][0][prdata][1]_i_7/O}, {syncrregs.r[p][0][prdata][1]_i_17_n_0 syncrregs.r_reg[p][0][prdata][1]_i_7/I0}, {syncrregs.r[p][0][prdata][1]_i_18_n_0 syncrregs.r_reg[p][0][prdata][1]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][1]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][1]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][1]_i_8_n_0 syncrregs.r_reg[p][0][prdata][1]_i_8/O}, {syncrregs.r[p][0][prdata][1]_i_19_n_0 syncrregs.r_reg[p][0][prdata][1]_i_8/I0}, {syncrregs.r[p][0][prdata][1]_i_20_n_0 syncrregs.r_reg[p][0][prdata][1]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][1]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][20]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][20]_i_3_n_0 syncrregs.r_reg[p][0][prdata][20]_i_3/O}, {syncrregs.r[p][0][prdata][20]_i_9_n_0 syncrregs.r_reg[p][0][prdata][20]_i_3/I0}, {syncrregs.r[p][0][prdata][20]_i_10_n_0 syncrregs.r_reg[p][0][prdata][20]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][20]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][20]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][20]_i_4_n_0 syncrregs.r_reg[p][0][prdata][20]_i_4/O}, {syncrregs.r[p][0][prdata][20]_i_11_n_0 syncrregs.r_reg[p][0][prdata][20]_i_4/I0}, {syncrregs.r[p][0][prdata][20]_i_12_n_0 syncrregs.r_reg[p][0][prdata][20]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][20]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][20]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][20]_i_5_n_0 syncrregs.r_reg[p][0][prdata][20]_i_5/O}, {syncrregs.r[p][0][prdata][20]_i_13_n_0 syncrregs.r_reg[p][0][prdata][20]_i_5/I0}, {syncrregs.r[p][0][prdata][20]_i_14_n_0 syncrregs.r_reg[p][0][prdata][20]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][20]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][20]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][20]_i_6_n_0 syncrregs.r_reg[p][0][prdata][20]_i_6/O}, {syncrregs.r[p][0][prdata][20]_i_15_n_0 syncrregs.r_reg[p][0][prdata][20]_i_6/I0}, {syncrregs.r[p][0][prdata][20]_i_16_n_0 syncrregs.r_reg[p][0][prdata][20]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][20]_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][20]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][20]_i_7_n_0 syncrregs.r_reg[p][0][prdata][20]_i_7/O}, {syncrregs.r[p][0][prdata][20]_i_17_n_0 syncrregs.r_reg[p][0][prdata][20]_i_7/I0}, {syncrregs.r[p][0][prdata][20]_i_18_n_0 syncrregs.r_reg[p][0][prdata][20]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][20]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][20]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][20]_i_8_n_0 syncrregs.r_reg[p][0][prdata][20]_i_8/O}, {syncrregs.r[p][0][prdata][20]_i_19_n_0 syncrregs.r_reg[p][0][prdata][20]_i_8/I0}, {syncrregs.r[p][0][prdata][20]_i_20_n_0 syncrregs.r_reg[p][0][prdata][20]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][20]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][21]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][21]_i_3_n_0 syncrregs.r_reg[p][0][prdata][21]_i_3/O}, {syncrregs.r[p][0][prdata][21]_i_9_n_0 syncrregs.r_reg[p][0][prdata][21]_i_3/I0}, {syncrregs.r[p][0][prdata][21]_i_10_n_0 syncrregs.r_reg[p][0][prdata][21]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][21]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][21]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][21]_i_4_n_0 syncrregs.r_reg[p][0][prdata][21]_i_4/O}, {syncrregs.r[p][0][prdata][21]_i_11_n_0 syncrregs.r_reg[p][0][prdata][21]_i_4/I0}, {syncrregs.r[p][0][prdata][21]_i_12_n_0 syncrregs.r_reg[p][0][prdata][21]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][21]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][21]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][21]_i_5_n_0 syncrregs.r_reg[p][0][prdata][21]_i_5/O}, {syncrregs.r[p][0][prdata][21]_i_13_n_0 syncrregs.r_reg[p][0][prdata][21]_i_5/I0}, {syncrregs.r[p][0][prdata][21]_i_14_n_0 syncrregs.r_reg[p][0][prdata][21]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][21]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][21]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][21]_i_6_n_0 syncrregs.r_reg[p][0][prdata][21]_i_6/O}, {syncrregs.r[p][0][prdata][21]_i_15_n_0 syncrregs.r_reg[p][0][prdata][21]_i_6/I0}, {syncrregs.r[p][0][prdata][21]_i_16_n_0 syncrregs.r_reg[p][0][prdata][21]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][21]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][21]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][21]_i_7_n_0 syncrregs.r_reg[p][0][prdata][21]_i_7/O}, {syncrregs.r[p][0][prdata][21]_i_17_n_0 syncrregs.r_reg[p][0][prdata][21]_i_7/I0}, {syncrregs.r[p][0][prdata][21]_i_18_n_0 syncrregs.r_reg[p][0][prdata][21]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][21]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][21]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][21]_i_8_n_0 syncrregs.r_reg[p][0][prdata][21]_i_8/O}, {syncrregs.r[p][0][prdata][21]_i_19_n_0 syncrregs.r_reg[p][0][prdata][21]_i_8/I0}, {syncrregs.r[p][0][prdata][21]_i_20_n_0 syncrregs.r_reg[p][0][prdata][21]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][21]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][22]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][22]_i_3_n_0 syncrregs.r_reg[p][0][prdata][22]_i_3/O}, {syncrregs.r[p][0][prdata][22]_i_9_n_0 syncrregs.r_reg[p][0][prdata][22]_i_3/I0}, {syncrregs.r[p][0][prdata][22]_i_10_n_0 syncrregs.r_reg[p][0][prdata][22]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][22]_i_3/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][22]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][22]_i_4_n_0 syncrregs.r_reg[p][0][prdata][22]_i_4/O}, {syncrregs.r[p][0][prdata][22]_i_11_n_0 syncrregs.r_reg[p][0][prdata][22]_i_4/I0}, {syncrregs.r[p][0][prdata][22]_i_12_n_0 syncrregs.r_reg[p][0][prdata][22]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][22]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][22]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][22]_i_5_n_0 syncrregs.r_reg[p][0][prdata][22]_i_5/O}, {syncrregs.r[p][0][prdata][22]_i_13_n_0 syncrregs.r_reg[p][0][prdata][22]_i_5/I0}, {syncrregs.r[p][0][prdata][22]_i_14_n_0 syncrregs.r_reg[p][0][prdata][22]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][22]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][22]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][22]_i_6_n_0 syncrregs.r_reg[p][0][prdata][22]_i_6/O}, {syncrregs.r[p][0][prdata][22]_i_15_n_0 syncrregs.r_reg[p][0][prdata][22]_i_6/I0}, {syncrregs.r[p][0][prdata][22]_i_16_n_0 syncrregs.r_reg[p][0][prdata][22]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][22]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][22]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][22]_i_7_n_0 syncrregs.r_reg[p][0][prdata][22]_i_7/O}, {syncrregs.r[p][0][prdata][22]_i_17_n_0 syncrregs.r_reg[p][0][prdata][22]_i_7/I0}, {syncrregs.r[p][0][prdata][22]_i_18_n_0 syncrregs.r_reg[p][0][prdata][22]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][22]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][22]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][22]_i_8_n_0 syncrregs.r_reg[p][0][prdata][22]_i_8/O}, {syncrregs.r[p][0][prdata][22]_i_19_n_0 syncrregs.r_reg[p][0][prdata][22]_i_8/I0}, {syncrregs.r[p][0][prdata][22]_i_20_n_0 syncrregs.r_reg[p][0][prdata][22]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][22]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][23]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][23]_i_3_n_0 syncrregs.r_reg[p][0][prdata][23]_i_3/O}, {syncrregs.r[p][0][prdata][23]_i_9_n_0 syncrregs.r_reg[p][0][prdata][23]_i_3/I0}, {syncrregs.r[p][0][prdata][23]_i_10_n_0 syncrregs.r_reg[p][0][prdata][23]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][23]_i_3/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][23]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][23]_i_4_n_0 syncrregs.r_reg[p][0][prdata][23]_i_4/O}, {syncrregs.r[p][0][prdata][23]_i_11_n_0 syncrregs.r_reg[p][0][prdata][23]_i_4/I0}, {syncrregs.r[p][0][prdata][23]_i_12_n_0 syncrregs.r_reg[p][0][prdata][23]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][23]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][23]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][23]_i_5_n_0 syncrregs.r_reg[p][0][prdata][23]_i_5/O}, {syncrregs.r[p][0][prdata][23]_i_13_n_0 syncrregs.r_reg[p][0][prdata][23]_i_5/I0}, {syncrregs.r[p][0][prdata][23]_i_14_n_0 syncrregs.r_reg[p][0][prdata][23]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][23]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][23]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][23]_i_6_n_0 syncrregs.r_reg[p][0][prdata][23]_i_6/O}, {syncrregs.r[p][0][prdata][23]_i_15_n_0 syncrregs.r_reg[p][0][prdata][23]_i_6/I0}, {syncrregs.r[p][0][prdata][23]_i_16_n_0 syncrregs.r_reg[p][0][prdata][23]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][23]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][23]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][23]_i_7_n_0 syncrregs.r_reg[p][0][prdata][23]_i_7/O}, {syncrregs.r[p][0][prdata][23]_i_17_n_0 syncrregs.r_reg[p][0][prdata][23]_i_7/I0}, {syncrregs.r[p][0][prdata][23]_i_18_n_0 syncrregs.r_reg[p][0][prdata][23]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][23]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][23]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][23]_i_8_n_0 syncrregs.r_reg[p][0][prdata][23]_i_8/O}, {syncrregs.r[p][0][prdata][23]_i_19_n_0 syncrregs.r_reg[p][0][prdata][23]_i_8/I0}, {syncrregs.r[p][0][prdata][23]_i_20_n_0 syncrregs.r_reg[p][0][prdata][23]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][23]_i_8/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][24]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][24]_i_3_n_0 syncrregs.r_reg[p][0][prdata][24]_i_3/O}, {syncrregs.r[p][0][prdata][24]_i_9_n_0 syncrregs.r_reg[p][0][prdata][24]_i_3/I0}, {syncrregs.r[p][0][prdata][24]_i_10_n_0 syncrregs.r_reg[p][0][prdata][24]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][24]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][24]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][24]_i_4_n_0 syncrregs.r_reg[p][0][prdata][24]_i_4/O}, {syncrregs.r[p][0][prdata][24]_i_11_n_0 syncrregs.r_reg[p][0][prdata][24]_i_4/I0}, {syncrregs.r[p][0][prdata][24]_i_12_n_0 syncrregs.r_reg[p][0][prdata][24]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][24]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][24]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][24]_i_5_n_0 syncrregs.r_reg[p][0][prdata][24]_i_5/O}, {syncrregs.r[p][0][prdata][24]_i_13_n_0 syncrregs.r_reg[p][0][prdata][24]_i_5/I0}, {syncrregs.r[p][0][prdata][24]_i_14_n_0 syncrregs.r_reg[p][0][prdata][24]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][24]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][24]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][24]_i_6_n_0 syncrregs.r_reg[p][0][prdata][24]_i_6/O}, {syncrregs.r[p][0][prdata][24]_i_15_n_0 syncrregs.r_reg[p][0][prdata][24]_i_6/I0}, {syncrregs.r[p][0][prdata][24]_i_16_n_0 syncrregs.r_reg[p][0][prdata][24]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][24]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][24]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][24]_i_7_n_0 syncrregs.r_reg[p][0][prdata][24]_i_7/O}, {syncrregs.r[p][0][prdata][24]_i_17_n_0 syncrregs.r_reg[p][0][prdata][24]_i_7/I0}, {syncrregs.r[p][0][prdata][24]_i_18_n_0 syncrregs.r_reg[p][0][prdata][24]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][24]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][24]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][24]_i_8_n_0 syncrregs.r_reg[p][0][prdata][24]_i_8/O}, {syncrregs.r[p][0][prdata][24]_i_19_n_0 syncrregs.r_reg[p][0][prdata][24]_i_8/I0}, {syncrregs.r[p][0][prdata][24]_i_20_n_0 syncrregs.r_reg[p][0][prdata][24]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][24]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][25]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][25]_i_3_n_0 syncrregs.r_reg[p][0][prdata][25]_i_3/O}, {syncrregs.r[p][0][prdata][25]_i_9_n_0 syncrregs.r_reg[p][0][prdata][25]_i_3/I0}, {syncrregs.r[p][0][prdata][25]_i_10_n_0 syncrregs.r_reg[p][0][prdata][25]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][25]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][25]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][25]_i_4_n_0 syncrregs.r_reg[p][0][prdata][25]_i_4/O}, {syncrregs.r[p][0][prdata][25]_i_11_n_0 syncrregs.r_reg[p][0][prdata][25]_i_4/I0}, {syncrregs.r[p][0][prdata][25]_i_12_n_0 syncrregs.r_reg[p][0][prdata][25]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][25]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][25]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][25]_i_5_n_0 syncrregs.r_reg[p][0][prdata][25]_i_5/O}, {syncrregs.r[p][0][prdata][25]_i_13_n_0 syncrregs.r_reg[p][0][prdata][25]_i_5/I0}, {syncrregs.r[p][0][prdata][25]_i_14_n_0 syncrregs.r_reg[p][0][prdata][25]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][25]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][25]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][25]_i_6_n_0 syncrregs.r_reg[p][0][prdata][25]_i_6/O}, {syncrregs.r[p][0][prdata][25]_i_15_n_0 syncrregs.r_reg[p][0][prdata][25]_i_6/I0}, {syncrregs.r[p][0][prdata][25]_i_16_n_0 syncrregs.r_reg[p][0][prdata][25]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][25]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][25]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][25]_i_7_n_0 syncrregs.r_reg[p][0][prdata][25]_i_7/O}, {syncrregs.r[p][0][prdata][25]_i_17_n_0 syncrregs.r_reg[p][0][prdata][25]_i_7/I0}, {syncrregs.r[p][0][prdata][25]_i_18_n_0 syncrregs.r_reg[p][0][prdata][25]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][25]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][25]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][25]_i_8_n_0 syncrregs.r_reg[p][0][prdata][25]_i_8/O}, {syncrregs.r[p][0][prdata][25]_i_19_n_0 syncrregs.r_reg[p][0][prdata][25]_i_8/I0}, {syncrregs.r[p][0][prdata][25]_i_20_n_0 syncrregs.r_reg[p][0][prdata][25]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][25]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][26]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][26]_i_3_n_0 syncrregs.r_reg[p][0][prdata][26]_i_3/O}, {syncrregs.r[p][0][prdata][26]_i_9_n_0 syncrregs.r_reg[p][0][prdata][26]_i_3/I0}, {syncrregs.r[p][0][prdata][26]_i_10_n_0 syncrregs.r_reg[p][0][prdata][26]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][26]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][26]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][26]_i_4_n_0 syncrregs.r_reg[p][0][prdata][26]_i_4/O}, {syncrregs.r[p][0][prdata][26]_i_11_n_0 syncrregs.r_reg[p][0][prdata][26]_i_4/I0}, {syncrregs.r[p][0][prdata][26]_i_12_n_0 syncrregs.r_reg[p][0][prdata][26]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][26]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][26]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][26]_i_5_n_0 syncrregs.r_reg[p][0][prdata][26]_i_5/O}, {syncrregs.r[p][0][prdata][26]_i_13_n_0 syncrregs.r_reg[p][0][prdata][26]_i_5/I0}, {syncrregs.r[p][0][prdata][26]_i_14_n_0 syncrregs.r_reg[p][0][prdata][26]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][26]_i_5/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][26]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][26]_i_6_n_0 syncrregs.r_reg[p][0][prdata][26]_i_6/O}, {syncrregs.r[p][0][prdata][26]_i_15_n_0 syncrregs.r_reg[p][0][prdata][26]_i_6/I0}, {syncrregs.r[p][0][prdata][26]_i_16_n_0 syncrregs.r_reg[p][0][prdata][26]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][26]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][26]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][26]_i_7_n_0 syncrregs.r_reg[p][0][prdata][26]_i_7/O}, {syncrregs.r[p][0][prdata][26]_i_17_n_0 syncrregs.r_reg[p][0][prdata][26]_i_7/I0}, {syncrregs.r[p][0][prdata][26]_i_18_n_0 syncrregs.r_reg[p][0][prdata][26]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][26]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][26]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][26]_i_8_n_0 syncrregs.r_reg[p][0][prdata][26]_i_8/O}, {syncrregs.r[p][0][prdata][26]_i_19_n_0 syncrregs.r_reg[p][0][prdata][26]_i_8/I0}, {syncrregs.r[p][0][prdata][26]_i_20_n_0 syncrregs.r_reg[p][0][prdata][26]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][26]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][27]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][27]_i_3_n_0 syncrregs.r_reg[p][0][prdata][27]_i_3/O}, {syncrregs.r[p][0][prdata][27]_i_9_n_0 syncrregs.r_reg[p][0][prdata][27]_i_3/I0}, {syncrregs.r[p][0][prdata][27]_i_10_n_0 syncrregs.r_reg[p][0][prdata][27]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][27]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][27]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][27]_i_4_n_0 syncrregs.r_reg[p][0][prdata][27]_i_4/O}, {syncrregs.r[p][0][prdata][27]_i_11_n_0 syncrregs.r_reg[p][0][prdata][27]_i_4/I0}, {syncrregs.r[p][0][prdata][27]_i_12_n_0 syncrregs.r_reg[p][0][prdata][27]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][27]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][27]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][27]_i_5_n_0 syncrregs.r_reg[p][0][prdata][27]_i_5/O}, {syncrregs.r[p][0][prdata][27]_i_13_n_0 syncrregs.r_reg[p][0][prdata][27]_i_5/I0}, {syncrregs.r[p][0][prdata][27]_i_14_n_0 syncrregs.r_reg[p][0][prdata][27]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][27]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][27]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][27]_i_6_n_0 syncrregs.r_reg[p][0][prdata][27]_i_6/O}, {syncrregs.r[p][0][prdata][27]_i_15_n_0 syncrregs.r_reg[p][0][prdata][27]_i_6/I0}, {syncrregs.r[p][0][prdata][27]_i_16_n_0 syncrregs.r_reg[p][0][prdata][27]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][27]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][27]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][27]_i_7_n_0 syncrregs.r_reg[p][0][prdata][27]_i_7/O}, {syncrregs.r[p][0][prdata][27]_i_17_n_0 syncrregs.r_reg[p][0][prdata][27]_i_7/I0}, {syncrregs.r[p][0][prdata][27]_i_18_n_0 syncrregs.r_reg[p][0][prdata][27]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][27]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][27]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][27]_i_8_n_0 syncrregs.r_reg[p][0][prdata][27]_i_8/O}, {syncrregs.r[p][0][prdata][27]_i_19_n_0 syncrregs.r_reg[p][0][prdata][27]_i_8/I0}, {syncrregs.r[p][0][prdata][27]_i_20_n_0 syncrregs.r_reg[p][0][prdata][27]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][27]_i_8/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][28]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][28]_i_3_n_0 syncrregs.r_reg[p][0][prdata][28]_i_3/O}, {syncrregs.r[p][0][prdata][28]_i_9_n_0 syncrregs.r_reg[p][0][prdata][28]_i_3/I0}, {syncrregs.r[p][0][prdata][28]_i_10_n_0 syncrregs.r_reg[p][0][prdata][28]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][28]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][28]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][28]_i_4_n_0 syncrregs.r_reg[p][0][prdata][28]_i_4/O}, {syncrregs.r[p][0][prdata][28]_i_11_n_0 syncrregs.r_reg[p][0][prdata][28]_i_4/I0}, {syncrregs.r[p][0][prdata][28]_i_12_n_0 syncrregs.r_reg[p][0][prdata][28]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][28]_i_4/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][28]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][28]_i_5_n_0 syncrregs.r_reg[p][0][prdata][28]_i_5/O}, {syncrregs.r[p][0][prdata][28]_i_13_n_0 syncrregs.r_reg[p][0][prdata][28]_i_5/I0}, {syncrregs.r[p][0][prdata][28]_i_14_n_0 syncrregs.r_reg[p][0][prdata][28]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][28]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][28]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][28]_i_6_n_0 syncrregs.r_reg[p][0][prdata][28]_i_6/O}, {syncrregs.r[p][0][prdata][28]_i_15_n_0 syncrregs.r_reg[p][0][prdata][28]_i_6/I0}, {syncrregs.r[p][0][prdata][28]_i_16_n_0 syncrregs.r_reg[p][0][prdata][28]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][28]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y171, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][28]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][28]_i_7_n_0 syncrregs.r_reg[p][0][prdata][28]_i_7/O}, {syncrregs.r[p][0][prdata][28]_i_17_n_0 syncrregs.r_reg[p][0][prdata][28]_i_7/I0}, {syncrregs.r[p][0][prdata][28]_i_18_n_0 syncrregs.r_reg[p][0][prdata][28]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][28]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y173, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][28]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][28]_i_8_n_0 syncrregs.r_reg[p][0][prdata][28]_i_8/O}, {syncrregs.r[p][0][prdata][28]_i_19_n_0 syncrregs.r_reg[p][0][prdata][28]_i_8/I0}, {syncrregs.r[p][0][prdata][28]_i_20_n_0 syncrregs.r_reg[p][0][prdata][28]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][28]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][29]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][29]_i_3_n_0 syncrregs.r_reg[p][0][prdata][29]_i_3/O}, {syncrregs.r[p][0][prdata][29]_i_9_n_0 syncrregs.r_reg[p][0][prdata][29]_i_3/I0}, {syncrregs.r[p][0][prdata][29]_i_10_n_0 syncrregs.r_reg[p][0][prdata][29]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][29]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][29]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][29]_i_4_n_0 syncrregs.r_reg[p][0][prdata][29]_i_4/O}, {syncrregs.r[p][0][prdata][29]_i_11_n_0 syncrregs.r_reg[p][0][prdata][29]_i_4/I0}, {syncrregs.r[p][0][prdata][29]_i_12_n_0 syncrregs.r_reg[p][0][prdata][29]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][29]_i_4/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][29]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][29]_i_5_n_0 syncrregs.r_reg[p][0][prdata][29]_i_5/O}, {syncrregs.r[p][0][prdata][29]_i_13_n_0 syncrregs.r_reg[p][0][prdata][29]_i_5/I0}, {syncrregs.r[p][0][prdata][29]_i_14_n_0 syncrregs.r_reg[p][0][prdata][29]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][29]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][29]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][29]_i_6_n_0 syncrregs.r_reg[p][0][prdata][29]_i_6/O}, {syncrregs.r[p][0][prdata][29]_i_15_n_0 syncrregs.r_reg[p][0][prdata][29]_i_6/I0}, {syncrregs.r[p][0][prdata][29]_i_16_n_0 syncrregs.r_reg[p][0][prdata][29]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][29]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][29]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][29]_i_7_n_0 syncrregs.r_reg[p][0][prdata][29]_i_7/O}, {syncrregs.r[p][0][prdata][29]_i_17_n_0 syncrregs.r_reg[p][0][prdata][29]_i_7/I0}, {syncrregs.r[p][0][prdata][29]_i_18_n_0 syncrregs.r_reg[p][0][prdata][29]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][29]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][29]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][29]_i_8_n_0 syncrregs.r_reg[p][0][prdata][29]_i_8/O}, {syncrregs.r[p][0][prdata][29]_i_19_n_0 syncrregs.r_reg[p][0][prdata][29]_i_8/I0}, {syncrregs.r[p][0][prdata][29]_i_20_n_0 syncrregs.r_reg[p][0][prdata][29]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][29]_i_8/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y170, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][2]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][2]_i_3_n_0 syncrregs.r_reg[p][0][prdata][2]_i_3/O}, {syncrregs.r[p][0][prdata][2]_i_9_n_0 syncrregs.r_reg[p][0][prdata][2]_i_3/I0}, {syncrregs.r[p][0][prdata][2]_i_10_n_0 syncrregs.r_reg[p][0][prdata][2]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][2]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][2]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][2]_i_4_n_0 syncrregs.r_reg[p][0][prdata][2]_i_4/O}, {syncrregs.r[p][0][prdata][2]_i_11_n_0 syncrregs.r_reg[p][0][prdata][2]_i_4/I0}, {syncrregs.r[p][0][prdata][2]_i_12_n_0 syncrregs.r_reg[p][0][prdata][2]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][2]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][2]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][2]_i_5_n_0 syncrregs.r_reg[p][0][prdata][2]_i_5/O}, {syncrregs.r[p][0][prdata][2]_i_13_n_0 syncrregs.r_reg[p][0][prdata][2]_i_5/I0}, {syncrregs.r[p][0][prdata][2]_i_14_n_0 syncrregs.r_reg[p][0][prdata][2]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][2]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X81Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][2]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][2]_i_6_n_0 syncrregs.r_reg[p][0][prdata][2]_i_6/O}, {syncrregs.r[p][0][prdata][2]_i_15_n_0 syncrregs.r_reg[p][0][prdata][2]_i_6/I0}, {syncrregs.r[p][0][prdata][2]_i_16_n_0 syncrregs.r_reg[p][0][prdata][2]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][2]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][2]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][2]_i_7_n_0 syncrregs.r_reg[p][0][prdata][2]_i_7/O}, {syncrregs.r[p][0][prdata][2]_i_17_n_0 syncrregs.r_reg[p][0][prdata][2]_i_7/I0}, {syncrregs.r[p][0][prdata][2]_i_18_n_0 syncrregs.r_reg[p][0][prdata][2]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][2]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X81Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][2]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][2]_i_8_n_0 syncrregs.r_reg[p][0][prdata][2]_i_8/O}, {syncrregs.r[p][0][prdata][2]_i_19_n_0 syncrregs.r_reg[p][0][prdata][2]_i_8/I0}, {syncrregs.r[p][0][prdata][2]_i_20_n_0 syncrregs.r_reg[p][0][prdata][2]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][2]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X81Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][30]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][30]_i_3_n_0 syncrregs.r_reg[p][0][prdata][30]_i_3/O}, {syncrregs.r[p][0][prdata][30]_i_9_n_0 syncrregs.r_reg[p][0][prdata][30]_i_3/I0}, {syncrregs.r[p][0][prdata][30]_i_10_n_0 syncrregs.r_reg[p][0][prdata][30]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][30]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][30]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][30]_i_4_n_0 syncrregs.r_reg[p][0][prdata][30]_i_4/O}, {syncrregs.r[p][0][prdata][30]_i_11_n_0 syncrregs.r_reg[p][0][prdata][30]_i_4/I0}, {syncrregs.r[p][0][prdata][30]_i_12_n_0 syncrregs.r_reg[p][0][prdata][30]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][30]_i_4/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][30]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][30]_i_5_n_0 syncrregs.r_reg[p][0][prdata][30]_i_5/O}, {syncrregs.r[p][0][prdata][30]_i_13_n_0 syncrregs.r_reg[p][0][prdata][30]_i_5/I0}, {syncrregs.r[p][0][prdata][30]_i_14_n_0 syncrregs.r_reg[p][0][prdata][30]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][30]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][30]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][30]_i_6_n_0 syncrregs.r_reg[p][0][prdata][30]_i_6/O}, {syncrregs.r[p][0][prdata][30]_i_15_n_0 syncrregs.r_reg[p][0][prdata][30]_i_6/I0}, {syncrregs.r[p][0][prdata][30]_i_16_n_0 syncrregs.r_reg[p][0][prdata][30]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][30]_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][30]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][30]_i_7_n_0 syncrregs.r_reg[p][0][prdata][30]_i_7/O}, {syncrregs.r[p][0][prdata][30]_i_17_n_0 syncrregs.r_reg[p][0][prdata][30]_i_7/I0}, {syncrregs.r[p][0][prdata][30]_i_18_n_0 syncrregs.r_reg[p][0][prdata][30]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][30]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][30]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][30]_i_8_n_0 syncrregs.r_reg[p][0][prdata][30]_i_8/O}, {syncrregs.r[p][0][prdata][30]_i_19_n_0 syncrregs.r_reg[p][0][prdata][30]_i_8/I0}, {syncrregs.r[p][0][prdata][30]_i_20_n_0 syncrregs.r_reg[p][0][prdata][30]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][30]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][31]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][31]_i_3_n_0 syncrregs.r_reg[p][0][prdata][31]_i_3/O}, {syncrregs.r[p][0][prdata][31]_i_11_n_0 syncrregs.r_reg[p][0][prdata][31]_i_3/I0}, {syncrregs.r[p][0][prdata][31]_i_12_n_0 syncrregs.r_reg[p][0][prdata][31]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][31]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y167, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][31]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][31]_i_5_n_0 syncrregs.r_reg[p][0][prdata][31]_i_5/O}, {syncrregs.r[p][0][prdata][31]_i_16_n_0 syncrregs.r_reg[p][0][prdata][31]_i_5/I0}, {syncrregs.r[p][0][prdata][31]_i_17_n_0 syncrregs.r_reg[p][0][prdata][31]_i_5/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][31]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y166, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][31]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][31]_i_6_n_0 syncrregs.r_reg[p][0][prdata][31]_i_6/O}, {syncrregs.r[p][0][prdata][31]_i_18_n_0 syncrregs.r_reg[p][0][prdata][31]_i_6/I0}, {syncrregs.r[p][0][prdata][31]_i_19_n_0 syncrregs.r_reg[p][0][prdata][31]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][31]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][31]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][31]_i_7_n_0 syncrregs.r_reg[p][0][prdata][31]_i_7/O}, {syncrregs.r[p][0][prdata][31]_i_20_n_0 syncrregs.r_reg[p][0][prdata][31]_i_7/I0}, {syncrregs.r[p][0][prdata][31]_i_21_n_0 syncrregs.r_reg[p][0][prdata][31]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][31]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][31]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][31]_i_8_n_0 syncrregs.r_reg[p][0][prdata][31]_i_8/O}, {syncrregs.r[p][0][prdata][31]_i_22_n_0 syncrregs.r_reg[p][0][prdata][31]_i_8/I0}, {syncrregs.r[p][0][prdata][31]_i_23_n_0 syncrregs.r_reg[p][0][prdata][31]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][31]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y168, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][31]_i_9 - 
nets: {syncrregs.r_reg[p][0][prdata][31]_i_9_n_0 syncrregs.r_reg[p][0][prdata][31]_i_9/O}, {syncrregs.r[p][0][prdata][31]_i_24_n_0 syncrregs.r_reg[p][0][prdata][31]_i_9/I0}, {syncrregs.r[p][0][prdata][31]_i_25_n_0 syncrregs.r_reg[p][0][prdata][31]_i_9/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][31]_i_9/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y169, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][3]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][3]_i_3_n_0 syncrregs.r_reg[p][0][prdata][3]_i_3/O}, {syncrregs.r[p][0][prdata][3]_i_9_n_0 syncrregs.r_reg[p][0][prdata][3]_i_3/I0}, {syncrregs.r[p][0][prdata][3]_i_10_n_0 syncrregs.r_reg[p][0][prdata][3]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][3]_i_3/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][3]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][3]_i_4_n_0 syncrregs.r_reg[p][0][prdata][3]_i_4/O}, {syncrregs.r[p][0][prdata][3]_i_11_n_0 syncrregs.r_reg[p][0][prdata][3]_i_4/I0}, {syncrregs.r[p][0][prdata][3]_i_12_n_0 syncrregs.r_reg[p][0][prdata][3]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][3]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][3]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][3]_i_5_n_0 syncrregs.r_reg[p][0][prdata][3]_i_5/O}, {syncrregs.r[p][0][prdata][3]_i_13_n_0 syncrregs.r_reg[p][0][prdata][3]_i_5/I0}, {syncrregs.r[p][0][prdata][3]_i_14_n_0 syncrregs.r_reg[p][0][prdata][3]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][3]_i_5/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][3]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][3]_i_6_n_0 syncrregs.r_reg[p][0][prdata][3]_i_6/O}, {syncrregs.r[p][0][prdata][3]_i_15_n_0 syncrregs.r_reg[p][0][prdata][3]_i_6/I0}, {syncrregs.r[p][0][prdata][3]_i_16_n_0 syncrregs.r_reg[p][0][prdata][3]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][3]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][3]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][3]_i_7_n_0 syncrregs.r_reg[p][0][prdata][3]_i_7/O}, {syncrregs.r[p][0][prdata][3]_i_17_n_0 syncrregs.r_reg[p][0][prdata][3]_i_7/I0}, {syncrregs.r[p][0][prdata][3]_i_18_n_0 syncrregs.r_reg[p][0][prdata][3]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][3]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][3]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][3]_i_8_n_0 syncrregs.r_reg[p][0][prdata][3]_i_8/O}, {syncrregs.r[p][0][prdata][3]_i_19_n_0 syncrregs.r_reg[p][0][prdata][3]_i_8/I0}, {syncrregs.r[p][0][prdata][3]_i_20_n_0 syncrregs.r_reg[p][0][prdata][3]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][3]_i_8/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][4]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][4]_i_3_n_0 syncrregs.r_reg[p][0][prdata][4]_i_3/O}, {syncrregs.r[p][0][prdata][4]_i_9_n_0 syncrregs.r_reg[p][0][prdata][4]_i_3/I0}, {syncrregs.r[p][0][prdata][4]_i_10_n_0 syncrregs.r_reg[p][0][prdata][4]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][4]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][4]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][4]_i_4_n_0 syncrregs.r_reg[p][0][prdata][4]_i_4/O}, {syncrregs.r[p][0][prdata][4]_i_11_n_0 syncrregs.r_reg[p][0][prdata][4]_i_4/I0}, {syncrregs.r[p][0][prdata][4]_i_12_n_0 syncrregs.r_reg[p][0][prdata][4]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][4]_i_4/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y172, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][4]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][4]_i_5_n_0 syncrregs.r_reg[p][0][prdata][4]_i_5/O}, {syncrregs.r[p][0][prdata][4]_i_13_n_0 syncrregs.r_reg[p][0][prdata][4]_i_5/I0}, {syncrregs.r[p][0][prdata][4]_i_14_n_0 syncrregs.r_reg[p][0][prdata][4]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][4]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][4]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][4]_i_6_n_0 syncrregs.r_reg[p][0][prdata][4]_i_6/O}, {syncrregs.r[p][0][prdata][4]_i_15_n_0 syncrregs.r_reg[p][0][prdata][4]_i_6/I0}, {syncrregs.r[p][0][prdata][4]_i_16_n_0 syncrregs.r_reg[p][0][prdata][4]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][4]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][4]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][4]_i_7_n_0 syncrregs.r_reg[p][0][prdata][4]_i_7/O}, {syncrregs.r[p][0][prdata][4]_i_17_n_0 syncrregs.r_reg[p][0][prdata][4]_i_7/I0}, {syncrregs.r[p][0][prdata][4]_i_18_n_0 syncrregs.r_reg[p][0][prdata][4]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][4]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][4]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][4]_i_8_n_0 syncrregs.r_reg[p][0][prdata][4]_i_8/O}, {syncrregs.r[p][0][prdata][4]_i_19_n_0 syncrregs.r_reg[p][0][prdata][4]_i_8/I0}, {syncrregs.r[p][0][prdata][4]_i_20_n_0 syncrregs.r_reg[p][0][prdata][4]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][4]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][5]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][5]_i_3_n_0 syncrregs.r_reg[p][0][prdata][5]_i_3/O}, {syncrregs.r[p][0][prdata][5]_i_9_n_0 syncrregs.r_reg[p][0][prdata][5]_i_3/I0}, {syncrregs.r[p][0][prdata][5]_i_10_n_0 syncrregs.r_reg[p][0][prdata][5]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][5]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][5]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][5]_i_4_n_0 syncrregs.r_reg[p][0][prdata][5]_i_4/O}, {syncrregs.r[p][0][prdata][5]_i_11_n_0 syncrregs.r_reg[p][0][prdata][5]_i_4/I0}, {syncrregs.r[p][0][prdata][5]_i_12_n_0 syncrregs.r_reg[p][0][prdata][5]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][5]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][5]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][5]_i_5_n_0 syncrregs.r_reg[p][0][prdata][5]_i_5/O}, {syncrregs.r[p][0][prdata][5]_i_13_n_0 syncrregs.r_reg[p][0][prdata][5]_i_5/I0}, {syncrregs.r[p][0][prdata][5]_i_14_n_0 syncrregs.r_reg[p][0][prdata][5]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][5]_i_5/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][5]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][5]_i_6_n_0 syncrregs.r_reg[p][0][prdata][5]_i_6/O}, {syncrregs.r[p][0][prdata][5]_i_15_n_0 syncrregs.r_reg[p][0][prdata][5]_i_6/I0}, {syncrregs.r[p][0][prdata][5]_i_16_n_0 syncrregs.r_reg[p][0][prdata][5]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][5]_i_6/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][5]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][5]_i_7_n_0 syncrregs.r_reg[p][0][prdata][5]_i_7/O}, {syncrregs.r[p][0][prdata][5]_i_17_n_0 syncrregs.r_reg[p][0][prdata][5]_i_7/I0}, {syncrregs.r[p][0][prdata][5]_i_18_n_0 syncrregs.r_reg[p][0][prdata][5]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][5]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][5]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][5]_i_8_n_0 syncrregs.r_reg[p][0][prdata][5]_i_8/O}, {syncrregs.r[p][0][prdata][5]_i_19_n_0 syncrregs.r_reg[p][0][prdata][5]_i_8/I0}, {syncrregs.r[p][0][prdata][5]_i_20_n_0 syncrregs.r_reg[p][0][prdata][5]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][5]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][6]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][6]_i_3_n_0 syncrregs.r_reg[p][0][prdata][6]_i_3/O}, {syncrregs.r[p][0][prdata][6]_i_9_n_0 syncrregs.r_reg[p][0][prdata][6]_i_3/I0}, {syncrregs.r[p][0][prdata][6]_i_10_n_0 syncrregs.r_reg[p][0][prdata][6]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][6]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][6]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][6]_i_4_n_0 syncrregs.r_reg[p][0][prdata][6]_i_4/O}, {syncrregs.r[p][0][prdata][6]_i_11_n_0 syncrregs.r_reg[p][0][prdata][6]_i_4/I0}, {syncrregs.r[p][0][prdata][6]_i_12_n_0 syncrregs.r_reg[p][0][prdata][6]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][6]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][6]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][6]_i_5_n_0 syncrregs.r_reg[p][0][prdata][6]_i_5/O}, {syncrregs.r[p][0][prdata][6]_i_13_n_0 syncrregs.r_reg[p][0][prdata][6]_i_5/I0}, {syncrregs.r[p][0][prdata][6]_i_14_n_0 syncrregs.r_reg[p][0][prdata][6]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][6]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][6]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][6]_i_6_n_0 syncrregs.r_reg[p][0][prdata][6]_i_6/O}, {syncrregs.r[p][0][prdata][6]_i_15_n_0 syncrregs.r_reg[p][0][prdata][6]_i_6/I0}, {syncrregs.r[p][0][prdata][6]_i_16_n_0 syncrregs.r_reg[p][0][prdata][6]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][6]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][6]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][6]_i_7_n_0 syncrregs.r_reg[p][0][prdata][6]_i_7/O}, {syncrregs.r[p][0][prdata][6]_i_17_n_0 syncrregs.r_reg[p][0][prdata][6]_i_7/I0}, {syncrregs.r[p][0][prdata][6]_i_18_n_0 syncrregs.r_reg[p][0][prdata][6]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][6]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][6]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][6]_i_8_n_0 syncrregs.r_reg[p][0][prdata][6]_i_8/O}, {syncrregs.r[p][0][prdata][6]_i_19_n_0 syncrregs.r_reg[p][0][prdata][6]_i_8/I0}, {syncrregs.r[p][0][prdata][6]_i_20_n_0 syncrregs.r_reg[p][0][prdata][6]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][6]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y181, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][7]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][7]_i_3_n_0 syncrregs.r_reg[p][0][prdata][7]_i_3/O}, {syncrregs.r[p][0][prdata][7]_i_9_n_0 syncrregs.r_reg[p][0][prdata][7]_i_3/I0}, {syncrregs.r[p][0][prdata][7]_i_10_n_0 syncrregs.r_reg[p][0][prdata][7]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][7]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y180, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][7]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][7]_i_4_n_0 syncrregs.r_reg[p][0][prdata][7]_i_4/O}, {syncrregs.r[p][0][prdata][7]_i_11_n_0 syncrregs.r_reg[p][0][prdata][7]_i_4/I0}, {syncrregs.r[p][0][prdata][7]_i_12_n_0 syncrregs.r_reg[p][0][prdata][7]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][7]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][7]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][7]_i_5_n_0 syncrregs.r_reg[p][0][prdata][7]_i_5/O}, {syncrregs.r[p][0][prdata][7]_i_13_n_0 syncrregs.r_reg[p][0][prdata][7]_i_5/I0}, {syncrregs.r[p][0][prdata][7]_i_14_n_0 syncrregs.r_reg[p][0][prdata][7]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][7]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][7]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][7]_i_6_n_0 syncrregs.r_reg[p][0][prdata][7]_i_6/O}, {syncrregs.r[p][0][prdata][7]_i_15_n_0 syncrregs.r_reg[p][0][prdata][7]_i_6/I0}, {syncrregs.r[p][0][prdata][7]_i_16_n_0 syncrregs.r_reg[p][0][prdata][7]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][7]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X78Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][7]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][7]_i_7_n_0 syncrregs.r_reg[p][0][prdata][7]_i_7/O}, {syncrregs.r[p][0][prdata][7]_i_17_n_0 syncrregs.r_reg[p][0][prdata][7]_i_7/I0}, {syncrregs.r[p][0][prdata][7]_i_18_n_0 syncrregs.r_reg[p][0][prdata][7]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][7]_i_7/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][7]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][7]_i_8_n_0 syncrregs.r_reg[p][0][prdata][7]_i_8/O}, {syncrregs.r[p][0][prdata][7]_i_19_n_0 syncrregs.r_reg[p][0][prdata][7]_i_8/I0}, {syncrregs.r[p][0][prdata][7]_i_20_n_0 syncrregs.r_reg[p][0][prdata][7]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][7]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y179, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][8]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][8]_i_3_n_0 syncrregs.r_reg[p][0][prdata][8]_i_3/O}, {syncrregs.r[p][0][prdata][8]_i_9_n_0 syncrregs.r_reg[p][0][prdata][8]_i_3/I0}, {syncrregs.r[p][0][prdata][8]_i_10_n_0 syncrregs.r_reg[p][0][prdata][8]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][8]_i_3/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X80Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][8]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][8]_i_4_n_0 syncrregs.r_reg[p][0][prdata][8]_i_4/O}, {syncrregs.r[p][0][prdata][8]_i_11_n_0 syncrregs.r_reg[p][0][prdata][8]_i_4/I0}, {syncrregs.r[p][0][prdata][8]_i_12_n_0 syncrregs.r_reg[p][0][prdata][8]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][8]_i_4/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X80Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][8]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][8]_i_5_n_0 syncrregs.r_reg[p][0][prdata][8]_i_5/O}, {syncrregs.r[p][0][prdata][8]_i_13_n_0 syncrregs.r_reg[p][0][prdata][8]_i_5/I0}, {syncrregs.r[p][0][prdata][8]_i_14_n_0 syncrregs.r_reg[p][0][prdata][8]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][8]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][8]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][8]_i_6_n_0 syncrregs.r_reg[p][0][prdata][8]_i_6/O}, {syncrregs.r[p][0][prdata][8]_i_15_n_0 syncrregs.r_reg[p][0][prdata][8]_i_6/I0}, {syncrregs.r[p][0][prdata][8]_i_16_n_0 syncrregs.r_reg[p][0][prdata][8]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][8]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X79Y178, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][8]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][8]_i_7_n_0 syncrregs.r_reg[p][0][prdata][8]_i_7/O}, {syncrregs.r[p][0][prdata][8]_i_17_n_0 syncrregs.r_reg[p][0][prdata][8]_i_7/I0}, {syncrregs.r[p][0][prdata][8]_i_18_n_0 syncrregs.r_reg[p][0][prdata][8]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][8]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X78Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][8]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][8]_i_8_n_0 syncrregs.r_reg[p][0][prdata][8]_i_8/O}, {syncrregs.r[p][0][prdata][8]_i_19_n_0 syncrregs.r_reg[p][0][prdata][8]_i_8/I0}, {syncrregs.r[p][0][prdata][8]_i_20_n_0 syncrregs.r_reg[p][0][prdata][8]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][8]_i_8/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X79Y177, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][9]_i_3 - 
nets: {syncrregs.r_reg[p][0][prdata][9]_i_3_n_0 syncrregs.r_reg[p][0][prdata][9]_i_3/O}, {syncrregs.r[p][0][prdata][9]_i_9_n_0 syncrregs.r_reg[p][0][prdata][9]_i_3/I0}, {syncrregs.r[p][0][prdata][9]_i_10_n_0 syncrregs.r_reg[p][0][prdata][9]_i_3/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][9]_i_3/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][9]_i_4 - 
nets: {syncrregs.r_reg[p][0][prdata][9]_i_4_n_0 syncrregs.r_reg[p][0][prdata][9]_i_4/O}, {syncrregs.r[p][0][prdata][9]_i_11_n_0 syncrregs.r_reg[p][0][prdata][9]_i_4/I0}, {syncrregs.r[p][0][prdata][9]_i_12_n_0 syncrregs.r_reg[p][0][prdata][9]_i_4/I1}, {apbx/conv_integer[2] syncrregs.r_reg[p][0][prdata][9]_i_4/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y174, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][9]_i_5 - 
nets: {syncrregs.r_reg[p][0][prdata][9]_i_5_n_0 syncrregs.r_reg[p][0][prdata][9]_i_5/O}, {syncrregs.r[p][0][prdata][9]_i_13_n_0 syncrregs.r_reg[p][0][prdata][9]_i_5/I0}, {syncrregs.r[p][0][prdata][9]_i_14_n_0 syncrregs.r_reg[p][0][prdata][9]_i_5/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][9]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][9]_i_6 - 
nets: {syncrregs.r_reg[p][0][prdata][9]_i_6_n_0 syncrregs.r_reg[p][0][prdata][9]_i_6/O}, {syncrregs.r[p][0][prdata][9]_i_15_n_0 syncrregs.r_reg[p][0][prdata][9]_i_6/I0}, {syncrregs.r[p][0][prdata][9]_i_16_n_0 syncrregs.r_reg[p][0][prdata][9]_i_6/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][9]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][9]_i_7 - 
nets: {syncrregs.r_reg[p][0][prdata][9]_i_7_n_0 syncrregs.r_reg[p][0][prdata][9]_i_7/O}, {syncrregs.r[p][0][prdata][9]_i_17_n_0 syncrregs.r_reg[p][0][prdata][9]_i_7/I0}, {syncrregs.r[p][0][prdata][9]_i_18_n_0 syncrregs.r_reg[p][0][prdata][9]_i_7/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][9]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y175, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[p][0][prdata][9]_i_8 - 
nets: {syncrregs.r_reg[p][0][prdata][9]_i_8_n_0 syncrregs.r_reg[p][0][prdata][9]_i_8/O}, {syncrregs.r[p][0][prdata][9]_i_19_n_0 syncrregs.r_reg[p][0][prdata][9]_i_8/I0}, {syncrregs.r[p][0][prdata][9]_i_20_n_0 syncrregs.r_reg[p][0][prdata][9]_i_8/I1}, {apbi[paddr][5] syncrregs.r_reg[p][0][prdata][9]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X77Y176, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
<const1>, 
ahbi[haddr][0], 
ahbi[haddr][10], 
ahbi[haddr][11], 
ahbi[haddr][12], 
ahbi[haddr][13], 
ahbi[haddr][14], 
ahbi[haddr][15], 
ahbi[haddr][16], 
ahbi[haddr][17], 
ahbi[haddr][18], 
ahbi[haddr][19], 
ahbi[haddr][1], 
ahbi[haddr][2], 
ahbi[haddr][3], 
ahbi[haddr][4], 
ahbi[haddr][5], 
ahbi[haddr][6], 
ahbi[haddr][7], 
ahbi[haddr][8], 
ahbi[haddr][9], 
ahbi[hirq][0], 
ahbi[hirq][10], 
ahbi[hirq][11], 
ahbi[hirq][12], 
ahbi[hirq][13], 
ahbi[hirq][14], 
ahbi[hirq][15], 
ahbi[hirq][16], 
ahbi[hirq][17], 
ahbi[hirq][18], 
ahbi[hirq][19], 
ahbi[hirq][1], 
ahbi[hirq][20], 
ahbi[hirq][21], 
ahbi[hirq][22], 
ahbi[hirq][23], 
ahbi[hirq][24], 
ahbi[hirq][25], 
ahbi[hirq][26], 
ahbi[hirq][27], 
ahbi[hirq][28], 
ahbi[hirq][29], 
ahbi[hirq][2], 
ahbi[hirq][30], 
ahbi[hirq][31], 
ahbi[hirq][3], 
ahbi[hirq][4], 
ahbi[hirq][5], 
ahbi[hirq][6], 
ahbi[hirq][7], 
ahbi[hirq][8], 
ahbi[hirq][9], 
ahbi[hready], 
ahbi[hsel][1], 
ahbi[htrans][1], 
ahbi[hwdata][0], 
ahbi[hwdata][10], 
ahbi[hwdata][11], 
ahbi[hwdata][12], 
ahbi[hwdata][13], 
ahbi[hwdata][14], 
ahbi[hwdata][15], 
ahbi[hwdata][16], 
ahbi[hwdata][17], 
ahbi[hwdata][18], 
ahbi[hwdata][19], 
ahbi[hwdata][1], 
ahbi[hwdata][20], 
ahbi[hwdata][21], 
ahbi[hwdata][22], 
ahbi[hwdata][23], 
ahbi[hwdata][24], 
ahbi[hwdata][25], 
ahbi[hwdata][26], 
ahbi[hwdata][27], 
ahbi[hwdata][28], 
ahbi[hwdata][29], 
ahbi[hwdata][2], 
ahbi[hwdata][30], 
ahbi[hwdata][31], 
ahbi[hwdata][3], 
ahbi[hwdata][4], 
ahbi[hwdata][5], 
ahbi[hwdata][6], 
ahbi[hwdata][7], 
ahbi[hwdata][8], 
ahbi[hwdata][9], 
ahbi[hwrite], 
ahbi[scanen], 
ahbi[testen], 
ahbi[testin][0], 
ahbi[testin][1], 
ahbi[testin][2], 
ahbi[testin][3], 
ahbi[testoen], 
ahbi[testrst], 
ahbo[hirq][0], 
ahbo[hirq][10], 
ahbo[hirq][11], 
ahbo[hirq][12], 
ahbo[hirq][13], 
ahbo[hirq][14], 
ahbo[hirq][15], 
ahbo[hirq][16], 
ahbo[hirq][17], 
ahbo[hirq][18], 
ahbo[hirq][19], 
ahbo[hirq][1], 
ahbo[hirq][20], 
ahbo[hirq][21], 
ahbo[hirq][22], 
ahbo[hirq][23], 
ahbo[hirq][24], 
ahbo[hirq][25], 
ahbo[hirq][26], 
ahbo[hirq][27], 
ahbo[hirq][28], 
ahbo[hirq][29], 
ahbo[hirq][2], 
ahbo[hirq][30], 
ahbo[hirq][31], 
ahbo[hirq][3], 
ahbo[hirq][4], 
ahbo[hirq][5], 
ahbo[hirq][6], 
ahbo[hirq][7], 
ahbo[hirq][8], 
ahbo[hirq][9], 
ahbo[hrdata][0], 
ahbo[hrdata][10], 
ahbo[hrdata][11], 
ahbo[hrdata][12], 
ahbo[hrdata][13], 
ahbo[hrdata][14], 
ahbo[hrdata][15], 
ahbo[hrdata][16], 
ahbo[hrdata][17], 
ahbo[hrdata][18], 
ahbo[hrdata][19], 
ahbo[hrdata][1], 
ahbo[hrdata][20], 
ahbo[hrdata][21], 
ahbo[hrdata][22], 
ahbo[hrdata][23], 
ahbo[hrdata][24], 
ahbo[hrdata][25], 
ahbo[hrdata][26], 
ahbo[hrdata][27], 
ahbo[hrdata][28], 
ahbo[hrdata][29], 
ahbo[hrdata][2], 
ahbo[hrdata][30], 
ahbo[hrdata][31], 
ahbo[hrdata][3], 
ahbo[hrdata][4], 
ahbo[hrdata][5], 
ahbo[hrdata][6], 
ahbo[hrdata][7], 
ahbo[hrdata][8], 
ahbo[hrdata][9], 
ahbo[hready], 
apbi[paddr][0], 
apbi[paddr][10], 
apbi[paddr][11], 
apbi[paddr][12], 
apbi[paddr][13], 
apbi[paddr][14], 
apbi[paddr][15], 
apbi[paddr][16], 
apbi[paddr][17], 
apbi[paddr][18], 
apbi[paddr][19], 
apbi[paddr][1], 
apbi[paddr][2], 
apbi[paddr][3], 
apbi[paddr][4], 
apbi[paddr][5], 
apbi[paddr][6], 
apbi[paddr][7], 
apbi[paddr][8], 
apbi[paddr][9], 
apbi[penable], 
apbi[psel][0], 
apbi[psel][10], 
apbi[psel][11], 
apbi[psel][12], 
apbi[psel][13], 
apbi[psel][14], 
apbi[psel][15], 
apbi[psel][1], 
apbi[psel][2], 
apbi[psel][3], 
apbi[psel][4], 
apbi[psel][5], 
apbi[psel][6], 
apbi[psel][7], 
apbi[psel][8], 
apbi[psel][9], 
apbi[pwdata][0], 
apbi[pwdata][10], 
apbi[pwdata][11], 
apbi[pwdata][12], 
apbi[pwdata][13], 
apbi[pwdata][14], 
apbi[pwdata][15], 
apbi[pwdata][16], 
apbi[pwdata][17], 
apbi[pwdata][18], 
apbi[pwdata][19], 
apbi[pwdata][1], 
apbi[pwdata][20], 
apbi[pwdata][21], 
apbi[pwdata][22], 
apbi[pwdata][23], 
apbi[pwdata][24], 
apbi[pwdata][25], 
apbi[pwdata][26], 
apbi[pwdata][27], 
apbi[pwdata][28], 
apbi[pwdata][29], 
apbi[pwdata][2], 
apbi[pwdata][30], 
apbi[pwdata][31], 
apbi[pwdata][3], 
apbi[pwdata][4], 
apbi[pwdata][5], 
apbi[pwdata][6], 
apbi[pwdata][7], 
apbi[pwdata][8], 
apbi[pwdata][9], 
apbi[pwrite], 
apbo[0][pconfig][0][0], 
apbo[0][pconfig][0][10], 
apbo[0][pconfig][0][11], 
apbo[0][pconfig][0][12], 
apbo[0][pconfig][0][13], 
apbo[0][pconfig][0][14], 
apbo[0][pconfig][0][15], 
apbo[0][pconfig][0][16], 
apbo[0][pconfig][0][17], 
apbo[0][pconfig][0][18], 
apbo[0][pconfig][0][19], 
apbo[0][pconfig][0][1], 
apbo[0][pconfig][0][20], 
apbo[0][pconfig][0][21], 
apbo[0][pconfig][0][22], 
apbo[0][pconfig][0][23], 
apbo[0][pconfig][0][24], 
apbo[0][pconfig][0][25], 
apbo[0][pconfig][0][26], 
apbo[0][pconfig][0][27], 
apbo[0][pconfig][0][28], 
apbo[0][pconfig][0][29], 
apbo[0][pconfig][0][2], 
apbo[0][pconfig][0][30], 
apbo[0][pconfig][0][31], 
apbo[0][pconfig][0][3], 
apbo[0][pconfig][0][4], 
apbo[0][pconfig][0][5], 
apbo[0][pconfig][0][6], 
apbo[0][pconfig][0][7], 
apbo[0][pconfig][0][8], 
apbo[0][pconfig][0][9], 
apbo[0][pconfig][1][0], 
apbo[0][pconfig][1][10], 
apbo[0][pconfig][1][11], 
apbo[0][pconfig][1][12], 
apbo[0][pconfig][1][13], 
apbo[0][pconfig][1][14], 
apbo[0][pconfig][1][15], 
apbo[0][pconfig][1][16], 
apbo[0][pconfig][1][17], 
apbo[0][pconfig][1][18], 
apbo[0][pconfig][1][19], 
apbo[0][pconfig][1][1], 
apbo[0][pconfig][1][20], 
apbo[0][pconfig][1][21], 
apbo[0][pconfig][1][22], 
apbo[0][pconfig][1][23], 
apbo[0][pconfig][1][24], 
apbo[0][pconfig][1][25], 
apbo[0][pconfig][1][26], 
apbo[0][pconfig][1][27], 
apbo[0][pconfig][1][28], 
apbo[0][pconfig][1][29], 
apbo[0][pconfig][1][2], 
apbo[0][pconfig][1][30], 
apbo[0][pconfig][1][31], 
apbo[0][pconfig][1][3], 
apbo[0][pconfig][1][4], 
apbo[0][pconfig][1][5], 
apbo[0][pconfig][1][6], 
apbo[0][pconfig][1][7], 
apbo[0][pconfig][1][8], 
apbo[0][pconfig][1][9], 
apbo[0][pirq][0], 
apbo[0][pirq][10], 
apbo[0][pirq][11], 
apbo[0][pirq][12], 
apbo[0][pirq][13], 
apbo[0][pirq][14], 
apbo[0][pirq][15], 
apbo[0][pirq][16], 
apbo[0][pirq][17], 
apbo[0][pirq][18], 
apbo[0][pirq][19], 
apbo[0][pirq][1], 
apbo[0][pirq][20], 
apbo[0][pirq][21], 
apbo[0][pirq][22], 
apbo[0][pirq][23], 
apbo[0][pirq][24], 
apbo[0][pirq][25], 
apbo[0][pirq][26], 
apbo[0][pirq][27], 
apbo[0][pirq][28], 
apbo[0][pirq][29], 
apbo[0][pirq][2], 
apbo[0][pirq][30], 
apbo[0][pirq][31], 
apbo[0][pirq][3], 
apbo[0][pirq][4], 
apbo[0][pirq][5], 
apbo[0][pirq][6], 
apbo[0][pirq][7], 
apbo[0][pirq][8], 
apbo[0][pirq][9], 
apbo[0][prdata][0], 
apbo[0][prdata][10], 
apbo[0][prdata][11], 
apbo[0][prdata][12], 
apbo[0][prdata][13], 
apbo[0][prdata][14], 
apbo[0][prdata][15], 
apbo[0][prdata][16], 
apbo[0][prdata][17], 
apbo[0][prdata][18], 
apbo[0][prdata][19], 
apbo[0][prdata][1], 
apbo[0][prdata][20], 
apbo[0][prdata][21], 
apbo[0][prdata][22], 
apbo[0][prdata][23], 
apbo[0][prdata][24], 
apbo[0][prdata][25], 
apbo[0][prdata][26], 
apbo[0][prdata][27], 
apbo[0][prdata][28], 
apbo[0][prdata][29], 
apbo[0][prdata][2], 
apbo[0][prdata][30], 
apbo[0][prdata][31], 
apbo[0][prdata][3], 
apbo[0][prdata][4], 
apbo[0][prdata][5], 
apbo[0][prdata][6], 
apbo[0][prdata][7], 
apbo[0][prdata][8], 
apbo[0][prdata][9], 
apbo[10][pconfig][0][0], 
apbo[10][pconfig][0][10], 
apbo[10][pconfig][0][11], 
apbo[10][pconfig][0][12], 
apbo[10][pconfig][0][13], 
apbo[10][pconfig][0][14], 
apbo[10][pconfig][0][15], 
apbo[10][pconfig][0][16], 
apbo[10][pconfig][0][17], 
apbo[10][pconfig][0][18], 
apbo[10][pconfig][0][19], 
apbo[10][pconfig][0][1], 
apbo[10][pconfig][0][20], 
apbo[10][pconfig][0][21], 
apbo[10][pconfig][0][22], 
apbo[10][pconfig][0][23], 
apbo[10][pconfig][0][24], 
apbo[10][pconfig][0][25], 
apbo[10][pconfig][0][26], 
apbo[10][pconfig][0][27], 
apbo[10][pconfig][0][28], 
apbo[10][pconfig][0][29], 
apbo[10][pconfig][0][2], 
apbo[10][pconfig][0][30], 
apbo[10][pconfig][0][31], 
apbo[10][pconfig][0][3], 
apbo[10][pconfig][0][4], 
apbo[10][pconfig][0][5], 
apbo[10][pconfig][0][6], 
apbo[10][pconfig][0][7], 
apbo[10][pconfig][0][8], 
apbo[10][pconfig][0][9], 
apbo[10][pconfig][1][0], 
apbo[10][pconfig][1][10], 
apbo[10][pconfig][1][11], 
apbo[10][pconfig][1][12], 
apbo[10][pconfig][1][13], 
apbo[10][pconfig][1][14], 
apbo[10][pconfig][1][15], 
apbo[10][pconfig][1][16], 
apbo[10][pconfig][1][17], 
apbo[10][pconfig][1][18], 
apbo[10][pconfig][1][19], 
apbo[10][pconfig][1][1], 
apbo[10][pconfig][1][20], 
apbo[10][pconfig][1][21], 
apbo[10][pconfig][1][22], 
apbo[10][pconfig][1][23], 
apbo[10][pconfig][1][24], 
apbo[10][pconfig][1][25], 
apbo[10][pconfig][1][26], 
apbo[10][pconfig][1][27], 
apbo[10][pconfig][1][28], 
apbo[10][pconfig][1][29], 
apbo[10][pconfig][1][2], 
apbo[10][pconfig][1][30], 
apbo[10][pconfig][1][31], 
apbo[10][pconfig][1][3], 
apbo[10][pconfig][1][4], 
apbo[10][pconfig][1][5], 
apbo[10][pconfig][1][6], 
apbo[10][pconfig][1][7], 
apbo[10][pconfig][1][8], 
apbo[10][pconfig][1][9], 
apbo[10][pirq][0], 
apbo[10][pirq][10], 
apbo[10][pirq][11], 
apbo[10][pirq][12], 
apbo[10][pirq][13], 
apbo[10][pirq][14], 
apbo[10][pirq][15], 
apbo[10][pirq][16], 
apbo[10][pirq][17], 
apbo[10][pirq][18], 
apbo[10][pirq][19], 
apbo[10][pirq][1], 
apbo[10][pirq][20], 
apbo[10][pirq][21], 
apbo[10][pirq][22], 
apbo[10][pirq][23], 
apbo[10][pirq][24], 
apbo[10][pirq][25], 
apbo[10][pirq][26], 
apbo[10][pirq][27], 
apbo[10][pirq][28], 
apbo[10][pirq][29], 
apbo[10][pirq][2], 
apbo[10][pirq][30], 
apbo[10][pirq][31], 
apbo[10][pirq][3], 
apbo[10][pirq][4], 
apbo[10][pirq][5], 
apbo[10][pirq][6], 
apbo[10][pirq][7], 
apbo[10][pirq][8], 
apbo[10][pirq][9], 
apbo[10][prdata][0], 
apbo[10][prdata][10], 
apbo[10][prdata][11], 
apbo[10][prdata][12], 
apbo[10][prdata][13], 
apbo[10][prdata][14], 
apbo[10][prdata][15], 
apbo[10][prdata][16], 
apbo[10][prdata][17], 
apbo[10][prdata][18], 
apbo[10][prdata][19], 
apbo[10][prdata][1], 
apbo[10][prdata][20], 
apbo[10][prdata][21], 
apbo[10][prdata][22], 
apbo[10][prdata][23], 
apbo[10][prdata][24], 
apbo[10][prdata][25], 
apbo[10][prdata][26], 
apbo[10][prdata][27], 
apbo[10][prdata][28], 
apbo[10][prdata][29], 
apbo[10][prdata][2], 
apbo[10][prdata][30], 
apbo[10][prdata][31], 
apbo[10][prdata][3], 
apbo[10][prdata][4], 
apbo[10][prdata][5], 
apbo[10][prdata][6], 
apbo[10][prdata][7], 
apbo[10][prdata][8], 
apbo[10][prdata][9], 
apbo[11][pconfig][0][0], 
apbo[11][pconfig][0][10], 
apbo[11][pconfig][0][11], 
apbo[11][pconfig][0][12], 
apbo[11][pconfig][0][13], 
apbo[11][pconfig][0][14], 
apbo[11][pconfig][0][15], 
apbo[11][pconfig][0][16], 
apbo[11][pconfig][0][17], 
apbo[11][pconfig][0][18], 
apbo[11][pconfig][0][19], 
apbo[11][pconfig][0][1], 
apbo[11][pconfig][0][20], 
apbo[11][pconfig][0][21], 
apbo[11][pconfig][0][22], 
apbo[11][pconfig][0][23], 
apbo[11][pconfig][0][24], 
apbo[11][pconfig][0][25], 
apbo[11][pconfig][0][26], 
apbo[11][pconfig][0][27], 
apbo[11][pconfig][0][28], 
apbo[11][pconfig][0][29], 
apbo[11][pconfig][0][2], 
apbo[11][pconfig][0][30], 
apbo[11][pconfig][0][31], 
apbo[11][pconfig][0][3], 
apbo[11][pconfig][0][4], 
apbo[11][pconfig][0][5], 
apbo[11][pconfig][0][6], 
apbo[11][pconfig][0][7], 
apbo[11][pconfig][0][8], 
apbo[11][pconfig][0][9], 
apbo[11][pconfig][1][0], 
apbo[11][pconfig][1][10], 
apbo[11][pconfig][1][11], 
apbo[11][pconfig][1][12], 
apbo[11][pconfig][1][13], 
apbo[11][pconfig][1][14], 
apbo[11][pconfig][1][15], 
apbo[11][pconfig][1][16], 
apbo[11][pconfig][1][17], 
apbo[11][pconfig][1][18], 
apbo[11][pconfig][1][19], 
apbo[11][pconfig][1][1], 
apbo[11][pconfig][1][20], 
apbo[11][pconfig][1][21], 
apbo[11][pconfig][1][22], 
apbo[11][pconfig][1][23], 
apbo[11][pconfig][1][24], 
apbo[11][pconfig][1][25], 
apbo[11][pconfig][1][26], 
apbo[11][pconfig][1][27], 
apbo[11][pconfig][1][28], 
apbo[11][pconfig][1][29], 
apbo[11][pconfig][1][2], 
apbo[11][pconfig][1][30], 
apbo[11][pconfig][1][31], 
apbo[11][pconfig][1][3], 
apbo[11][pconfig][1][4], 
apbo[11][pconfig][1][5], 
apbo[11][pconfig][1][6], 
apbo[11][pconfig][1][7], 
apbo[11][pconfig][1][8], 
apbo[11][pconfig][1][9], 
apbo[11][pirq][0], 
apbo[11][pirq][10], 
apbo[11][pirq][11], 
apbo[11][pirq][12], 
apbo[11][pirq][13], 
apbo[11][pirq][14], 
apbo[11][pirq][15], 
apbo[11][pirq][16], 
apbo[11][pirq][17], 
apbo[11][pirq][18], 
apbo[11][pirq][19], 
apbo[11][pirq][1], 
apbo[11][pirq][20], 
apbo[11][pirq][21], 
apbo[11][pirq][22], 
apbo[11][pirq][23], 
apbo[11][pirq][24], 
apbo[11][pirq][25], 
apbo[11][pirq][26], 
apbo[11][pirq][27], 
apbo[11][pirq][28], 
apbo[11][pirq][29], 
apbo[11][pirq][2], 
apbo[11][pirq][30], 
apbo[11][pirq][31], 
apbo[11][pirq][3], 
apbo[11][pirq][4], 
apbo[11][pirq][5], 
apbo[11][pirq][6], 
apbo[11][pirq][7], 
apbo[11][pirq][8], 
apbo[11][pirq][9], 
apbo[11][prdata][0], 
apbo[11][prdata][10], 
apbo[11][prdata][11], 
apbo[11][prdata][12], 
apbo[11][prdata][13], 
apbo[11][prdata][14], 
apbo[11][prdata][15], 
apbo[11][prdata][16], 
apbo[11][prdata][17], 
apbo[11][prdata][18], 
apbo[11][prdata][19], 
apbo[11][prdata][1], 
apbo[11][prdata][20], 
apbo[11][prdata][21], 
apbo[11][prdata][22], 
apbo[11][prdata][23], 
apbo[11][prdata][24], 
apbo[11][prdata][25], 
apbo[11][prdata][26], 
apbo[11][prdata][27], 
apbo[11][prdata][28], 
apbo[11][prdata][29], 
apbo[11][prdata][2], 
apbo[11][prdata][30], 
apbo[11][prdata][31], 
apbo[11][prdata][3], 
apbo[11][prdata][4], 
apbo[11][prdata][5], 
apbo[11][prdata][6], 
apbo[11][prdata][7], 
apbo[11][prdata][8], 
apbo[11][prdata][9], 
apbo[12][pconfig][0][0], 
apbo[12][pconfig][0][10], 
apbo[12][pconfig][0][11], 
apbo[12][pconfig][0][12], 
apbo[12][pconfig][0][13], 
apbo[12][pconfig][0][14], 
apbo[12][pconfig][0][15], 
apbo[12][pconfig][0][16], 
apbo[12][pconfig][0][17], 
apbo[12][pconfig][0][18], 
apbo[12][pconfig][0][19], 
apbo[12][pconfig][0][1], 
apbo[12][pconfig][0][20], 
apbo[12][pconfig][0][21], 
apbo[12][pconfig][0][22], 
apbo[12][pconfig][0][23], 
apbo[12][pconfig][0][24], 
apbo[12][pconfig][0][25], 
apbo[12][pconfig][0][26], 
apbo[12][pconfig][0][27], 
apbo[12][pconfig][0][28], 
apbo[12][pconfig][0][29], 
apbo[12][pconfig][0][2], 
apbo[12][pconfig][0][30], 
apbo[12][pconfig][0][31], 
apbo[12][pconfig][0][3], 
apbo[12][pconfig][0][4], 
apbo[12][pconfig][0][5], 
apbo[12][pconfig][0][6], 
apbo[12][pconfig][0][7], 
apbo[12][pconfig][0][8], 
apbo[12][pconfig][0][9], 
apbo[12][pconfig][1][0], 
apbo[12][pconfig][1][10], 
apbo[12][pconfig][1][11], 
apbo[12][pconfig][1][12], 
apbo[12][pconfig][1][13], 
apbo[12][pconfig][1][14], 
apbo[12][pconfig][1][15], 
apbo[12][pconfig][1][16], 
apbo[12][pconfig][1][17], 
apbo[12][pconfig][1][18], 
apbo[12][pconfig][1][19], 
apbo[12][pconfig][1][1], 
apbo[12][pconfig][1][20], 
apbo[12][pconfig][1][21], 
apbo[12][pconfig][1][22], 
apbo[12][pconfig][1][23], 
apbo[12][pconfig][1][24], 
apbo[12][pconfig][1][25], 
apbo[12][pconfig][1][26], 
apbo[12][pconfig][1][27], 
apbo[12][pconfig][1][28], 
apbo[12][pconfig][1][29], 
apbo[12][pconfig][1][2], 
apbo[12][pconfig][1][30], 
apbo[12][pconfig][1][31], 
apbo[12][pconfig][1][3], 
apbo[12][pconfig][1][4], 
apbo[12][pconfig][1][5], 
apbo[12][pconfig][1][6], 
apbo[12][pconfig][1][7], 
apbo[12][pconfig][1][8], 
apbo[12][pconfig][1][9], 
apbo[12][pirq][0], 
apbo[12][pirq][10], 
apbo[12][pirq][11], 
apbo[12][pirq][12], 
apbo[12][pirq][13], 
apbo[12][pirq][14], 
apbo[12][pirq][15], 
apbo[12][pirq][16], 
apbo[12][pirq][17], 
apbo[12][pirq][18], 
apbo[12][pirq][19], 
apbo[12][pirq][1], 
apbo[12][pirq][20], 
apbo[12][pirq][21], 
apbo[12][pirq][22], 
apbo[12][pirq][23], 
apbo[12][pirq][24], 
apbo[12][pirq][25], 
apbo[12][pirq][26], 
apbo[12][pirq][27], 
apbo[12][pirq][28], 
apbo[12][pirq][29], 
apbo[12][pirq][2], 
apbo[12][pirq][30], 
apbo[12][pirq][31], 
apbo[12][pirq][3], 
apbo[12][pirq][4], 
apbo[12][pirq][5], 
apbo[12][pirq][6], 
apbo[12][pirq][7], 
apbo[12][pirq][8], 
apbo[12][pirq][9], 
apbo[12][prdata][0], 
apbo[12][prdata][10], 
apbo[12][prdata][11], 
apbo[12][prdata][12], 
apbo[12][prdata][13], 
apbo[12][prdata][14], 
apbo[12][prdata][15], 
apbo[12][prdata][16], 
apbo[12][prdata][17], 
apbo[12][prdata][18], 
apbo[12][prdata][19], 
apbo[12][prdata][1], 
apbo[12][prdata][20], 
apbo[12][prdata][21], 
apbo[12][prdata][22], 
apbo[12][prdata][23], 
apbo[12][prdata][24], 
apbo[12][prdata][25], 
apbo[12][prdata][26], 
apbo[12][prdata][27], 
apbo[12][prdata][28], 
apbo[12][prdata][29], 
apbo[12][prdata][2], 
apbo[12][prdata][30], 
apbo[12][prdata][31], 
apbo[12][prdata][3], 
apbo[12][prdata][4], 
apbo[12][prdata][5], 
apbo[12][prdata][6], 
apbo[12][prdata][7], 
apbo[12][prdata][8], 
apbo[12][prdata][9], 
apbo[13][pconfig][0][0], 
apbo[13][pconfig][0][10], 
apbo[13][pconfig][0][11], 
apbo[13][pconfig][0][12], 
apbo[13][pconfig][0][13], 
apbo[13][pconfig][0][14], 
apbo[13][pconfig][0][15], 
apbo[13][pconfig][0][16], 
apbo[13][pconfig][0][17], 
apbo[13][pconfig][0][18], 
apbo[13][pconfig][0][19], 
apbo[13][pconfig][0][1], 
apbo[13][pconfig][0][20], 
apbo[13][pconfig][0][21], 
apbo[13][pconfig][0][22], 
apbo[13][pconfig][0][23], 
apbo[13][pconfig][0][24], 
apbo[13][pconfig][0][25], 
apbo[13][pconfig][0][26], 
apbo[13][pconfig][0][27], 
apbo[13][pconfig][0][28], 
apbo[13][pconfig][0][29], 
apbo[13][pconfig][0][2], 
apbo[13][pconfig][0][30], 
apbo[13][pconfig][0][31], 
apbo[13][pconfig][0][3], 
apbo[13][pconfig][0][4], 
apbo[13][pconfig][0][5], 
apbo[13][pconfig][0][6], 
apbo[13][pconfig][0][7], 
apbo[13][pconfig][0][8], 
apbo[13][pconfig][0][9], 
apbo[13][pconfig][1][0], 
apbo[13][pconfig][1][10], 
apbo[13][pconfig][1][11], 
apbo[13][pconfig][1][12], 
apbo[13][pconfig][1][13], 
apbo[13][pconfig][1][14], 
apbo[13][pconfig][1][15], 
apbo[13][pconfig][1][16], 
apbo[13][pconfig][1][17], 
apbo[13][pconfig][1][18], 
apbo[13][pconfig][1][19], 
apbo[13][pconfig][1][1], 
apbo[13][pconfig][1][20], 
apbo[13][pconfig][1][21], 
apbo[13][pconfig][1][22], 
apbo[13][pconfig][1][23], 
apbo[13][pconfig][1][24], 
apbo[13][pconfig][1][25], 
apbo[13][pconfig][1][26], 
apbo[13][pconfig][1][27], 
apbo[13][pconfig][1][28], 
apbo[13][pconfig][1][29], 
apbo[13][pconfig][1][2], 
apbo[13][pconfig][1][30], 
apbo[13][pconfig][1][31], 
apbo[13][pconfig][1][3], 
apbo[13][pconfig][1][4], 
apbo[13][pconfig][1][5], 
apbo[13][pconfig][1][6], 
apbo[13][pconfig][1][7], 
apbo[13][pconfig][1][8], 
apbo[13][pconfig][1][9], 
apbo[13][pirq][0], 
apbo[13][pirq][10], 
apbo[13][pirq][11], 
apbo[13][pirq][12], 
apbo[13][pirq][13], 
apbo[13][pirq][14], 
apbo[13][pirq][15], 
apbo[13][pirq][16], 
apbo[13][pirq][17], 
apbo[13][pirq][18], 
apbo[13][pirq][19], 
apbo[13][pirq][1], 
apbo[13][pirq][20], 
apbo[13][pirq][21], 
apbo[13][pirq][22], 
apbo[13][pirq][23], 
apbo[13][pirq][24], 
apbo[13][pirq][25], 
apbo[13][pirq][26], 
apbo[13][pirq][27], 
apbo[13][pirq][28], 
apbo[13][pirq][29], 
apbo[13][pirq][2], 
apbo[13][pirq][30], 
apbo[13][pirq][31], 
apbo[13][pirq][3], 
apbo[13][pirq][4], 
apbo[13][pirq][5], 
apbo[13][pirq][6], 
apbo[13][pirq][7], 
apbo[13][pirq][8], 
apbo[13][pirq][9], 
apbo[13][prdata][0], 
apbo[13][prdata][10], 
apbo[13][prdata][11], 
apbo[13][prdata][12], 
apbo[13][prdata][13], 
apbo[13][prdata][14], 
apbo[13][prdata][15], 
apbo[13][prdata][16], 
apbo[13][prdata][17], 
apbo[13][prdata][18], 
apbo[13][prdata][19], 
apbo[13][prdata][1], 
apbo[13][prdata][20], 
apbo[13][prdata][21], 
apbo[13][prdata][22], 
apbo[13][prdata][23], 
apbo[13][prdata][24], 
apbo[13][prdata][25], 
apbo[13][prdata][26], 
apbo[13][prdata][27], 
apbo[13][prdata][28], 
apbo[13][prdata][29], 
apbo[13][prdata][2], 
apbo[13][prdata][30], 
apbo[13][prdata][31], 
apbo[13][prdata][3], 
apbo[13][prdata][4], 
apbo[13][prdata][5], 
apbo[13][prdata][6], 
apbo[13][prdata][7], 
apbo[13][prdata][8], 
apbo[13][prdata][9], 
apbo[14][pconfig][0][0], 
apbo[14][pconfig][0][10], 
apbo[14][pconfig][0][11], 
apbo[14][pconfig][0][12], 
apbo[14][pconfig][0][13], 
apbo[14][pconfig][0][14], 
apbo[14][pconfig][0][15], 
apbo[14][pconfig][0][16], 
apbo[14][pconfig][0][17], 
apbo[14][pconfig][0][18], 
apbo[14][pconfig][0][19], 
apbo[14][pconfig][0][1], 
apbo[14][pconfig][0][20], 
apbo[14][pconfig][0][21], 
apbo[14][pconfig][0][22], 
apbo[14][pconfig][0][23], 
apbo[14][pconfig][0][24], 
apbo[14][pconfig][0][25], 
apbo[14][pconfig][0][26], 
apbo[14][pconfig][0][27], 
apbo[14][pconfig][0][28], 
apbo[14][pconfig][0][29], 
apbo[14][pconfig][0][2], 
apbo[14][pconfig][0][30], 
apbo[14][pconfig][0][31], 
apbo[14][pconfig][0][3], 
apbo[14][pconfig][0][4], 
apbo[14][pconfig][0][5], 
apbo[14][pconfig][0][6], 
apbo[14][pconfig][0][7], 
apbo[14][pconfig][0][8], 
apbo[14][pconfig][0][9], 
apbo[14][pconfig][1][0], 
apbo[14][pconfig][1][10], 
apbo[14][pconfig][1][11], 
apbo[14][pconfig][1][12], 
apbo[14][pconfig][1][13], 
apbo[14][pconfig][1][14], 
apbo[14][pconfig][1][15], 
apbo[14][pconfig][1][16], 
apbo[14][pconfig][1][17], 
apbo[14][pconfig][1][18], 
apbo[14][pconfig][1][19], 
apbo[14][pconfig][1][1], 
apbo[14][pconfig][1][20], 
apbo[14][pconfig][1][21], 
apbo[14][pconfig][1][22], 
apbo[14][pconfig][1][23], 
apbo[14][pconfig][1][24], 
apbo[14][pconfig][1][25], 
apbo[14][pconfig][1][26], 
apbo[14][pconfig][1][27], 
apbo[14][pconfig][1][28], 
apbo[14][pconfig][1][29], 
apbo[14][pconfig][1][2], 
apbo[14][pconfig][1][30], 
apbo[14][pconfig][1][31], 
apbo[14][pconfig][1][3], 
apbo[14][pconfig][1][4], 
apbo[14][pconfig][1][5], 
apbo[14][pconfig][1][6], 
apbo[14][pconfig][1][7], 
apbo[14][pconfig][1][8], 
apbo[14][pconfig][1][9], 
apbo[14][pirq][0], 
apbo[14][pirq][10], 
apbo[14][pirq][11], 
apbo[14][pirq][12], 
apbo[14][pirq][13], 
apbo[14][pirq][14], 
apbo[14][pirq][15], 
apbo[14][pirq][16], 
apbo[14][pirq][17], 
apbo[14][pirq][18], 
apbo[14][pirq][19], 
apbo[14][pirq][1], 
apbo[14][pirq][20], 
apbo[14][pirq][21], 
apbo[14][pirq][22], 
apbo[14][pirq][23], 
apbo[14][pirq][24], 
apbo[14][pirq][25], 
apbo[14][pirq][26], 
apbo[14][pirq][27], 
apbo[14][pirq][28], 
apbo[14][pirq][29], 
apbo[14][pirq][2], 
apbo[14][pirq][30], 
apbo[14][pirq][31], 
apbo[14][pirq][3], 
apbo[14][pirq][4], 
apbo[14][pirq][5], 
apbo[14][pirq][6], 
apbo[14][pirq][7], 
apbo[14][pirq][8], 
apbo[14][pirq][9], 
apbo[14][prdata][0], 
apbo[14][prdata][10], 
apbo[14][prdata][11], 
apbo[14][prdata][12], 
apbo[14][prdata][13], 
apbo[14][prdata][14], 
apbo[14][prdata][15], 
apbo[14][prdata][16], 
apbo[14][prdata][17], 
apbo[14][prdata][18], 
apbo[14][prdata][19], 
apbo[14][prdata][1], 
apbo[14][prdata][20], 
apbo[14][prdata][21], 
apbo[14][prdata][22], 
apbo[14][prdata][23], 
apbo[14][prdata][24], 
apbo[14][prdata][25], 
apbo[14][prdata][26], 
apbo[14][prdata][27], 
apbo[14][prdata][28], 
apbo[14][prdata][29], 
apbo[14][prdata][2], 
apbo[14][prdata][30], 
apbo[14][prdata][31], 
apbo[14][prdata][3], 
apbo[14][prdata][4], 
apbo[14][prdata][5], 
apbo[14][prdata][6], 
apbo[14][prdata][7], 
apbo[14][prdata][8], 
apbo[14][prdata][9], 
apbo[15][pconfig][0][0], 
apbo[15][pconfig][0][10], 
apbo[15][pconfig][0][11], 
apbo[15][pconfig][0][12], 
apbo[15][pconfig][0][13], 
apbo[15][pconfig][0][14], 
apbo[15][pconfig][0][15], 
apbo[15][pconfig][0][16], 
apbo[15][pconfig][0][17], 
apbo[15][pconfig][0][18], 
apbo[15][pconfig][0][19], 
apbo[15][pconfig][0][1], 
apbo[15][pconfig][0][20], 
apbo[15][pconfig][0][21], 
apbo[15][pconfig][0][22], 
apbo[15][pconfig][0][23], 
apbo[15][pconfig][0][24], 
apbo[15][pconfig][0][25], 
apbo[15][pconfig][0][26], 
apbo[15][pconfig][0][27], 
apbo[15][pconfig][0][28], 
apbo[15][pconfig][0][29], 
apbo[15][pconfig][0][2], 
apbo[15][pconfig][0][30], 
apbo[15][pconfig][0][31], 
apbo[15][pconfig][0][3], 
apbo[15][pconfig][0][4], 
apbo[15][pconfig][0][5], 
apbo[15][pconfig][0][6], 
apbo[15][pconfig][0][7], 
apbo[15][pconfig][0][8], 
apbo[15][pconfig][0][9], 
apbo[15][pconfig][1][0], 
apbo[15][pconfig][1][10], 
apbo[15][pconfig][1][11], 
apbo[15][pconfig][1][12], 
apbo[15][pconfig][1][13], 
apbo[15][pconfig][1][14], 
apbo[15][pconfig][1][15], 
apbo[15][pconfig][1][16], 
apbo[15][pconfig][1][17], 
apbo[15][pconfig][1][18], 
apbo[15][pconfig][1][19], 
apbo[15][pconfig][1][1], 
apbo[15][pconfig][1][20], 
apbo[15][pconfig][1][21], 
apbo[15][pconfig][1][22], 
apbo[15][pconfig][1][23], 
apbo[15][pconfig][1][24], 
apbo[15][pconfig][1][25], 
apbo[15][pconfig][1][26], 
apbo[15][pconfig][1][27], 
apbo[15][pconfig][1][28], 
apbo[15][pconfig][1][29], 
apbo[15][pconfig][1][2], 
apbo[15][pconfig][1][30], 
apbo[15][pconfig][1][31], 
apbo[15][pconfig][1][3], 
apbo[15][pconfig][1][4], 
apbo[15][pconfig][1][5], 
apbo[15][pconfig][1][6], 
apbo[15][pconfig][1][7], 
apbo[15][pconfig][1][8], 
apbo[15][pconfig][1][9], 
apbo[15][pirq][0], 
apbo[15][pirq][10], 
apbo[15][pirq][11], 
apbo[15][pirq][12], 
apbo[15][pirq][13], 
apbo[15][pirq][14], 
apbo[15][pirq][15], 
apbo[15][pirq][16], 
apbo[15][pirq][17], 
apbo[15][pirq][18], 
apbo[15][pirq][19], 
apbo[15][pirq][1], 
apbo[15][pirq][20], 
apbo[15][pirq][21], 
apbo[15][pirq][22], 
apbo[15][pirq][23], 
apbo[15][pirq][24], 
apbo[15][pirq][25], 
apbo[15][pirq][26], 
apbo[15][pirq][27], 
apbo[15][pirq][28], 
apbo[15][pirq][29], 
apbo[15][pirq][2], 
apbo[15][pirq][30], 
apbo[15][pirq][31], 
apbo[15][pirq][3], 
apbo[15][pirq][4], 
apbo[15][pirq][5], 
apbo[15][pirq][6], 
apbo[15][pirq][7], 
apbo[15][pirq][8], 
apbo[15][pirq][9], 
apbo[15][prdata][0], 
apbo[15][prdata][10], 
apbo[15][prdata][11], 
apbo[15][prdata][12], 
apbo[15][prdata][13], 
apbo[15][prdata][14], 
apbo[15][prdata][15], 
apbo[15][prdata][16], 
apbo[15][prdata][17], 
apbo[15][prdata][18], 
apbo[15][prdata][19], 
apbo[15][prdata][1], 
apbo[15][prdata][20], 
apbo[15][prdata][21], 
apbo[15][prdata][22], 
apbo[15][prdata][23], 
apbo[15][prdata][24], 
apbo[15][prdata][25], 
apbo[15][prdata][26], 
apbo[15][prdata][27], 
apbo[15][prdata][28], 
apbo[15][prdata][29], 
apbo[15][prdata][2], 
apbo[15][prdata][30], 
apbo[15][prdata][31], 
apbo[15][prdata][3], 
apbo[15][prdata][4], 
apbo[15][prdata][5], 
apbo[15][prdata][6], 
apbo[15][prdata][7], 
apbo[15][prdata][8], 
apbo[15][prdata][9], 
apbo[1][pconfig][0][0], 
apbo[1][pconfig][0][10], 
apbo[1][pconfig][0][11], 
apbo[1][pconfig][0][12], 
apbo[1][pconfig][0][13], 
apbo[1][pconfig][0][14], 
apbo[1][pconfig][0][15], 
apbo[1][pconfig][0][16], 
apbo[1][pconfig][0][17], 
apbo[1][pconfig][0][18], 
apbo[1][pconfig][0][19], 
apbo[1][pconfig][0][1], 
apbo[1][pconfig][0][20], 
apbo[1][pconfig][0][21], 
apbo[1][pconfig][0][22], 
apbo[1][pconfig][0][23], 
apbo[1][pconfig][0][24], 
apbo[1][pconfig][0][25], 
apbo[1][pconfig][0][26], 
apbo[1][pconfig][0][27], 
apbo[1][pconfig][0][28], 
apbo[1][pconfig][0][29], 
apbo[1][pconfig][0][2], 
apbo[1][pconfig][0][30], 
apbo[1][pconfig][0][31], 
apbo[1][pconfig][0][3], 
apbo[1][pconfig][0][4], 
apbo[1][pconfig][0][5], 
apbo[1][pconfig][0][6], 
apbo[1][pconfig][0][7], 
apbo[1][pconfig][0][8], 
apbo[1][pconfig][0][9], 
apbo[1][pconfig][1][0], 
apbo[1][pconfig][1][10], 
apbo[1][pconfig][1][11], 
apbo[1][pconfig][1][12], 
apbo[1][pconfig][1][13], 
apbo[1][pconfig][1][14], 
apbo[1][pconfig][1][15], 
apbo[1][pconfig][1][16], 
apbo[1][pconfig][1][17], 
apbo[1][pconfig][1][18], 
apbo[1][pconfig][1][19], 
apbo[1][pconfig][1][1], 
apbo[1][pconfig][1][20], 
apbo[1][pconfig][1][21], 
apbo[1][pconfig][1][22], 
apbo[1][pconfig][1][23], 
apbo[1][pconfig][1][24], 
apbo[1][pconfig][1][25], 
apbo[1][pconfig][1][26], 
apbo[1][pconfig][1][27], 
apbo[1][pconfig][1][28], 
apbo[1][pconfig][1][29], 
apbo[1][pconfig][1][2], 
apbo[1][pconfig][1][30], 
apbo[1][pconfig][1][31], 
apbo[1][pconfig][1][3], 
apbo[1][pconfig][1][4], 
apbo[1][pconfig][1][5], 
apbo[1][pconfig][1][6], 
apbo[1][pconfig][1][7], 
apbo[1][pconfig][1][8], 
apbo[1][pconfig][1][9], 
apbo[1][pirq][0], 
apbo[1][pirq][10], 
apbo[1][pirq][11], 
apbo[1][pirq][12], 
apbo[1][pirq][13], 
apbo[1][pirq][14], 
apbo[1][pirq][15], 
apbo[1][pirq][16], 
apbo[1][pirq][17], 
apbo[1][pirq][18], 
apbo[1][pirq][19], 
apbo[1][pirq][1], 
apbo[1][pirq][20], 
apbo[1][pirq][21], 
apbo[1][pirq][22], 
apbo[1][pirq][23], 
apbo[1][pirq][24], 
apbo[1][pirq][25], 
apbo[1][pirq][26], 
apbo[1][pirq][27], 
apbo[1][pirq][28], 
apbo[1][pirq][29], 
apbo[1][pirq][2], 
apbo[1][pirq][30], 
apbo[1][pirq][31], 
apbo[1][pirq][3], 
apbo[1][pirq][4], 
apbo[1][pirq][5], 
apbo[1][pirq][6], 
apbo[1][pirq][7], 
apbo[1][pirq][8], 
apbo[1][pirq][9], 
apbo[1][prdata][0], 
apbo[1][prdata][10], 
apbo[1][prdata][11], 
apbo[1][prdata][12], 
apbo[1][prdata][13], 
apbo[1][prdata][14], 
apbo[1][prdata][15], 
apbo[1][prdata][16], 
apbo[1][prdata][17], 
apbo[1][prdata][18], 
apbo[1][prdata][19], 
apbo[1][prdata][1], 
apbo[1][prdata][20], 
apbo[1][prdata][21], 
apbo[1][prdata][22], 
apbo[1][prdata][23], 
apbo[1][prdata][24], 
apbo[1][prdata][25], 
apbo[1][prdata][26], 
apbo[1][prdata][27], 
apbo[1][prdata][28], 
apbo[1][prdata][29], 
apbo[1][prdata][2], 
apbo[1][prdata][30], 
apbo[1][prdata][31], 
apbo[1][prdata][3], 
apbo[1][prdata][4], 
apbo[1][prdata][5], 
apbo[1][prdata][6], 
apbo[1][prdata][7], 
apbo[1][prdata][8], 
apbo[1][prdata][9], 
apbo[2][pconfig][0][0], 
apbo[2][pconfig][0][10], 
apbo[2][pconfig][0][11], 
apbo[2][pconfig][0][12], 
apbo[2][pconfig][0][13], 
apbo[2][pconfig][0][14], 
apbo[2][pconfig][0][15], 
apbo[2][pconfig][0][16], 
apbo[2][pconfig][0][17], 
apbo[2][pconfig][0][18], 
apbo[2][pconfig][0][19], 
apbo[2][pconfig][0][1], 
apbo[2][pconfig][0][20], 
apbo[2][pconfig][0][21], 
apbo[2][pconfig][0][22], 
apbo[2][pconfig][0][23], 
apbo[2][pconfig][0][24], 
apbo[2][pconfig][0][25], 
apbo[2][pconfig][0][26], 
apbo[2][pconfig][0][27], 
apbo[2][pconfig][0][28], 
apbo[2][pconfig][0][29], 
apbo[2][pconfig][0][2], 
apbo[2][pconfig][0][30], 
apbo[2][pconfig][0][31], 
apbo[2][pconfig][0][3], 
apbo[2][pconfig][0][4], 
apbo[2][pconfig][0][5], 
apbo[2][pconfig][0][6], 
apbo[2][pconfig][0][7], 
apbo[2][pconfig][0][8], 
apbo[2][pconfig][0][9], 
apbo[2][pconfig][1][0], 
apbo[2][pconfig][1][10], 
apbo[2][pconfig][1][11], 
apbo[2][pconfig][1][12], 
apbo[2][pconfig][1][13], 
apbo[2][pconfig][1][14], 
apbo[2][pconfig][1][15], 
apbo[2][pconfig][1][16], 
apbo[2][pconfig][1][17], 
apbo[2][pconfig][1][18], 
apbo[2][pconfig][1][19], 
apbo[2][pconfig][1][1], 
apbo[2][pconfig][1][20], 
apbo[2][pconfig][1][21], 
apbo[2][pconfig][1][22], 
apbo[2][pconfig][1][23], 
apbo[2][pconfig][1][24], 
apbo[2][pconfig][1][25], 
apbo[2][pconfig][1][26], 
apbo[2][pconfig][1][27], 
apbo[2][pconfig][1][28], 
apbo[2][pconfig][1][29], 
apbo[2][pconfig][1][2], 
apbo[2][pconfig][1][30], 
apbo[2][pconfig][1][31], 
apbo[2][pconfig][1][3], 
apbo[2][pconfig][1][4], 
apbo[2][pconfig][1][5], 
apbo[2][pconfig][1][6], 
apbo[2][pconfig][1][7], 
apbo[2][pconfig][1][8], 
apbo[2][pconfig][1][9], 
apbo[2][pirq][0], 
apbo[2][pirq][10], 
apbo[2][pirq][11], 
apbo[2][pirq][12], 
apbo[2][pirq][13], 
apbo[2][pirq][14], 
apbo[2][pirq][15], 
apbo[2][pirq][16], 
apbo[2][pirq][17], 
apbo[2][pirq][18], 
apbo[2][pirq][19], 
apbo[2][pirq][1], 
apbo[2][pirq][20], 
apbo[2][pirq][21], 
apbo[2][pirq][22], 
apbo[2][pirq][23], 
apbo[2][pirq][24], 
apbo[2][pirq][25], 
apbo[2][pirq][26], 
apbo[2][pirq][27], 
apbo[2][pirq][28], 
apbo[2][pirq][29], 
apbo[2][pirq][2], 
apbo[2][pirq][30], 
apbo[2][pirq][31], 
apbo[2][pirq][3], 
apbo[2][pirq][4], 
apbo[2][pirq][5], 
apbo[2][pirq][6], 
apbo[2][pirq][7], 
apbo[2][pirq][8], 
apbo[2][pirq][9], 
apbo[2][prdata][0], 
apbo[2][prdata][10], 
apbo[2][prdata][11], 
apbo[2][prdata][12], 
apbo[2][prdata][13], 
apbo[2][prdata][14], 
apbo[2][prdata][15], 
apbo[2][prdata][16], 
apbo[2][prdata][17], 
apbo[2][prdata][18], 
apbo[2][prdata][19], 
apbo[2][prdata][1], 
apbo[2][prdata][20], 
apbo[2][prdata][21], 
apbo[2][prdata][22], 
apbo[2][prdata][23], 
apbo[2][prdata][24], 
apbo[2][prdata][25], 
apbo[2][prdata][26], 
apbo[2][prdata][27], 
apbo[2][prdata][28], 
apbo[2][prdata][29], 
apbo[2][prdata][2], 
apbo[2][prdata][30], 
apbo[2][prdata][31], 
apbo[2][prdata][3], 
apbo[2][prdata][4], 
apbo[2][prdata][5], 
apbo[2][prdata][6], 
apbo[2][prdata][7], 
apbo[2][prdata][8], 
apbo[2][prdata][9], 
apbo[3][pconfig][0][0], 
apbo[3][pconfig][0][10], 
apbo[3][pconfig][0][11], 
apbo[3][pconfig][0][12], 
apbo[3][pconfig][0][13], 
apbo[3][pconfig][0][14], 
apbo[3][pconfig][0][15], 
apbo[3][pconfig][0][16], 
apbo[3][pconfig][0][17], 
apbo[3][pconfig][0][18], 
apbo[3][pconfig][0][19], 
apbo[3][pconfig][0][1], 
apbo[3][pconfig][0][20], 
apbo[3][pconfig][0][21], 
apbo[3][pconfig][0][22], 
apbo[3][pconfig][0][23], 
apbo[3][pconfig][0][24], 
apbo[3][pconfig][0][25], 
apbo[3][pconfig][0][26], 
apbo[3][pconfig][0][27], 
apbo[3][pconfig][0][28], 
apbo[3][pconfig][0][29], 
apbo[3][pconfig][0][2], 
apbo[3][pconfig][0][30], 
apbo[3][pconfig][0][31], 
apbo[3][pconfig][0][3], 
apbo[3][pconfig][0][4], 
apbo[3][pconfig][0][5], 
apbo[3][pconfig][0][6], 
apbo[3][pconfig][0][7], 
apbo[3][pconfig][0][8], 
apbo[3][pconfig][0][9], 
apbo[3][pconfig][1][0], 
apbo[3][pconfig][1][10], 
apbo[3][pconfig][1][11], 
apbo[3][pconfig][1][12], 
apbo[3][pconfig][1][13], 
apbo[3][pconfig][1][14], 
apbo[3][pconfig][1][15], 
apbo[3][pconfig][1][16], 
apbo[3][pconfig][1][17], 
apbo[3][pconfig][1][18], 
apbo[3][pconfig][1][19], 
apbo[3][pconfig][1][1], 
apbo[3][pconfig][1][20], 
apbo[3][pconfig][1][21], 
apbo[3][pconfig][1][22], 
apbo[3][pconfig][1][23], 
apbo[3][pconfig][1][24], 
apbo[3][pconfig][1][25], 
apbo[3][pconfig][1][26], 
apbo[3][pconfig][1][27], 
apbo[3][pconfig][1][28], 
apbo[3][pconfig][1][29], 
apbo[3][pconfig][1][2], 
apbo[3][pconfig][1][30], 
apbo[3][pconfig][1][31], 
apbo[3][pconfig][1][3], 
apbo[3][pconfig][1][4], 
apbo[3][pconfig][1][5], 
apbo[3][pconfig][1][6], 
apbo[3][pconfig][1][7], 
apbo[3][pconfig][1][8], 
apbo[3][pconfig][1][9], 
apbo[3][pirq][0], 
apbo[3][pirq][10], 
apbo[3][pirq][11], 
apbo[3][pirq][12], 
apbo[3][pirq][13], 
apbo[3][pirq][14], 
apbo[3][pirq][15], 
apbo[3][pirq][16], 
apbo[3][pirq][17], 
apbo[3][pirq][18], 
apbo[3][pirq][19], 
apbo[3][pirq][1], 
apbo[3][pirq][20], 
apbo[3][pirq][21], 
apbo[3][pirq][22], 
apbo[3][pirq][23], 
apbo[3][pirq][24], 
apbo[3][pirq][25], 
apbo[3][pirq][26], 
apbo[3][pirq][27], 
apbo[3][pirq][28], 
apbo[3][pirq][29], 
apbo[3][pirq][2], 
apbo[3][pirq][30], 
apbo[3][pirq][31], 
apbo[3][pirq][3], 
apbo[3][pirq][4], 
apbo[3][pirq][5], 
apbo[3][pirq][6], 
apbo[3][pirq][7], 
apbo[3][pirq][8], 
apbo[3][pirq][9], 
apbo[3][prdata][0], 
apbo[3][prdata][10], 
apbo[3][prdata][11], 
apbo[3][prdata][12], 
apbo[3][prdata][13], 
apbo[3][prdata][14], 
apbo[3][prdata][15], 
apbo[3][prdata][16], 
apbo[3][prdata][17], 
apbo[3][prdata][18], 
apbo[3][prdata][19], 
apbo[3][prdata][1], 
apbo[3][prdata][20], 
apbo[3][prdata][21], 
apbo[3][prdata][22], 
apbo[3][prdata][23], 
apbo[3][prdata][24], 
apbo[3][prdata][25], 
apbo[3][prdata][26], 
apbo[3][prdata][27], 
apbo[3][prdata][28], 
apbo[3][prdata][29], 
apbo[3][prdata][2], 
apbo[3][prdata][30], 
apbo[3][prdata][31], 
apbo[3][prdata][3], 
apbo[3][prdata][4], 
apbo[3][prdata][5], 
apbo[3][prdata][6], 
apbo[3][prdata][7], 
apbo[3][prdata][8], 
apbo[3][prdata][9], 
apbo[4][pconfig][0][0], 
apbo[4][pconfig][0][10], 
apbo[4][pconfig][0][11], 
apbo[4][pconfig][0][12], 
apbo[4][pconfig][0][13], 
apbo[4][pconfig][0][14], 
apbo[4][pconfig][0][15], 
apbo[4][pconfig][0][16], 
apbo[4][pconfig][0][17], 
apbo[4][pconfig][0][18], 
apbo[4][pconfig][0][19], 
apbo[4][pconfig][0][1], 
apbo[4][pconfig][0][20], 
apbo[4][pconfig][0][21], 
apbo[4][pconfig][0][22], 
apbo[4][pconfig][0][23], 
apbo[4][pconfig][0][24], 
apbo[4][pconfig][0][25], 
apbo[4][pconfig][0][26], 
apbo[4][pconfig][0][27], 
apbo[4][pconfig][0][28], 
apbo[4][pconfig][0][29], 
apbo[4][pconfig][0][2], 
apbo[4][pconfig][0][30], 
apbo[4][pconfig][0][31], 
apbo[4][pconfig][0][3], 
apbo[4][pconfig][0][4], 
apbo[4][pconfig][0][5], 
apbo[4][pconfig][0][6], 
apbo[4][pconfig][0][7], 
apbo[4][pconfig][0][8], 
apbo[4][pconfig][0][9], 
apbo[4][pconfig][1][0], 
apbo[4][pconfig][1][10], 
apbo[4][pconfig][1][11], 
apbo[4][pconfig][1][12], 
apbo[4][pconfig][1][13], 
apbo[4][pconfig][1][14], 
apbo[4][pconfig][1][15], 
apbo[4][pconfig][1][16], 
apbo[4][pconfig][1][17], 
apbo[4][pconfig][1][18], 
apbo[4][pconfig][1][19], 
apbo[4][pconfig][1][1], 
apbo[4][pconfig][1][20], 
apbo[4][pconfig][1][21], 
apbo[4][pconfig][1][22], 
apbo[4][pconfig][1][23], 
apbo[4][pconfig][1][24], 
apbo[4][pconfig][1][25], 
apbo[4][pconfig][1][26], 
apbo[4][pconfig][1][27], 
apbo[4][pconfig][1][28], 
apbo[4][pconfig][1][29], 
apbo[4][pconfig][1][2], 
apbo[4][pconfig][1][30], 
apbo[4][pconfig][1][31], 
apbo[4][pconfig][1][3], 
apbo[4][pconfig][1][4], 
apbo[4][pconfig][1][5], 
apbo[4][pconfig][1][6], 
apbo[4][pconfig][1][7], 
apbo[4][pconfig][1][8], 
apbo[4][pconfig][1][9], 
apbo[4][pirq][0], 
apbo[4][pirq][10], 
apbo[4][pirq][11], 
apbo[4][pirq][12], 
apbo[4][pirq][13], 
apbo[4][pirq][14], 
apbo[4][pirq][15], 
apbo[4][pirq][16], 
apbo[4][pirq][17], 
apbo[4][pirq][18], 
apbo[4][pirq][19], 
apbo[4][pirq][1], 
apbo[4][pirq][20], 
apbo[4][pirq][21], 
apbo[4][pirq][22], 
apbo[4][pirq][23], 
apbo[4][pirq][24], 
apbo[4][pirq][25], 
apbo[4][pirq][26], 
apbo[4][pirq][27], 
apbo[4][pirq][28], 
apbo[4][pirq][29], 
apbo[4][pirq][2], 
apbo[4][pirq][30], 
apbo[4][pirq][31], 
apbo[4][pirq][3], 
apbo[4][pirq][4], 
apbo[4][pirq][5], 
apbo[4][pirq][6], 
apbo[4][pirq][7], 
apbo[4][pirq][8], 
apbo[4][pirq][9], 
apbo[4][prdata][0], 
apbo[4][prdata][10], 
apbo[4][prdata][11], 
apbo[4][prdata][12], 
apbo[4][prdata][13], 
apbo[4][prdata][14], 
apbo[4][prdata][15], 
apbo[4][prdata][16], 
apbo[4][prdata][17], 
apbo[4][prdata][18], 
apbo[4][prdata][19], 
apbo[4][prdata][1], 
apbo[4][prdata][20], 
apbo[4][prdata][21], 
apbo[4][prdata][22], 
apbo[4][prdata][23], 
apbo[4][prdata][24], 
apbo[4][prdata][25], 
apbo[4][prdata][26], 
apbo[4][prdata][27], 
apbo[4][prdata][28], 
apbo[4][prdata][29], 
apbo[4][prdata][2], 
apbo[4][prdata][30], 
apbo[4][prdata][31], 
apbo[4][prdata][3], 
apbo[4][prdata][4], 
apbo[4][prdata][5], 
apbo[4][prdata][6], 
apbo[4][prdata][7], 
apbo[4][prdata][8], 
apbo[4][prdata][9], 
apbo[5][pconfig][0][0], 
apbo[5][pconfig][0][10], 
apbo[5][pconfig][0][11], 
apbo[5][pconfig][0][12], 
apbo[5][pconfig][0][13], 
apbo[5][pconfig][0][14], 
apbo[5][pconfig][0][15], 
apbo[5][pconfig][0][16], 
apbo[5][pconfig][0][17], 
apbo[5][pconfig][0][18], 
apbo[5][pconfig][0][19], 
apbo[5][pconfig][0][1], 
apbo[5][pconfig][0][20], 
apbo[5][pconfig][0][21], 
apbo[5][pconfig][0][22], 
apbo[5][pconfig][0][23], 
apbo[5][pconfig][0][24], 
apbo[5][pconfig][0][25], 
apbo[5][pconfig][0][26], 
apbo[5][pconfig][0][27], 
apbo[5][pconfig][0][28], 
apbo[5][pconfig][0][29], 
apbo[5][pconfig][0][2], 
apbo[5][pconfig][0][30], 
apbo[5][pconfig][0][31], 
apbo[5][pconfig][0][3], 
apbo[5][pconfig][0][4], 
apbo[5][pconfig][0][5], 
apbo[5][pconfig][0][6], 
apbo[5][pconfig][0][7], 
apbo[5][pconfig][0][8], 
apbo[5][pconfig][0][9], 
apbo[5][pconfig][1][0], 
apbo[5][pconfig][1][10], 
apbo[5][pconfig][1][11], 
apbo[5][pconfig][1][12], 
apbo[5][pconfig][1][13], 
apbo[5][pconfig][1][14], 
apbo[5][pconfig][1][15], 
apbo[5][pconfig][1][16], 
apbo[5][pconfig][1][17], 
apbo[5][pconfig][1][18], 
apbo[5][pconfig][1][19], 
apbo[5][pconfig][1][1], 
apbo[5][pconfig][1][20], 
apbo[5][pconfig][1][21], 
apbo[5][pconfig][1][22], 
apbo[5][pconfig][1][23], 
apbo[5][pconfig][1][24], 
apbo[5][pconfig][1][25], 
apbo[5][pconfig][1][26], 
apbo[5][pconfig][1][27], 
apbo[5][pconfig][1][28], 
apbo[5][pconfig][1][29], 
apbo[5][pconfig][1][2], 
apbo[5][pconfig][1][30], 
apbo[5][pconfig][1][31], 
apbo[5][pconfig][1][3], 
apbo[5][pconfig][1][4], 
apbo[5][pconfig][1][5], 
apbo[5][pconfig][1][6], 
apbo[5][pconfig][1][7], 
apbo[5][pconfig][1][8], 
apbo[5][pconfig][1][9], 
apbo[5][pirq][0], 
apbo[5][pirq][10], 
apbo[5][pirq][11], 
apbo[5][pirq][12], 
apbo[5][pirq][13], 
apbo[5][pirq][14], 
apbo[5][pirq][15], 
apbo[5][pirq][16], 
apbo[5][pirq][17], 
apbo[5][pirq][18], 
apbo[5][pirq][19], 
apbo[5][pirq][1], 
apbo[5][pirq][20], 
apbo[5][pirq][21], 
apbo[5][pirq][22], 
apbo[5][pirq][23], 
apbo[5][pirq][24], 
apbo[5][pirq][25], 
apbo[5][pirq][26], 
apbo[5][pirq][27], 
apbo[5][pirq][28], 
apbo[5][pirq][29], 
apbo[5][pirq][2], 
apbo[5][pirq][30], 
apbo[5][pirq][31], 
apbo[5][pirq][3], 
apbo[5][pirq][4], 
apbo[5][pirq][5], 
apbo[5][pirq][6], 
apbo[5][pirq][7], 
apbo[5][pirq][8], 
apbo[5][pirq][9], 
apbo[5][prdata][0], 
apbo[5][prdata][10], 
apbo[5][prdata][11], 
apbo[5][prdata][12], 
apbo[5][prdata][13], 
apbo[5][prdata][14], 
apbo[5][prdata][15], 
apbo[5][prdata][16], 
apbo[5][prdata][17], 
apbo[5][prdata][18], 
apbo[5][prdata][19], 
apbo[5][prdata][1], 
apbo[5][prdata][20], 
apbo[5][prdata][21], 
apbo[5][prdata][22], 
apbo[5][prdata][23], 
apbo[5][prdata][24], 
apbo[5][prdata][25], 
apbo[5][prdata][26], 
apbo[5][prdata][27], 
apbo[5][prdata][28], 
apbo[5][prdata][29], 
apbo[5][prdata][2], 
apbo[5][prdata][30], 
apbo[5][prdata][31], 
apbo[5][prdata][3], 
apbo[5][prdata][4], 
apbo[5][prdata][5], 
apbo[5][prdata][6], 
apbo[5][prdata][7], 
apbo[5][prdata][8], 
apbo[5][prdata][9], 
apbo[6][pconfig][0][0], 
apbo[6][pconfig][0][10], 
apbo[6][pconfig][0][11], 
apbo[6][pconfig][0][12], 
apbo[6][pconfig][0][13], 
apbo[6][pconfig][0][14], 
apbo[6][pconfig][0][15], 
apbo[6][pconfig][0][16], 
apbo[6][pconfig][0][17], 
apbo[6][pconfig][0][18], 
apbo[6][pconfig][0][19], 
apbo[6][pconfig][0][1], 
apbo[6][pconfig][0][20], 
apbo[6][pconfig][0][21], 
apbo[6][pconfig][0][22], 
apbo[6][pconfig][0][23], 
apbo[6][pconfig][0][24], 
apbo[6][pconfig][0][25], 
apbo[6][pconfig][0][26], 
apbo[6][pconfig][0][27], 
apbo[6][pconfig][0][28], 
apbo[6][pconfig][0][29], 
apbo[6][pconfig][0][2], 
apbo[6][pconfig][0][30], 
apbo[6][pconfig][0][31], 
apbo[6][pconfig][0][3], 
apbo[6][pconfig][0][4], 
apbo[6][pconfig][0][5], 
apbo[6][pconfig][0][6], 
apbo[6][pconfig][0][7], 
apbo[6][pconfig][0][8], 
apbo[6][pconfig][0][9], 
apbo[6][pconfig][1][0], 
apbo[6][pconfig][1][10], 
apbo[6][pconfig][1][11], 
apbo[6][pconfig][1][12], 
apbo[6][pconfig][1][13], 
apbo[6][pconfig][1][14], 
apbo[6][pconfig][1][15], 
apbo[6][pconfig][1][16], 
apbo[6][pconfig][1][17], 
apbo[6][pconfig][1][18], 
apbo[6][pconfig][1][19], 
apbo[6][pconfig][1][1], 
apbo[6][pconfig][1][20], 
apbo[6][pconfig][1][21], 
apbo[6][pconfig][1][22], 
apbo[6][pconfig][1][23], 
apbo[6][pconfig][1][24], 
apbo[6][pconfig][1][25], 
apbo[6][pconfig][1][26], 
apbo[6][pconfig][1][27], 
apbo[6][pconfig][1][28], 
apbo[6][pconfig][1][29], 
apbo[6][pconfig][1][2], 
apbo[6][pconfig][1][30], 
apbo[6][pconfig][1][31], 
apbo[6][pconfig][1][3], 
apbo[6][pconfig][1][4], 
apbo[6][pconfig][1][5], 
apbo[6][pconfig][1][6], 
apbo[6][pconfig][1][7], 
apbo[6][pconfig][1][8], 
apbo[6][pconfig][1][9], 
apbo[6][pirq][0], 
apbo[6][pirq][10], 
apbo[6][pirq][11], 
apbo[6][pirq][12], 
apbo[6][pirq][13], 
apbo[6][pirq][14], 
apbo[6][pirq][15], 
apbo[6][pirq][16], 
apbo[6][pirq][17], 
apbo[6][pirq][18], 
apbo[6][pirq][19], 
apbo[6][pirq][1], 
apbo[6][pirq][20], 
apbo[6][pirq][21], 
apbo[6][pirq][22], 
apbo[6][pirq][23], 
apbo[6][pirq][24], 
apbo[6][pirq][25], 
apbo[6][pirq][26], 
apbo[6][pirq][27], 
apbo[6][pirq][28], 
apbo[6][pirq][29], 
apbo[6][pirq][2], 
apbo[6][pirq][30], 
apbo[6][pirq][31], 
apbo[6][pirq][3], 
apbo[6][pirq][4], 
apbo[6][pirq][5], 
apbo[6][pirq][6], 
apbo[6][pirq][7], 
apbo[6][pirq][8], 
apbo[6][pirq][9], 
apbo[6][prdata][0], 
apbo[6][prdata][10], 
apbo[6][prdata][11], 
apbo[6][prdata][12], 
apbo[6][prdata][13], 
apbo[6][prdata][14], 
apbo[6][prdata][15], 
apbo[6][prdata][16], 
apbo[6][prdata][17], 
apbo[6][prdata][18], 
apbo[6][prdata][19], 
apbo[6][prdata][1], 
apbo[6][prdata][20], 
apbo[6][prdata][21], 
apbo[6][prdata][22], 
apbo[6][prdata][23], 
apbo[6][prdata][24], 
apbo[6][prdata][25], 
apbo[6][prdata][26], 
apbo[6][prdata][27], 
apbo[6][prdata][28], 
apbo[6][prdata][29], 
apbo[6][prdata][2], 
apbo[6][prdata][30], 
apbo[6][prdata][31], 
apbo[6][prdata][3], 
apbo[6][prdata][4], 
apbo[6][prdata][5], 
apbo[6][prdata][6], 
apbo[6][prdata][7], 
apbo[6][prdata][8], 
apbo[6][prdata][9], 
apbo[7][pconfig][0][0], 
apbo[7][pconfig][0][10], 
apbo[7][pconfig][0][11], 
apbo[7][pconfig][0][12], 
apbo[7][pconfig][0][13], 
apbo[7][pconfig][0][14], 
apbo[7][pconfig][0][15], 
apbo[7][pconfig][0][16], 
apbo[7][pconfig][0][17], 
apbo[7][pconfig][0][18], 
apbo[7][pconfig][0][19], 
apbo[7][pconfig][0][1], 
apbo[7][pconfig][0][20], 
apbo[7][pconfig][0][21], 
apbo[7][pconfig][0][22], 
apbo[7][pconfig][0][23], 
apbo[7][pconfig][0][24], 
apbo[7][pconfig][0][25], 
apbo[7][pconfig][0][26], 
apbo[7][pconfig][0][27], 
apbo[7][pconfig][0][28], 
apbo[7][pconfig][0][29], 
apbo[7][pconfig][0][2], 
apbo[7][pconfig][0][30], 
apbo[7][pconfig][0][31], 
apbo[7][pconfig][0][3], 
apbo[7][pconfig][0][4], 
apbo[7][pconfig][0][5], 
apbo[7][pconfig][0][6], 
apbo[7][pconfig][0][7], 
apbo[7][pconfig][0][8], 
apbo[7][pconfig][0][9], 
apbo[7][pconfig][1][0], 
apbo[7][pconfig][1][10], 
apbo[7][pconfig][1][11], 
apbo[7][pconfig][1][12], 
apbo[7][pconfig][1][13], 
apbo[7][pconfig][1][14], 
apbo[7][pconfig][1][15], 
apbo[7][pconfig][1][16], 
apbo[7][pconfig][1][17], 
apbo[7][pconfig][1][18], 
apbo[7][pconfig][1][19], 
apbo[7][pconfig][1][1], 
apbo[7][pconfig][1][20], 
apbo[7][pconfig][1][21], 
apbo[7][pconfig][1][22], 
apbo[7][pconfig][1][23], 
apbo[7][pconfig][1][24], 
apbo[7][pconfig][1][25], 
apbo[7][pconfig][1][26], 
apbo[7][pconfig][1][27], 
apbo[7][pconfig][1][28], 
apbo[7][pconfig][1][29], 
apbo[7][pconfig][1][2], 
apbo[7][pconfig][1][30], 
apbo[7][pconfig][1][31], 
apbo[7][pconfig][1][3], 
apbo[7][pconfig][1][4], 
apbo[7][pconfig][1][5], 
apbo[7][pconfig][1][6], 
apbo[7][pconfig][1][7], 
apbo[7][pconfig][1][8], 
apbo[7][pconfig][1][9], 
apbo[7][pirq][0], 
apbo[7][pirq][10], 
apbo[7][pirq][11], 
apbo[7][pirq][12], 
apbo[7][pirq][13], 
apbo[7][pirq][14], 
apbo[7][pirq][15], 
apbo[7][pirq][16], 
apbo[7][pirq][17], 
apbo[7][pirq][18], 
apbo[7][pirq][19], 
apbo[7][pirq][1], 
apbo[7][pirq][20], 
apbo[7][pirq][21], 
apbo[7][pirq][22], 
apbo[7][pirq][23], 
apbo[7][pirq][24], 
apbo[7][pirq][25], 
apbo[7][pirq][26], 
apbo[7][pirq][27], 
apbo[7][pirq][28], 
apbo[7][pirq][29], 
apbo[7][pirq][2], 
apbo[7][pirq][30], 
apbo[7][pirq][31], 
apbo[7][pirq][3], 
apbo[7][pirq][4], 
apbo[7][pirq][5], 
apbo[7][pirq][6], 
apbo[7][pirq][7], 
apbo[7][pirq][8], 
apbo[7][pirq][9], 
apbo[7][prdata][0], 
apbo[7][prdata][10], 
apbo[7][prdata][11], 
apbo[7][prdata][12], 
apbo[7][prdata][13], 
apbo[7][prdata][14], 
apbo[7][prdata][15], 
apbo[7][prdata][16], 
apbo[7][prdata][17], 
apbo[7][prdata][18], 
apbo[7][prdata][19], 
apbo[7][prdata][1], 
apbo[7][prdata][20], 
apbo[7][prdata][21], 
apbo[7][prdata][22], 
apbo[7][prdata][23], 
apbo[7][prdata][24], 
apbo[7][prdata][25], 
apbo[7][prdata][26], 
apbo[7][prdata][27], 
apbo[7][prdata][28], 
apbo[7][prdata][29], 
apbo[7][prdata][2], 
apbo[7][prdata][30], 
apbo[7][prdata][31], 
apbo[7][prdata][3], 
apbo[7][prdata][4], 
apbo[7][prdata][5], 
apbo[7][prdata][6], 
apbo[7][prdata][7], 
apbo[7][prdata][8], 
apbo[7][prdata][9], 
apbo[8][pconfig][0][0], 
apbo[8][pconfig][0][10], 
apbo[8][pconfig][0][11], 
apbo[8][pconfig][0][12], 
apbo[8][pconfig][0][13], 
apbo[8][pconfig][0][14], 
apbo[8][pconfig][0][15], 
apbo[8][pconfig][0][16], 
apbo[8][pconfig][0][17], 
apbo[8][pconfig][0][18], 
apbo[8][pconfig][0][19], 
apbo[8][pconfig][0][1], 
apbo[8][pconfig][0][20], 
apbo[8][pconfig][0][21], 
apbo[8][pconfig][0][22], 
apbo[8][pconfig][0][23], 
apbo[8][pconfig][0][24], 
apbo[8][pconfig][0][25], 
apbo[8][pconfig][0][26], 
apbo[8][pconfig][0][27], 
apbo[8][pconfig][0][28], 
apbo[8][pconfig][0][29], 
apbo[8][pconfig][0][2], 
apbo[8][pconfig][0][30], 
apbo[8][pconfig][0][31], 
apbo[8][pconfig][0][3], 
apbo[8][pconfig][0][4], 
apbo[8][pconfig][0][5], 
apbo[8][pconfig][0][6], 
apbo[8][pconfig][0][7], 
apbo[8][pconfig][0][8], 
apbo[8][pconfig][0][9], 
apbo[8][pconfig][1][0], 
apbo[8][pconfig][1][10], 
apbo[8][pconfig][1][11], 
apbo[8][pconfig][1][12], 
apbo[8][pconfig][1][13], 
apbo[8][pconfig][1][14], 
apbo[8][pconfig][1][15], 
apbo[8][pconfig][1][16], 
apbo[8][pconfig][1][17], 
apbo[8][pconfig][1][18], 
apbo[8][pconfig][1][19], 
apbo[8][pconfig][1][1], 
apbo[8][pconfig][1][20], 
apbo[8][pconfig][1][21], 
apbo[8][pconfig][1][22], 
apbo[8][pconfig][1][23], 
apbo[8][pconfig][1][24], 
apbo[8][pconfig][1][25], 
apbo[8][pconfig][1][26], 
apbo[8][pconfig][1][27], 
apbo[8][pconfig][1][28], 
apbo[8][pconfig][1][29], 
apbo[8][pconfig][1][2], 
apbo[8][pconfig][1][30], 
apbo[8][pconfig][1][31], 
apbo[8][pconfig][1][3], 
apbo[8][pconfig][1][4], 
apbo[8][pconfig][1][5], 
apbo[8][pconfig][1][6], 
apbo[8][pconfig][1][7], 
apbo[8][pconfig][1][8], 
apbo[8][pconfig][1][9], 
apbo[8][pirq][0], 
apbo[8][pirq][10], 
apbo[8][pirq][11], 
apbo[8][pirq][12], 
apbo[8][pirq][13], 
apbo[8][pirq][14], 
apbo[8][pirq][15], 
apbo[8][pirq][16], 
apbo[8][pirq][17], 
apbo[8][pirq][18], 
apbo[8][pirq][19], 
apbo[8][pirq][1], 
apbo[8][pirq][20], 
apbo[8][pirq][21], 
apbo[8][pirq][22], 
apbo[8][pirq][23], 
apbo[8][pirq][24], 
apbo[8][pirq][25], 
apbo[8][pirq][26], 
apbo[8][pirq][27], 
apbo[8][pirq][28], 
apbo[8][pirq][29], 
apbo[8][pirq][2], 
apbo[8][pirq][30], 
apbo[8][pirq][31], 
apbo[8][pirq][3], 
apbo[8][pirq][4], 
apbo[8][pirq][5], 
apbo[8][pirq][6], 
apbo[8][pirq][7], 
apbo[8][pirq][8], 
apbo[8][pirq][9], 
apbo[8][prdata][0], 
apbo[8][prdata][10], 
apbo[8][prdata][11], 
apbo[8][prdata][12], 
apbo[8][prdata][13], 
apbo[8][prdata][14], 
apbo[8][prdata][15], 
apbo[8][prdata][16], 
apbo[8][prdata][17], 
apbo[8][prdata][18], 
apbo[8][prdata][19], 
apbo[8][prdata][1], 
apbo[8][prdata][20], 
apbo[8][prdata][21], 
apbo[8][prdata][22], 
apbo[8][prdata][23], 
apbo[8][prdata][24], 
apbo[8][prdata][25], 
apbo[8][prdata][26], 
apbo[8][prdata][27], 
apbo[8][prdata][28], 
apbo[8][prdata][29], 
apbo[8][prdata][2], 
apbo[8][prdata][30], 
apbo[8][prdata][31], 
apbo[8][prdata][3], 
apbo[8][prdata][4], 
apbo[8][prdata][5], 
apbo[8][prdata][6], 
apbo[8][prdata][7], 
apbo[8][prdata][8], 
apbo[8][prdata][9], 
apbo[9][pconfig][0][0], 
apbo[9][pconfig][0][10], 
apbo[9][pconfig][0][11], 
apbo[9][pconfig][0][12], 
apbo[9][pconfig][0][13], 
apbo[9][pconfig][0][14], 
apbo[9][pconfig][0][15], 
apbo[9][pconfig][0][16], 
apbo[9][pconfig][0][17], 
apbo[9][pconfig][0][18], 
apbo[9][pconfig][0][19], 
apbo[9][pconfig][0][1], 
apbo[9][pconfig][0][20], 
apbo[9][pconfig][0][21], 
apbo[9][pconfig][0][22], 
apbo[9][pconfig][0][23], 
apbo[9][pconfig][0][24], 
apbo[9][pconfig][0][25], 
apbo[9][pconfig][0][26], 
apbo[9][pconfig][0][27], 
apbo[9][pconfig][0][28], 
apbo[9][pconfig][0][29], 
apbo[9][pconfig][0][2], 
apbo[9][pconfig][0][30], 
apbo[9][pconfig][0][31], 
apbo[9][pconfig][0][3], 
apbo[9][pconfig][0][4], 
apbo[9][pconfig][0][5], 
apbo[9][pconfig][0][6], 
apbo[9][pconfig][0][7], 
apbo[9][pconfig][0][8], 
apbo[9][pconfig][0][9], 
apbo[9][pconfig][1][0], 
apbo[9][pconfig][1][10], 
apbo[9][pconfig][1][11], 
apbo[9][pconfig][1][12], 
apbo[9][pconfig][1][13], 
apbo[9][pconfig][1][14], 
apbo[9][pconfig][1][15], 
apbo[9][pconfig][1][16], 
apbo[9][pconfig][1][17], 
apbo[9][pconfig][1][18], 
apbo[9][pconfig][1][19], 
apbo[9][pconfig][1][1], 
apbo[9][pconfig][1][20], 
apbo[9][pconfig][1][21], 
apbo[9][pconfig][1][22], 
apbo[9][pconfig][1][23], 
apbo[9][pconfig][1][24], 
apbo[9][pconfig][1][25], 
apbo[9][pconfig][1][26], 
apbo[9][pconfig][1][27], 
apbo[9][pconfig][1][28], 
apbo[9][pconfig][1][29], 
apbo[9][pconfig][1][2], 
apbo[9][pconfig][1][30], 
apbo[9][pconfig][1][31], 
apbo[9][pconfig][1][3], 
apbo[9][pconfig][1][4], 
apbo[9][pconfig][1][5], 
apbo[9][pconfig][1][6], 
apbo[9][pconfig][1][7], 
apbo[9][pconfig][1][8], 
apbo[9][pconfig][1][9], 
apbo[9][pirq][0], 
apbo[9][pirq][10], 
apbo[9][pirq][11], 
apbo[9][pirq][12], 
apbo[9][pirq][13], 
apbo[9][pirq][14], 
apbo[9][pirq][15], 
apbo[9][pirq][16], 
apbo[9][pirq][17], 
apbo[9][pirq][18], 
apbo[9][pirq][19], 
apbo[9][pirq][1], 
apbo[9][pirq][20], 
apbo[9][pirq][21], 
apbo[9][pirq][22], 
apbo[9][pirq][23], 
apbo[9][pirq][24], 
apbo[9][pirq][25], 
apbo[9][pirq][26], 
apbo[9][pirq][27], 
apbo[9][pirq][28], 
apbo[9][pirq][29], 
apbo[9][pirq][2], 
apbo[9][pirq][30], 
apbo[9][pirq][31], 
apbo[9][pirq][3], 
apbo[9][pirq][4], 
apbo[9][pirq][5], 
apbo[9][pirq][6], 
apbo[9][pirq][7], 
apbo[9][pirq][8], 
apbo[9][pirq][9], 
apbo[9][prdata][0], 
apbo[9][prdata][10], 
apbo[9][prdata][11], 
apbo[9][prdata][12], 
apbo[9][prdata][13], 
apbo[9][prdata][14], 
apbo[9][prdata][15], 
apbo[9][prdata][16], 
apbo[9][prdata][17], 
apbo[9][prdata][18], 
apbo[9][prdata][19], 
apbo[9][prdata][1], 
apbo[9][prdata][20], 
apbo[9][prdata][21], 
apbo[9][prdata][22], 
apbo[9][prdata][23], 
apbo[9][prdata][24], 
apbo[9][prdata][25], 
apbo[9][prdata][26], 
apbo[9][prdata][27], 
apbo[9][prdata][28], 
apbo[9][prdata][29], 
apbo[9][prdata][2], 
apbo[9][prdata][30], 
apbo[9][prdata][31], 
apbo[9][prdata][3], 
apbo[9][prdata][4], 
apbo[9][prdata][5], 
apbo[9][prdata][6], 
apbo[9][prdata][7], 
apbo[9][prdata][8], 
apbo[9][prdata][9], 
clk, 
rst, 

FSM_sequential_syncrregs.r[p][0][state][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/syncrregs.r_reg[p][0][state][1] - 
wires: CLBLM_L_X46Y157/CLBLM_IMUX3 CLBLM_L_X46Y157/CLBLM_IMUX33 CLBLM_L_X46Y157/CLBLM_L_A2 CLBLM_L_X46Y157/CLBLM_L_C1 CLBLM_R_X47Y157/CLBLM_IMUX1 CLBLM_R_X47Y157/CLBLM_IMUX15 CLBLM_R_X47Y157/CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y157/CLBLM_M_A3 CLBLM_R_X47Y157/CLBLM_M_AQ CLBLM_R_X47Y157/CLBLM_M_B1 CLBLM_R_X47Y159/CLBLM_IMUX24 CLBLM_R_X47Y159/CLBLM_IMUX8 CLBLM_R_X47Y159/CLBLM_M_A5 CLBLM_R_X47Y159/CLBLM_M_B5 INT_L_X46Y157/EL1BEG3 INT_L_X46Y157/IMUX_L3 INT_L_X46Y157/IMUX_L33 INT_L_X46Y157/NL1BEG0 INT_L_X46Y157/NL1END_S3_0 INT_L_X46Y157/WR1END1 INT_L_X46Y158/EL1BEG_N3 INT_L_X46Y158/NL1END0 INT_R_X47Y157/EL1END3 INT_R_X47Y157/IMUX1 INT_R_X47Y157/IMUX15 INT_R_X47Y157/LOGIC_OUTS4 INT_R_X47Y157/NN2BEG0 INT_R_X47Y157/WR1BEG1 INT_R_X47Y158/NN2A0 INT_R_X47Y158/NN2END_S2_0 INT_R_X47Y159/IMUX24 INT_R_X47Y159/IMUX8 INT_R_X47Y159/NN2END0 
pips: CLBLM_L_X46Y157/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y157/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y157/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y157/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y157/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X47Y159/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y159/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y157/INT_L.WR1END1->>IMUX_L3 INT_L_X46Y157/INT_L.WR1END1->>IMUX_L33 INT_L_X46Y157/INT_L.WR1END1->>NL1BEG0 INT_L_X46Y158/INT_L.NL1END0->>EL1BEG_N3 INT_R_X47Y157/INT_R.EL1END3->>IMUX15 INT_R_X47Y157/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X47Y157/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X47Y157/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X47Y159/INT_R.NN2END0->>IMUX24 INT_R_X47Y159/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

apbx/syncrregs.r_reg[p][0][state][0] - 
wires: CLBLM_L_X46Y157/CLBLM_IMUX0 CLBLM_L_X46Y157/CLBLM_IMUX30 CLBLM_L_X46Y157/CLBLM_LOGIC_OUTS0 CLBLM_L_X46Y157/CLBLM_L_A3 CLBLM_L_X46Y157/CLBLM_L_AQ CLBLM_L_X46Y157/CLBLM_L_C5 CLBLM_R_X47Y157/CLBLM_IMUX11 CLBLM_R_X47Y157/CLBLM_M_A4 CLBLM_R_X47Y159/CLBLM_IMUX18 CLBLM_R_X47Y159/CLBLM_IMUX2 CLBLM_R_X47Y159/CLBLM_M_A2 CLBLM_R_X47Y159/CLBLM_M_B2 INT_L_X46Y157/EL1BEG2 INT_L_X46Y157/ER1BEG1 INT_L_X46Y157/IMUX_L0 INT_L_X46Y157/IMUX_L30 INT_L_X46Y157/LOGIC_OUTS_L0 INT_L_X46Y157/NL1BEG_N3 INT_R_X47Y157/EL1END2 INT_R_X47Y157/ER1END1 INT_R_X47Y157/IMUX11 INT_R_X47Y157/NR1BEG2 INT_R_X47Y158/NL1BEG1 INT_R_X47Y158/NR1END2 INT_R_X47Y159/IMUX18 INT_R_X47Y159/IMUX2 INT_R_X47Y159/NL1END1 
pips: CLBLM_L_X46Y157/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y157/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y157/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y157/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y159/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y159/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X46Y157/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X46Y157/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X46Y157/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X46Y157/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X46Y157/INT_L.NL1BEG_N3->>IMUX_L30 INT_R_X47Y157/INT_R.EL1END2->>NR1BEG2 INT_R_X47Y157/INT_R.ER1END1->>IMUX11 INT_R_X47Y158/INT_R.NR1END2->>NL1BEG1 INT_R_X47Y159/INT_R.NL1END1->>IMUX18 INT_R_X47Y159/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

FSM_sequential_syncrregs.r[p][0][state][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/syncrregs.r_reg[p][0][psel_n_0_] - 
wires: CLBLM_L_X46Y159/CLBLM_IMUX5 CLBLM_L_X46Y159/CLBLM_L_A6 CLBLM_L_X46Y162/CLBLM_IMUX33 CLBLM_L_X46Y162/CLBLM_L_C1 CLBLM_L_X46Y163/CLBLM_IMUX33 CLBLM_L_X46Y163/CLBLM_L_C1 CLBLM_L_X46Y165/CLBLM_IMUX0 CLBLM_L_X46Y165/CLBLM_L_A3 CLBLM_R_X47Y159/CLBLM_EL1BEG0 CLBLM_R_X47Y159/CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y159/CLBLM_M_BQ CLBLM_R_X47Y162/CLBLM_IMUX16 CLBLM_R_X47Y162/CLBLM_IMUX17 CLBLM_R_X47Y162/CLBLM_IMUX20 CLBLM_R_X47Y162/CLBLM_IMUX32 CLBLM_R_X47Y162/CLBLM_L_B3 CLBLM_R_X47Y162/CLBLM_L_C2 CLBLM_R_X47Y162/CLBLM_M_B3 CLBLM_R_X47Y162/CLBLM_M_C1 CLBLM_R_X47Y163/CLBLM_EL1BEG3 CLBLM_R_X47Y164/CLBLM_IMUX23 CLBLM_R_X47Y164/CLBLM_IMUX40 CLBLM_R_X47Y164/CLBLM_L_C3 CLBLM_R_X47Y164/CLBLM_M_D1 CLBLM_R_X47Y165/CLBLM_NE2A0 CLBLM_R_X49Y160/CLBLM_IMUX0 CLBLM_R_X49Y160/CLBLM_L_A3 CLBLM_R_X49Y163/CLBLM_IMUX12 CLBLM_R_X49Y163/CLBLM_IMUX13 CLBLM_R_X49Y163/CLBLM_IMUX5 CLBLM_R_X49Y163/CLBLM_L_A6 CLBLM_R_X49Y163/CLBLM_L_B6 CLBLM_R_X49Y163/CLBLM_M_B6 CLBLM_R_X49Y166/CLBLM_IMUX1 CLBLM_R_X49Y166/CLBLM_IMUX6 CLBLM_R_X49Y166/CLBLM_L_A1 CLBLM_R_X49Y166/CLBLM_M_A3 DSP_L_X48Y155/DSP_EL1BEG0_4 DSP_L_X48Y160/DSP_EL1BEG3_3 DSP_L_X48Y165/DSP_NE2A0_0 INT_INTERFACE_L_X48Y159/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y163/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y165/INT_INTERFACE_NE2A0 INT_L_X46Y159/IMUX_L5 INT_L_X46Y159/WR1END2 INT_L_X46Y162/IMUX_L33 INT_L_X46Y162/WR1END1 INT_L_X46Y163/IMUX_L33 INT_L_X46Y163/SL1END0 INT_L_X46Y164/EL1BEG3 INT_L_X46Y164/NW2END_S0_0 INT_L_X46Y164/SL1BEG0 INT_L_X46Y164/SR1BEG_S0 INT_L_X46Y165/EL1BEG_N3 INT_L_X46Y165/IMUX_L0 INT_L_X46Y165/NW2END0 INT_L_X48Y158/EL1END_S3_0 INT_L_X48Y159/EL1END0 INT_L_X48Y159/NE2BEG0 INT_L_X48Y160/NE2A0 INT_L_X48Y163/EL1BEG2 INT_L_X48Y163/EL1END3 INT_L_X48Y164/NE2END_S3_0 INT_L_X48Y165/NE2BEG0 INT_L_X48Y165/NE2END0 INT_L_X48Y166/NE2A0 INT_R_X47Y159/EL1BEG0 INT_R_X47Y159/LOGIC_OUTS5 INT_R_X47Y159/NL1BEG0 INT_R_X47Y159/NL1END_S3_0 INT_R_X47Y159/WR1BEG2 INT_R_X47Y160/NL1END0 INT_R_X47Y160/NN2BEG0 INT_R_X47Y161/NN2A0 INT_R_X47Y161/NN2END_S2_0 INT_R_X47Y162/BYP_ALT0 INT_R_X47Y162/BYP_BOUNCE0 INT_R_X47Y162/IMUX16 INT_R_X47Y162/IMUX17 INT_R_X47Y162/IMUX20 INT_R_X47Y162/IMUX32 INT_R_X47Y162/NN2BEG0 INT_R_X47Y162/NN2END0 INT_R_X47Y162/WR1BEG1 INT_R_X47Y163/EL1BEG3 INT_R_X47Y163/NN2A0 INT_R_X47Y163/NN2END_S2_0 INT_R_X47Y164/EL1BEG_N3 INT_R_X47Y164/EL1END3 INT_R_X47Y164/IMUX23 INT_R_X47Y164/IMUX40 INT_R_X47Y164/NE2BEG0 INT_R_X47Y164/NN2END0 INT_R_X47Y164/NW2BEG0 INT_R_X47Y165/NE2A0 INT_R_X47Y165/NW2A0 INT_R_X49Y159/NE2END_S3_0 INT_R_X49Y160/IMUX0 INT_R_X49Y160/NE2END0 INT_R_X49Y163/EL1END2 INT_R_X49Y163/IMUX12 INT_R_X49Y163/IMUX13 INT_R_X49Y163/IMUX5 INT_R_X49Y165/NE2END_S3_0 INT_R_X49Y166/IMUX1 INT_R_X49Y166/IMUX6 INT_R_X49Y166/NE2END0 INT_R_X49Y166/NL1BEG_N3 VBRK_X118Y166/VBRK_EL1BEG0 VBRK_X118Y170/VBRK_EL1BEG3 VBRK_X118Y172/VBRK_NE2A0 
pips: CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y163/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y165/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y159/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X49Y160/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X46Y159/INT_L.WR1END2->>IMUX_L5 INT_L_X46Y162/INT_L.WR1END1->>IMUX_L33 INT_L_X46Y163/INT_L.SL1END0->>IMUX_L33 INT_L_X46Y164/INT_L.NW2END_S0_0->>SR1BEG_S0 INT_L_X46Y164/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X46Y165/INT_L.NW2END0->>EL1BEG_N3 INT_L_X46Y165/INT_L.NW2END0->>IMUX_L0 INT_L_X48Y159/INT_L.EL1END0->>NE2BEG0 INT_L_X48Y163/INT_L.EL1END3->>EL1BEG2 INT_L_X48Y165/INT_L.NE2END0->>NE2BEG0 INT_R_X47Y159/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X47Y159/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X47Y159/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X47Y160/INT_R.NL1END0->>NN2BEG0 INT_R_X47Y162/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X47Y162/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X47Y162/INT_R.NN2END0->>BYP_ALT0 INT_R_X47Y162/INT_R.NN2END0->>IMUX16 INT_R_X47Y162/INT_R.NN2END0->>IMUX17 INT_R_X47Y162/INT_R.NN2END0->>IMUX32 INT_R_X47Y162/INT_R.NN2END0->>NN2BEG0 INT_R_X47Y162/INT_R.NN2END0->>WR1BEG1 INT_R_X47Y164/INT_R.EL1END3->>IMUX23 INT_R_X47Y164/INT_R.NN2END0->>EL1BEG_N3 INT_R_X47Y164/INT_R.NN2END0->>IMUX40 INT_R_X47Y164/INT_R.NN2END0->>NE2BEG0 INT_R_X47Y164/INT_R.NN2END0->>NW2BEG0 INT_R_X49Y160/INT_R.NE2END0->>IMUX0 INT_R_X49Y163/INT_R.EL1END2->>IMUX12 INT_R_X49Y163/INT_R.EL1END2->>IMUX13 INT_R_X49Y163/INT_R.EL1END2->>IMUX5 INT_R_X49Y166/INT_R.NE2END0->>IMUX1 INT_R_X49Y166/INT_R.NE2END0->>NL1BEG_N3 INT_R_X49Y166/INT_R.NL1BEG_N3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

syncrregs.r[p][0][cfgsel]_i_1_n_0 - 
wires: CLBLM_L_X46Y159/CLBLM_IMUX6 CLBLM_L_X46Y159/CLBLM_L_A1 CLBLM_L_X46Y162/CLBLM_IMUX20 CLBLM_L_X46Y162/CLBLM_L_C2 CLBLM_L_X46Y163/CLBLM_IMUX20 CLBLM_L_X46Y163/CLBLM_L_C2 CLBLM_L_X46Y165/CLBLM_IMUX5 CLBLM_L_X46Y165/CLBLM_L_A6 CLBLM_R_X47Y159/CLBLM_IMUX7 CLBLM_R_X47Y159/CLBLM_M_A1 CLBLM_R_X47Y160/CLBLM_ER1BEG0 CLBLM_R_X47Y161/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y161/CLBLM_M_D CLBLM_R_X47Y162/CLBLM_IMUX14 CLBLM_R_X47Y162/CLBLM_IMUX15 CLBLM_R_X47Y162/CLBLM_IMUX22 CLBLM_R_X47Y162/CLBLM_IMUX23 CLBLM_R_X47Y162/CLBLM_L_B1 CLBLM_R_X47Y162/CLBLM_L_C3 CLBLM_R_X47Y162/CLBLM_M_B1 CLBLM_R_X47Y162/CLBLM_M_C3 CLBLM_R_X47Y164/CLBLM_IMUX20 CLBLM_R_X47Y164/CLBLM_IMUX43 CLBLM_R_X47Y164/CLBLM_L_C2 CLBLM_R_X47Y164/CLBLM_M_D6 CLBLM_R_X47Y166/CLBLM_EE2BEG2 CLBLM_R_X49Y160/CLBLM_IMUX3 CLBLM_R_X49Y160/CLBLM_L_A2 CLBLM_R_X49Y163/CLBLM_IMUX0 CLBLM_R_X49Y163/CLBLM_IMUX18 CLBLM_R_X49Y163/CLBLM_IMUX19 CLBLM_R_X49Y163/CLBLM_L_A3 CLBLM_R_X49Y163/CLBLM_L_B2 CLBLM_R_X49Y163/CLBLM_M_B2 CLBLM_R_X49Y166/CLBLM_BYP0 CLBLM_R_X49Y166/CLBLM_IMUX4 CLBLM_R_X49Y166/CLBLM_IMUX5 CLBLM_R_X49Y166/CLBLM_L_A6 CLBLM_R_X49Y166/CLBLM_L_AX CLBLM_R_X49Y166/CLBLM_M_A6 DSP_L_X48Y160/DSP_ER1BEG0_0 DSP_L_X48Y165/DSP_EE2BEG2_1 INT_INTERFACE_L_X48Y160/INT_INTERFACE_ER1BEG0 INT_INTERFACE_L_X48Y166/INT_INTERFACE_EE2BEG2 INT_L_X46Y159/IMUX_L6 INT_L_X46Y159/WL1END2 INT_L_X46Y162/FAN_ALT1 INT_L_X46Y162/FAN_BOUNCE1 INT_L_X46Y162/IMUX_L20 INT_L_X46Y162/NL1BEG2 INT_L_X46Y162/NW2END3 INT_L_X46Y163/IMUX_L20 INT_L_X46Y163/NE2BEG2 INT_L_X46Y163/NL1END2 INT_L_X46Y163/NN2BEG2 INT_L_X46Y164/NE2A2 INT_L_X46Y164/NN2A2 INT_L_X46Y165/IMUX_L5 INT_L_X46Y165/NE2BEG2 INT_L_X46Y165/NN2END2 INT_L_X46Y166/NE2A2 INT_L_X48Y160/ER1BEG1 INT_L_X48Y160/ER1END0 INT_L_X48Y166/EE2A2 INT_R_X47Y159/ER1BEG_S0 INT_R_X47Y159/IMUX7 INT_R_X47Y159/SS2END3 INT_R_X47Y159/WL1BEG2 INT_R_X47Y160/ER1BEG0 INT_R_X47Y160/SS2A3 INT_R_X47Y160/SS2END_N0_3 INT_R_X47Y161/LOGIC_OUTS15 INT_R_X47Y161/NR1BEG3 INT_R_X47Y161/NW2BEG3 INT_R_X47Y161/SS2BEG3 INT_R_X47Y162/IMUX14 INT_R_X47Y162/IMUX15 INT_R_X47Y162/IMUX22 INT_R_X47Y162/IMUX23 INT_R_X47Y162/NR1END3 INT_R_X47Y162/NW2A3 INT_R_X47Y164/IMUX20 INT_R_X47Y164/IMUX43 INT_R_X47Y164/NE2END2 INT_R_X47Y166/EE2BEG2 INT_R_X47Y166/NE2END2 INT_R_X49Y160/ER1END1 INT_R_X49Y160/IMUX3 INT_R_X49Y160/NR1BEG1 INT_R_X49Y161/NN2BEG1 INT_R_X49Y161/NR1END1 INT_R_X49Y162/FAN_BOUNCE_S3_2 INT_R_X49Y162/NN2A1 INT_R_X49Y163/FAN_ALT2 INT_R_X49Y163/FAN_BOUNCE2 INT_R_X49Y163/IMUX0 INT_R_X49Y163/IMUX18 INT_R_X49Y163/IMUX19 INT_R_X49Y163/NN2END1 INT_R_X49Y166/BYP0 INT_R_X49Y166/BYP_ALT0 INT_R_X49Y166/EE2END2 INT_R_X49Y166/FAN_ALT7 INT_R_X49Y166/FAN_BOUNCE7 INT_R_X49Y166/IMUX4 INT_R_X49Y166/IMUX5 VBRK_X118Y167/VBRK_ER1BEG0 VBRK_X118Y173/VBRK_EE2BEG2 
pips: CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y163/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y165/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y159/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y161/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X49Y160/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X49Y166/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X46Y159/INT_L.WL1END2->>IMUX_L6 INT_L_X46Y162/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y162/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X46Y162/INT_L.NW2END3->>FAN_ALT1 INT_L_X46Y162/INT_L.NW2END3->>NL1BEG2 INT_L_X46Y163/INT_L.NL1END2->>IMUX_L20 INT_L_X46Y163/INT_L.NL1END2->>NE2BEG2 INT_L_X46Y163/INT_L.NL1END2->>NN2BEG2 INT_L_X46Y165/INT_L.NN2END2->>IMUX_L5 INT_L_X46Y165/INT_L.NN2END2->>NE2BEG2 INT_L_X48Y160/INT_L.ER1END0->>ER1BEG1 INT_R_X47Y159/INT_R.SS2END3->>ER1BEG_S0 INT_R_X47Y159/INT_R.SS2END3->>IMUX7 INT_R_X47Y159/INT_R.SS2END3->>WL1BEG2 INT_R_X47Y161/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X47Y161/INT_R.LOGIC_OUTS15->>NW2BEG3 INT_R_X47Y161/INT_R.LOGIC_OUTS15->>SS2BEG3 INT_R_X47Y162/INT_R.NR1END3->>IMUX14 INT_R_X47Y162/INT_R.NR1END3->>IMUX15 INT_R_X47Y162/INT_R.NR1END3->>IMUX22 INT_R_X47Y162/INT_R.NR1END3->>IMUX23 INT_R_X47Y164/INT_R.NE2END2->>IMUX20 INT_R_X47Y164/INT_R.NE2END2->>IMUX43 INT_R_X47Y166/INT_R.NE2END2->>EE2BEG2 INT_R_X49Y160/INT_R.ER1END1->>IMUX3 INT_R_X49Y160/INT_R.ER1END1->>NR1BEG1 INT_R_X49Y161/INT_R.NR1END1->>NN2BEG1 INT_R_X49Y163/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y163/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X49Y163/INT_R.NN2END1->>FAN_ALT2 INT_R_X49Y163/INT_R.NN2END1->>IMUX18 INT_R_X49Y163/INT_R.NN2END1->>IMUX19 INT_R_X49Y166/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y166/INT_R.EE2END2->>FAN_ALT7 INT_R_X49Y166/INT_R.EE2END2->>IMUX4 INT_R_X49Y166/INT_R.EE2END2->>IMUX5 INT_R_X49Y166/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y166/INT_R.FAN_BOUNCE7->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

apbx/psel[0]213_out - 
wires: CLBLM_L_X50Y160/CLBLM_LOGIC_OUTS23 CLBLM_L_X50Y160/CLBLM_M_COUT CLBLM_L_X50Y160/CLBLM_M_DMUX CLBLM_L_X50Y160/CLBLM_WR1END2 CLBLM_R_X49Y160/CLBLM_IMUX5 CLBLM_R_X49Y160/CLBLM_L_A6 CLBLM_R_X49Y160/CLBLM_WR1END2 INT_L_X50Y160/LOGIC_OUTS_L23 INT_L_X50Y160/WR1BEG2 INT_R_X49Y160/IMUX5 INT_R_X49Y160/WR1END2 
pips: CLBLM_L_X50Y160/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X50Y160/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y160/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X50Y160/INT_L.LOGIC_OUTS_L23->>WR1BEG2 INT_R_X49Y160/INT_R.WR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbi[psel][0]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X47Y160/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y160/CLBLM_M_C CLBLM_R_X47Y161/CLBLM_IMUX38 CLBLM_R_X47Y161/CLBLM_M_D3 CLBLM_R_X47Y161/CLBLM_NE2A2 CLBLM_R_X47Y161/CLBLM_WR1END3 DSP_L_X48Y160/DSP_NE2A2_1 DSP_L_X48Y160/DSP_WR1END3_1 INT_INTERFACE_L_X48Y161/INT_INTERFACE_NE2A2 INT_INTERFACE_L_X48Y161/INT_INTERFACE_WR1END3 INT_L_X48Y161/NE2END2 INT_L_X48Y161/WR1BEG3 INT_R_X47Y160/LOGIC_OUTS14 INT_R_X47Y160/NE2BEG2 INT_R_X47Y161/IMUX38 INT_R_X47Y161/NE2A2 INT_R_X47Y161/WR1END3 VBRK_X118Y168/VBRK_NE2A2 VBRK_X118Y168/VBRK_WR1END3 
pips: CLBLM_R_X47Y160/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y161/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X48Y161/INT_L.NE2END2->>WR1BEG3 INT_R_X47Y160/INT_R.LOGIC_OUTS14->>NE2BEG2 INT_R_X47Y161/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/psel[0]24_out - 
wires: CLBLM_R_X47Y163/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y163/CLBLM_M_COUT CLBLM_R_X47Y163/CLBLM_M_DMUX CLBLM_R_X47Y164/CLBLM_IMUX35 CLBLM_R_X47Y164/CLBLM_IMUX38 CLBLM_R_X47Y164/CLBLM_IMUX42 CLBLM_R_X47Y164/CLBLM_L_D6 CLBLM_R_X47Y164/CLBLM_M_C6 CLBLM_R_X47Y164/CLBLM_M_D3 INT_R_X47Y163/LOGIC_OUTS23 INT_R_X47Y163/NR1BEG1 INT_R_X47Y164/GFAN1 INT_R_X47Y164/IMUX35 INT_R_X47Y164/IMUX38 INT_R_X47Y164/IMUX42 INT_R_X47Y164/NR1END1 
pips: CLBLM_R_X47Y163/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X47Y163/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X47Y163/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X47Y164/INT_R.GFAN1->>IMUX38 INT_R_X47Y164/INT_R.NR1END1->>GFAN1 INT_R_X47Y164/INT_R.NR1END1->>IMUX35 INT_R_X47Y164/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbx/psel[0]23_out - 
wires: CLBLM_L_X46Y163/CLBLM_IMUX14 CLBLM_L_X46Y163/CLBLM_L_B1 CLBLM_R_X47Y162/CLBLM_IMUX19 CLBLM_R_X47Y162/CLBLM_L_B2 CLBLM_R_X47Y162/CLBLM_WW2END1 CLBLM_R_X49Y162/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y162/CLBLM_M_COUT CLBLM_R_X49Y162/CLBLM_M_DMUX DSP_L_X48Y160/DSP_WW2END1_2 INT_INTERFACE_L_X48Y162/INT_INTERFACE_WW2END1 INT_L_X46Y163/BYP_ALT2 INT_L_X46Y163/BYP_BOUNCE2 INT_L_X46Y163/IMUX_L14 INT_L_X46Y163/NW2END2 INT_L_X46Y164/BYP_BOUNCE_N3_2 INT_L_X48Y162/WW2A1 INT_R_X47Y162/IMUX19 INT_R_X47Y162/NW2BEG2 INT_R_X47Y162/WW2END1 INT_R_X47Y163/NW2A2 INT_R_X49Y162/LOGIC_OUTS23 INT_R_X49Y162/WW2BEG1 VBRK_X118Y169/VBRK_WW2END1 
pips: CLBLM_L_X46Y163/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X49Y162/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X49Y162/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y163/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y163/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X46Y163/INT_L.NW2END2->>BYP_ALT2 INT_R_X47Y162/INT_R.WW2END1->>IMUX19 INT_R_X47Y162/INT_R.WW2END1->>NW2BEG2 INT_R_X49Y162/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]22_out - 
wires: CLBLM_L_X46Y161/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y161/CLBLM_L_COUT CLBLM_L_X46Y161/CLBLM_L_DMUX CLBLM_R_X47Y162/CLBLM_IMUX18 CLBLM_R_X47Y162/CLBLM_IMUX43 CLBLM_R_X47Y162/CLBLM_IMUX7 CLBLM_R_X47Y162/CLBLM_M_A1 CLBLM_R_X47Y162/CLBLM_M_B2 CLBLM_R_X47Y162/CLBLM_M_D6 INT_L_X46Y161/LOGIC_OUTS_L19 INT_L_X46Y161/NE2BEG1 INT_L_X46Y162/NE2A1 INT_R_X47Y162/BYP_ALT1 INT_R_X47Y162/BYP_BOUNCE1 INT_R_X47Y162/GFAN1 INT_R_X47Y162/IMUX18 INT_R_X47Y162/IMUX43 INT_R_X47Y162/IMUX7 INT_R_X47Y162/NE2END1 
pips: CLBLM_L_X46Y161/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X46Y161/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X46Y161/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_R_X47Y162/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y162/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X47Y162/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X47Y162/INT_R.GFAN1->>IMUX7 INT_R_X47Y162/INT_R.NE2END1->>BYP_ALT1 INT_R_X47Y162/INT_R.NE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbx/psel[0]21_out - 
wires: CLBLM_L_X46Y159/CLBLM_IMUX3 CLBLM_L_X46Y159/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y159/CLBLM_L_A2 CLBLM_L_X46Y159/CLBLM_M_COUT CLBLM_L_X46Y159/CLBLM_M_DMUX CLBLM_L_X46Y162/CLBLM_IMUX14 CLBLM_L_X46Y162/CLBLM_IMUX42 CLBLM_L_X46Y162/CLBLM_L_B1 CLBLM_L_X46Y162/CLBLM_L_D6 INT_L_X46Y159/IMUX_L3 INT_L_X46Y159/LOGIC_OUTS_L23 INT_L_X46Y159/NN2BEG1 INT_L_X46Y160/NN2A1 INT_L_X46Y161/NN2END1 INT_L_X46Y161/NR1BEG1 INT_L_X46Y162/BYP_ALT2 INT_L_X46Y162/BYP_ALT5 INT_L_X46Y162/BYP_BOUNCE2 INT_L_X46Y162/BYP_BOUNCE5 INT_L_X46Y162/IMUX_L14 INT_L_X46Y162/IMUX_L42 INT_L_X46Y162/NR1END1 INT_L_X46Y163/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X46Y159/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y159/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X46Y159/INT_L.LOGIC_OUTS_L23->>IMUX_L3 INT_L_X46Y159/INT_L.LOGIC_OUTS_L23->>NN2BEG1 INT_L_X46Y161/INT_L.NN2END1->>NR1BEG1 INT_L_X46Y162/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y162/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y162/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X46Y162/INT_L.BYP_BOUNCE5->>BYP_ALT2 INT_L_X46Y162/INT_L.NR1END1->>BYP_ALT5 INT_L_X46Y162/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbx/psel[0]20_out - 
wires: CLBLM_R_X49Y161/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y161/CLBLM_M_COUT CLBLM_R_X49Y161/CLBLM_M_DMUX CLBLM_R_X49Y163/CLBLM_IMUX17 CLBLM_R_X49Y163/CLBLM_IMUX35 CLBLM_R_X49Y163/CLBLM_M_B3 CLBLM_R_X49Y163/CLBLM_M_C6 INT_R_X49Y161/LOGIC_OUTS23 INT_R_X49Y161/NR1BEG1 INT_R_X49Y162/NR1BEG1 INT_R_X49Y162/NR1END1 INT_R_X49Y163/GFAN0 INT_R_X49Y163/IMUX17 INT_R_X49Y163/IMUX35 INT_R_X49Y163/NR1END1 
pips: CLBLM_R_X49Y161/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X49Y161/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X49Y161/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X49Y162/INT_R.NR1END1->>NR1BEG1 INT_R_X49Y163/INT_R.GFAN0->>IMUX17 INT_R_X49Y163/INT_R.NR1END1->>GFAN0 INT_R_X49Y163/INT_R.NR1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]2__3 - 
wires: CLBLM_L_X46Y162/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y162/CLBLM_M_COUT CLBLM_L_X46Y162/CLBLM_M_DMUX CLBLM_L_X46Y163/CLBLM_IMUX26 CLBLM_L_X46Y163/CLBLM_IMUX34 CLBLM_L_X46Y163/CLBLM_IMUX42 CLBLM_L_X46Y163/CLBLM_L_B4 CLBLM_L_X46Y163/CLBLM_L_C6 CLBLM_L_X46Y163/CLBLM_L_D6 INT_L_X46Y162/LOGIC_OUTS_L23 INT_L_X46Y162/NR1BEG1 INT_L_X46Y163/IMUX_L26 INT_L_X46Y163/IMUX_L34 INT_L_X46Y163/IMUX_L42 INT_L_X46Y163/NR1END1 
pips: CLBLM_L_X46Y162/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y162/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y163/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y163/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y163/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X46Y162/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X46Y163/INT_L.NR1END1->>IMUX_L26 INT_L_X46Y163/INT_L.NR1END1->>IMUX_L34 INT_L_X46Y163/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbx/psel[0]214_out - 
wires: CLBLM_L_X50Y163/CLBLM_SW2A1 CLBLM_L_X50Y164/CLBLM_LOGIC_OUTS23 CLBLM_L_X50Y164/CLBLM_M_COUT CLBLM_L_X50Y164/CLBLM_M_DMUX CLBLM_R_X49Y163/CLBLM_IMUX3 CLBLM_R_X49Y163/CLBLM_L_A2 CLBLM_R_X49Y163/CLBLM_SW2A1 CLBLM_R_X49Y164/CLBLM_IMUX42 CLBLM_R_X49Y164/CLBLM_L_D6 INT_L_X50Y163/SW2A1 INT_L_X50Y164/LOGIC_OUTS_L23 INT_L_X50Y164/SW2BEG1 INT_R_X49Y163/IMUX3 INT_R_X49Y163/NL1BEG1 INT_R_X49Y163/SW2END1 INT_R_X49Y164/IMUX42 INT_R_X49Y164/NL1END1 
pips: CLBLM_L_X50Y164/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X50Y164/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X49Y164/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X50Y164/INT_L.LOGIC_OUTS_L23->>SW2BEG1 INT_R_X49Y163/INT_R.SW2END1->>IMUX3 INT_R_X49Y163/INT_R.SW2END1->>NL1BEG1 INT_R_X49Y164/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]212_out - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX14 CLBLM_R_X47Y164/CLBLM_L_B1 CLBLM_R_X47Y164/CLBLM_WW2END2 CLBLM_R_X49Y165/CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y165/CLBLM_L_COUT CLBLM_R_X49Y165/CLBLM_L_DMUX CLBLM_R_X49Y166/CLBLM_IMUX2 CLBLM_R_X49Y166/CLBLM_M_A2 DSP_L_X48Y160/DSP_WW2END2_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WW2END2 INT_L_X48Y164/WW2A2 INT_R_X47Y164/IMUX14 INT_R_X47Y164/WW2END2 INT_R_X49Y164/SR1END2 INT_R_X49Y164/WW2BEG2 INT_R_X49Y165/LOGIC_OUTS19 INT_R_X49Y165/NR1BEG1 INT_R_X49Y165/SR1BEG2 INT_R_X49Y166/IMUX2 INT_R_X49Y166/NR1END1 VBRK_X118Y171/VBRK_WW2END2 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X49Y165/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X49Y165/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X47Y164/INT_R.WW2END2->>IMUX14 INT_R_X49Y164/INT_R.SR1END2->>WW2BEG2 INT_R_X49Y165/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X49Y165/INT_R.LOGIC_OUTS19->>SR1BEG2 INT_R_X49Y166/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]211_out - 
wires: CLBLM_L_X50Y166/CLBLM_NE2A1 CLBLM_L_X50Y166/CLBLM_WR1END2 CLBLM_R_X49Y165/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y165/CLBLM_M_COUT CLBLM_R_X49Y165/CLBLM_M_DMUX CLBLM_R_X49Y166/CLBLM_IMUX0 CLBLM_R_X49Y166/CLBLM_IMUX12 CLBLM_R_X49Y166/CLBLM_L_A3 CLBLM_R_X49Y166/CLBLM_M_B6 CLBLM_R_X49Y166/CLBLM_NE2A1 CLBLM_R_X49Y166/CLBLM_WR1END2 INT_L_X50Y166/NE2END1 INT_L_X50Y166/WR1BEG2 INT_R_X49Y165/LOGIC_OUTS23 INT_R_X49Y165/NE2BEG1 INT_R_X49Y165/NL1BEG0 INT_R_X49Y165/NL1END_S3_0 INT_R_X49Y166/IMUX0 INT_R_X49Y166/IMUX12 INT_R_X49Y166/NE2A1 INT_R_X49Y166/NL1END0 INT_R_X49Y166/WR1END2 
pips: CLBLM_R_X49Y165/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X49Y165/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y166/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X50Y166/INT_L.NE2END1->>WR1BEG2 INT_R_X49Y165/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X49Y165/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X49Y166/INT_R.NL1END0->>IMUX0 INT_R_X49Y166/INT_R.WR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]210_out - 
wires: CLBLL_R_X45Y164/CLBLL_EE2BEG1 CLBLL_R_X45Y164/CLBLL_LL_COUT CLBLL_R_X45Y164/CLBLL_LL_DMUX CLBLL_R_X45Y164/CLBLL_LOGIC_OUTS23 CLBLL_R_X45Y165/CLBLL_NE2A1 CLBLM_L_X46Y164/CLBLM_EE2BEG1 CLBLM_L_X46Y165/CLBLM_IMUX3 CLBLM_L_X46Y165/CLBLM_L_A2 CLBLM_L_X46Y165/CLBLM_NE2A1 CLBLM_R_X47Y164/CLBLM_IMUX2 CLBLM_R_X47Y164/CLBLM_M_A2 INT_L_X46Y164/EE2A1 INT_L_X46Y165/IMUX_L3 INT_L_X46Y165/NE2END1 INT_R_X45Y164/EE2BEG1 INT_R_X45Y164/LOGIC_OUTS23 INT_R_X45Y164/NE2BEG1 INT_R_X45Y165/NE2A1 INT_R_X47Y164/EE2END1 INT_R_X47Y164/IMUX2 VBRK_X113Y171/VBRK_EE2BEG1 VBRK_X113Y172/VBRK_NE2A1 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_R_X45Y164/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X46Y165/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X46Y165/INT_L.NE2END1->>IMUX_L3 INT_R_X45Y164/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X45Y164/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X47Y164/INT_R.EE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]29_out - 
wires: CLBLM_L_X50Y162/CLBLM_LOGIC_OUTS23 CLBLM_L_X50Y162/CLBLM_M_COUT CLBLM_L_X50Y162/CLBLM_M_DMUX CLBLM_L_X50Y163/CLBLM_NW2A1 CLBLM_R_X49Y163/CLBLM_IMUX14 CLBLM_R_X49Y163/CLBLM_IMUX34 CLBLM_R_X49Y163/CLBLM_L_B1 CLBLM_R_X49Y163/CLBLM_L_C6 CLBLM_R_X49Y163/CLBLM_NW2A1 INT_L_X50Y162/LOGIC_OUTS_L23 INT_L_X50Y162/NW2BEG1 INT_L_X50Y163/NW2A1 INT_R_X49Y163/BYP_ALT4 INT_R_X49Y163/BYP_BOUNCE4 INT_R_X49Y163/IMUX14 INT_R_X49Y163/IMUX34 INT_R_X49Y163/NW2END1 
pips: CLBLM_L_X50Y162/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X50Y162/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X49Y163/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X50Y162/INT_L.LOGIC_OUTS_L23->>NW2BEG1 INT_R_X49Y163/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X49Y163/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X49Y163/INT_R.NW2END1->>BYP_ALT4 INT_R_X49Y163/INT_R.NW2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]28_out - 
wires: CLBLM_R_X47Y161/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y161/CLBLM_L_COUT CLBLM_R_X47Y161/CLBLM_L_DMUX CLBLM_R_X47Y162/CLBLM_IMUX34 CLBLM_R_X47Y162/CLBLM_IMUX42 CLBLM_R_X47Y162/CLBLM_L_C6 CLBLM_R_X47Y162/CLBLM_L_D6 INT_R_X47Y161/LOGIC_OUTS19 INT_R_X47Y161/NR1BEG1 INT_R_X47Y162/IMUX34 INT_R_X47Y162/IMUX42 INT_R_X47Y162/NR1END1 
pips: CLBLM_R_X47Y161/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X47Y161/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X47Y161/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X47Y162/INT_R.NR1END1->>IMUX34 INT_R_X47Y162/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]27_out - 
wires: CLBLM_L_X46Y164/CLBLM_IMUX39 CLBLM_L_X46Y164/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y164/CLBLM_L_D3 CLBLM_L_X46Y164/CLBLM_M_COUT CLBLM_L_X46Y164/CLBLM_M_DMUX CLBLM_R_X47Y164/CLBLM_IMUX26 CLBLM_R_X47Y164/CLBLM_IMUX34 CLBLM_R_X47Y164/CLBLM_L_B4 CLBLM_R_X47Y164/CLBLM_L_C6 INT_L_X46Y164/BYP_ALT5 INT_L_X46Y164/BYP_BOUNCE5 INT_L_X46Y164/IMUX_L39 INT_L_X46Y164/LOGIC_OUTS_L23 INT_L_X46Y164/NE2BEG1 INT_L_X46Y165/NE2A1 INT_R_X47Y164/IMUX26 INT_R_X47Y164/IMUX34 INT_R_X47Y164/SL1END1 INT_R_X47Y165/NE2END1 INT_R_X47Y165/SL1BEG1 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y164/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y164/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y164/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y164/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X46Y164/INT_L.LOGIC_OUTS_L23->>BYP_ALT5 INT_L_X46Y164/INT_L.LOGIC_OUTS_L23->>NE2BEG1 INT_R_X47Y164/INT_R.SL1END1->>IMUX26 INT_R_X47Y164/INT_R.SL1END1->>IMUX34 INT_R_X47Y165/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbx/psel[0]26_out - 
wires: CLBLM_L_X50Y161/CLBLM_LOGIC_OUTS23 CLBLM_L_X50Y161/CLBLM_M_COUT CLBLM_L_X50Y161/CLBLM_M_DMUX CLBLM_L_X50Y161/CLBLM_WW2A1 CLBLM_R_X47Y162/CLBLM_IMUX11 CLBLM_R_X47Y162/CLBLM_IMUX35 CLBLM_R_X47Y162/CLBLM_M_A4 CLBLM_R_X47Y162/CLBLM_M_C6 CLBLM_R_X47Y162/CLBLM_NW2A2 CLBLM_R_X49Y161/CLBLM_WW2A1 DSP_L_X48Y160/DSP_NW2A2_2 INT_INTERFACE_L_X48Y162/INT_INTERFACE_NW2A2 INT_L_X48Y161/NW2BEG2 INT_L_X48Y161/WW2END1 INT_L_X48Y162/NW2A2 INT_L_X50Y161/LOGIC_OUTS_L23 INT_L_X50Y161/WW2BEG1 INT_R_X47Y162/IMUX11 INT_R_X47Y162/IMUX35 INT_R_X47Y162/NW2END2 INT_R_X49Y161/WW2A1 VBRK_X118Y169/VBRK_NW2A2 
pips: CLBLM_L_X50Y161/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X50Y161/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X47Y162/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X48Y161/INT_L.WW2END1->>NW2BEG2 INT_L_X50Y161/INT_L.LOGIC_OUTS_L23->>WW2BEG1 INT_R_X47Y162/INT_R.NW2END2->>IMUX11 INT_R_X47Y162/INT_R.NW2END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]25_out - 
wires: CLBLM_L_X46Y160/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y160/CLBLM_M_COUT CLBLM_L_X46Y160/CLBLM_M_DMUX CLBLM_L_X46Y162/CLBLM_IMUX26 CLBLM_L_X46Y162/CLBLM_IMUX34 CLBLM_L_X46Y162/CLBLM_L_B4 CLBLM_L_X46Y162/CLBLM_L_C6 CLBLM_L_X46Y164/CLBLM_IMUX33 CLBLM_L_X46Y164/CLBLM_L_C1 INT_L_X46Y160/LOGIC_OUTS_L23 INT_L_X46Y160/NN2BEG1 INT_L_X46Y161/NN2A1 INT_L_X46Y162/IMUX_L26 INT_L_X46Y162/IMUX_L34 INT_L_X46Y162/NN2BEG1 INT_L_X46Y162/NN2END1 INT_L_X46Y163/NN2A1 INT_L_X46Y164/IMUX_L33 INT_L_X46Y164/NN2END1 
pips: CLBLM_L_X46Y160/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y160/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X46Y160/INT_L.LOGIC_OUTS_L23->>NN2BEG1 INT_L_X46Y162/INT_L.NN2END1->>IMUX_L26 INT_L_X46Y162/INT_L.NN2END1->>IMUX_L34 INT_L_X46Y162/INT_L.NN2END1->>NN2BEG1 INT_L_X46Y164/INT_L.NN2END1->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

apbx/v[p][0][pwdata] - 
wires: CLBLM_L_X46Y155/CLBLM_FAN6 CLBLM_L_X46Y155/CLBLM_FAN7 CLBLM_L_X46Y155/CLBLM_L_CE CLBLM_L_X46Y155/CLBLM_M_CE CLBLM_L_X46Y156/CLBLM_FAN6 CLBLM_L_X46Y156/CLBLM_FAN7 CLBLM_L_X46Y156/CLBLM_L_CE CLBLM_L_X46Y156/CLBLM_M_CE CLBLM_L_X46Y157/CLBLM_FAN7 CLBLM_L_X46Y157/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y157/CLBLM_L_C CLBLM_L_X46Y157/CLBLM_M_CE INT_L_X46Y155/FAN_ALT6 INT_L_X46Y155/FAN_ALT7 INT_L_X46Y155/FAN_BOUNCE7 INT_L_X46Y155/FAN_L6 INT_L_X46Y155/FAN_L7 INT_L_X46Y155/SL1END2 INT_L_X46Y156/FAN_ALT6 INT_L_X46Y156/FAN_ALT7 INT_L_X46Y156/FAN_BOUNCE7 INT_L_X46Y156/FAN_L6 INT_L_X46Y156/FAN_L7 INT_L_X46Y156/SL1BEG2 INT_L_X46Y156/SL1END2 INT_L_X46Y157/FAN_ALT5 INT_L_X46Y157/FAN_ALT7 INT_L_X46Y157/FAN_BOUNCE5 INT_L_X46Y157/FAN_L7 INT_L_X46Y157/LOGIC_OUTS_L10 INT_L_X46Y157/SL1BEG2 
pips: CLBLM_L_X46Y155/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y155/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y156/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X46Y156/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y157/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X46Y157/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y155/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y155/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y155/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y155/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X46Y155/INT_L.SL1END2->>FAN_ALT7 INT_L_X46Y156/INT_L.FAN_ALT6->>FAN_L6 INT_L_X46Y156/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y156/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y156/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X46Y156/INT_L.SL1END2->>FAN_ALT7 INT_L_X46Y156/INT_L.SL1END2->>SL1BEG2 INT_L_X46Y157/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y157/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y157/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X46Y157/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 INT_L_X46Y157/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

syncrregs.r[p][0][hwrite]_i_1_n_0 - 
wires: CLBLM_L_X46Y157/CLBLM_CTRL0 CLBLM_L_X46Y157/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y157/CLBLM_L_D CLBLM_L_X46Y157/CLBLM_L_SR INT_L_X46Y157/CTRL_L0 INT_L_X46Y157/FAN_ALT1 INT_L_X46Y157/FAN_BOUNCE1 INT_L_X46Y157/LOGIC_OUTS_L11 
pips: CLBLM_L_X46Y157/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y157/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y157/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y157/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X46Y157/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/ahbo[hirq][0]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX8 CLBLL_L_X40Y149/CLBLL_LL_A5 CLBLL_L_X40Y149/CLBLL_LL_B CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS13 INT_L_X40Y148/FAN_BOUNCE_S3_2 INT_L_X40Y148/FAN_BOUNCE_S3_6 INT_L_X40Y149/FAN_ALT2 INT_L_X40Y149/FAN_ALT6 INT_L_X40Y149/FAN_BOUNCE2 INT_L_X40Y149/FAN_BOUNCE6 INT_L_X40Y149/IMUX_L8 INT_L_X40Y149/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y149/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y149/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y149/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y149/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X40Y149/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X40Y149/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][0]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX4 CLBLL_L_X40Y149/CLBLL_LL_A6 CLBLL_L_X40Y149/CLBLL_LL_C CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS14 INT_L_X40Y149/IMUX_L4 INT_L_X40Y149/LOGIC_OUTS_L14 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y149/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y149/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][10]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y149/CLBLM_IMUX8 CLBLM_R_X41Y149/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y149/CLBLM_M_A5 CLBLM_R_X41Y149/CLBLM_M_B INT_R_X41Y148/FAN_BOUNCE_S3_2 INT_R_X41Y148/FAN_BOUNCE_S3_6 INT_R_X41Y149/FAN_ALT2 INT_R_X41Y149/FAN_ALT6 INT_R_X41Y149/FAN_BOUNCE2 INT_R_X41Y149/FAN_BOUNCE6 INT_R_X41Y149/IMUX8 INT_R_X41Y149/LOGIC_OUTS13 
pips: CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y149/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y149/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y149/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X41Y149/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X41Y149/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][10]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X41Y149/CLBLM_IMUX4 CLBLM_R_X41Y149/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y149/CLBLM_M_A6 CLBLM_R_X41Y149/CLBLM_M_C INT_R_X41Y149/IMUX4 INT_R_X41Y149/LOGIC_OUTS14 
pips: CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y149/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X41Y149/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][11]_INST_0_i_1_n_0 - 
wires: BRKH_TERM_INT_X42Y149/T_TERM_UTURN_INT_SL1END2_SLOW CLBLL_L_X42Y149/CLBLL_IMUX8 CLBLL_L_X42Y149/CLBLL_LL_A5 CLBLL_L_X42Y149/CLBLL_LL_B CLBLL_L_X42Y149/CLBLL_LOGIC_OUTS13 INT_L_X42Y149/FAN_ALT7 INT_L_X42Y149/FAN_BOUNCE7 INT_L_X42Y149/IMUX_L8 INT_L_X42Y149/LOGIC_OUTS_L13 INT_L_X42Y149/NR1BEG1 INT_L_X42Y149/SL1END2 
pips: CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y149/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y149/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X42Y149/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X42Y149/INT_L.SL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][11]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y149/CLBLL_IMUX4 CLBLL_L_X42Y149/CLBLL_LL_A6 CLBLL_L_X42Y149/CLBLL_LL_C CLBLL_L_X42Y149/CLBLL_LOGIC_OUTS14 INT_L_X42Y149/IMUX_L4 INT_L_X42Y149/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y149/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y149/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][12]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y149/CLBLL_IMUX9 CLBLL_L_X42Y149/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y149/CLBLL_L_A5 CLBLL_L_X42Y149/CLBLL_L_B CLBLL_L_X42Y149/CLBLL_L_BMUX INT_L_X42Y149/IMUX_L9 INT_L_X42Y149/LOGIC_OUTS_L17 INT_L_X42Y149/SR1BEG_S0 
pips: CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X42Y149/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y149/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y149/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][12]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y149/CLBLL_IMUX5 CLBLL_L_X42Y149/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y149/CLBLL_L_A6 CLBLL_L_X42Y149/CLBLL_L_C INT_L_X42Y149/IMUX_L5 INT_L_X42Y149/LOGIC_OUTS_L10 
pips: CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y149/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X42Y149/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][13]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y147/CLBLM_IMUX8 CLBLM_R_X43Y147/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y147/CLBLM_M_A5 CLBLM_R_X43Y147/CLBLM_M_B INT_R_X43Y146/FAN_BOUNCE_S3_2 INT_R_X43Y146/FAN_BOUNCE_S3_6 INT_R_X43Y147/FAN_ALT2 INT_R_X43Y147/FAN_ALT6 INT_R_X43Y147/FAN_BOUNCE2 INT_R_X43Y147/FAN_BOUNCE6 INT_R_X43Y147/IMUX8 INT_R_X43Y147/LOGIC_OUTS13 
pips: CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y147/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X43Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X43Y147/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X43Y147/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][13]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y147/CLBLM_IMUX4 CLBLM_R_X43Y147/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y147/CLBLM_M_A6 CLBLM_R_X43Y147/CLBLM_M_C INT_R_X43Y147/IMUX4 INT_R_X43Y147/LOGIC_OUTS14 
pips: CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y147/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y147/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][14]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y147/CLBLM_IMUX4 CLBLM_R_X41Y147/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y147/CLBLM_L_A CLBLM_R_X41Y147/CLBLM_M_A6 INT_R_X41Y147/FAN_ALT1 INT_R_X41Y147/FAN_BOUNCE1 INT_R_X41Y147/IMUX4 INT_R_X41Y147/LOGIC_OUTS8 INT_R_X41Y147/NL1BEG_N3 
pips: CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X41Y147/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X41Y147/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y147/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X41Y147/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X41Y147/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][14]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X41Y147/CLBLM_IMUX8 CLBLM_R_X41Y147/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y147/CLBLM_M_A5 CLBLM_R_X41Y147/CLBLM_M_B INT_R_X41Y146/FAN_BOUNCE_S3_2 INT_R_X41Y146/FAN_BOUNCE_S3_6 INT_R_X41Y147/FAN_ALT2 INT_R_X41Y147/FAN_ALT6 INT_R_X41Y147/FAN_BOUNCE2 INT_R_X41Y147/FAN_BOUNCE6 INT_R_X41Y147/IMUX8 INT_R_X41Y147/LOGIC_OUTS13 
pips: CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y147/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X41Y147/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X41Y147/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][15]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y148/CLBLL_IMUX8 CLBLL_L_X42Y148/CLBLL_LL_A5 CLBLL_L_X42Y148/CLBLL_LL_B CLBLL_L_X42Y148/CLBLL_LOGIC_OUTS13 INT_L_X42Y147/FAN_BOUNCE_S3_2 INT_L_X42Y147/FAN_BOUNCE_S3_6 INT_L_X42Y148/FAN_ALT2 INT_L_X42Y148/FAN_ALT6 INT_L_X42Y148/FAN_BOUNCE2 INT_L_X42Y148/FAN_BOUNCE6 INT_L_X42Y148/IMUX_L8 INT_L_X42Y148/LOGIC_OUTS_L13 
pips: CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y148/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y148/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y148/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X42Y148/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y148/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X42Y148/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][15]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y148/CLBLL_IMUX4 CLBLL_L_X42Y148/CLBLL_LL_A6 CLBLL_L_X42Y148/CLBLL_LL_C CLBLL_L_X42Y148/CLBLL_LOGIC_OUTS14 INT_L_X42Y148/IMUX_L4 INT_L_X42Y148/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y148/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y148/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][16]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y147/CLBLM_IMUX9 CLBLM_R_X43Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y147/CLBLM_L_A5 CLBLM_R_X43Y147/CLBLM_L_B CLBLM_R_X43Y147/CLBLM_L_BMUX INT_R_X43Y147/IMUX9 INT_R_X43Y147/LOGIC_OUTS17 INT_R_X43Y147/SR1BEG_S0 
pips: CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X43Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y147/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X43Y147/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][16]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y147/CLBLM_IMUX5 CLBLM_R_X43Y147/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y147/CLBLM_L_A6 CLBLM_R_X43Y147/CLBLM_L_C INT_R_X43Y147/IMUX5 INT_R_X43Y147/LOGIC_OUTS10 
pips: CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y147/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X43Y147/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][17]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y147/CLBLL_IMUX5 CLBLL_L_X42Y147/CLBLL_LL_A CLBLL_L_X42Y147/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y147/CLBLL_L_A6 INT_L_X42Y147/IMUX_L5 INT_L_X42Y147/LOGIC_OUTS_L12 INT_L_X42Y147/NL1BEG_N3 
pips: CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y147/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y147/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y147/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][17]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y147/CLBLL_IMUX9 CLBLL_L_X42Y147/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y147/CLBLL_L_A5 CLBLL_L_X42Y147/CLBLL_L_B CLBLL_L_X42Y147/CLBLL_L_BMUX INT_L_X42Y147/IMUX_L9 INT_L_X42Y147/LOGIC_OUTS_L17 INT_L_X42Y147/SR1BEG_S0 
pips: CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X42Y147/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y147/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y147/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][18]_INST_0_i_1_n_0 - 
wires: BRKH_INT_X39Y149/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X39Y149/BRKH_INT_FAN_BOUNCE_S3_6 CLBLM_R_X39Y150/CLBLM_IMUX8 CLBLM_R_X39Y150/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y150/CLBLM_M_A5 CLBLM_R_X39Y150/CLBLM_M_B INT_R_X39Y149/FAN_BOUNCE_S3_2 INT_R_X39Y149/FAN_BOUNCE_S3_6 INT_R_X39Y150/FAN_ALT2 INT_R_X39Y150/FAN_ALT6 INT_R_X39Y150/FAN_BOUNCE2 INT_R_X39Y150/FAN_BOUNCE6 INT_R_X39Y150/IMUX8 INT_R_X39Y150/LOGIC_OUTS13 
pips: CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y150/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y150/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y150/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y150/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y150/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y150/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][18]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y150/CLBLM_IMUX4 CLBLM_R_X39Y150/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y150/CLBLM_M_A6 CLBLM_R_X39Y150/CLBLM_M_C INT_R_X39Y150/IMUX4 INT_R_X39Y150/LOGIC_OUTS14 
pips: CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y150/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y150/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][19]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y147/CLBLM_IMUX8 CLBLM_R_X37Y147/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y147/CLBLM_M_A5 CLBLM_R_X37Y147/CLBLM_M_B INT_R_X37Y146/FAN_BOUNCE_S3_2 INT_R_X37Y146/FAN_BOUNCE_S3_6 INT_R_X37Y147/FAN_ALT2 INT_R_X37Y147/FAN_ALT6 INT_R_X37Y147/FAN_BOUNCE2 INT_R_X37Y147/FAN_BOUNCE6 INT_R_X37Y147/IMUX8 INT_R_X37Y147/LOGIC_OUTS13 
pips: CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X37Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y147/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X37Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X37Y147/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X37Y147/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][19]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y147/CLBLM_IMUX4 CLBLM_R_X37Y147/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y147/CLBLM_M_A6 CLBLM_R_X37Y147/CLBLM_M_C INT_R_X37Y147/IMUX4 INT_R_X37Y147/LOGIC_OUTS14 
pips: CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y147/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X37Y147/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][1]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y147/CLBLM_IMUX9 CLBLM_R_X37Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y147/CLBLM_L_A5 CLBLM_R_X37Y147/CLBLM_L_B CLBLM_R_X37Y147/CLBLM_L_BMUX INT_R_X37Y147/IMUX9 INT_R_X37Y147/LOGIC_OUTS17 INT_R_X37Y147/SR1BEG_S0 
pips: CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X37Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X37Y147/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X37Y147/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][1]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y147/CLBLM_IMUX5 CLBLM_R_X37Y147/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y147/CLBLM_L_A6 CLBLM_R_X37Y147/CLBLM_L_C INT_R_X37Y147/IMUX5 INT_R_X37Y147/LOGIC_OUTS10 
pips: CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y147/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X37Y147/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][20]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y150/CLBLM_IMUX9 CLBLM_R_X39Y150/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y150/CLBLM_L_A5 CLBLM_R_X39Y150/CLBLM_L_B CLBLM_R_X39Y150/CLBLM_L_BMUX INT_R_X39Y150/IMUX9 INT_R_X39Y150/LOGIC_OUTS17 INT_R_X39Y150/SR1BEG_S0 
pips: CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y150/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X39Y150/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y150/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y150/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][20]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y150/CLBLM_IMUX5 CLBLM_R_X39Y150/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y150/CLBLM_L_A6 CLBLM_R_X39Y150/CLBLM_L_C INT_R_X39Y150/IMUX5 INT_R_X39Y150/LOGIC_OUTS10 
pips: CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y150/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y150/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][21]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y148/CLBLL_IMUX8 CLBLL_L_X40Y148/CLBLL_LL_A5 CLBLL_L_X40Y148/CLBLL_LL_B CLBLL_L_X40Y148/CLBLL_LOGIC_OUTS13 INT_L_X40Y147/FAN_BOUNCE_S3_2 INT_L_X40Y147/FAN_BOUNCE_S3_6 INT_L_X40Y148/FAN_ALT2 INT_L_X40Y148/FAN_ALT6 INT_L_X40Y148/FAN_BOUNCE2 INT_L_X40Y148/FAN_BOUNCE6 INT_L_X40Y148/IMUX_L8 INT_L_X40Y148/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y148/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y148/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y148/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X40Y148/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X40Y148/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][21]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y148/CLBLL_IMUX4 CLBLL_L_X40Y148/CLBLL_LL_A6 CLBLL_L_X40Y148/CLBLL_LL_C CLBLL_L_X40Y148/CLBLL_LOGIC_OUTS14 INT_L_X40Y148/IMUX_L4 INT_L_X40Y148/LOGIC_OUTS_L14 
pips: CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y148/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y148/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][22]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y147/CLBLL_IMUX8 CLBLL_L_X40Y147/CLBLL_LL_A5 CLBLL_L_X40Y147/CLBLL_LL_B CLBLL_L_X40Y147/CLBLL_LOGIC_OUTS13 INT_L_X40Y146/FAN_BOUNCE_S3_2 INT_L_X40Y146/FAN_BOUNCE_S3_6 INT_L_X40Y147/FAN_ALT2 INT_L_X40Y147/FAN_ALT6 INT_L_X40Y147/FAN_BOUNCE2 INT_L_X40Y147/FAN_BOUNCE6 INT_L_X40Y147/IMUX_L8 INT_L_X40Y147/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y147/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y147/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y147/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X40Y147/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X40Y147/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][22]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y147/CLBLL_IMUX4 CLBLL_L_X40Y147/CLBLL_LL_A6 CLBLL_L_X40Y147/CLBLL_LL_C CLBLL_L_X40Y147/CLBLL_LOGIC_OUTS14 INT_L_X40Y147/IMUX_L4 INT_L_X40Y147/LOGIC_OUTS_L14 
pips: CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y147/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y147/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][23]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y147/CLBLL_IMUX9 CLBLL_L_X40Y147/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y147/CLBLL_L_A5 CLBLL_L_X40Y147/CLBLL_L_B CLBLL_L_X40Y147/CLBLL_L_BMUX INT_L_X40Y147/IMUX_L9 INT_L_X40Y147/LOGIC_OUTS_L17 INT_L_X40Y147/SR1BEG_S0 
pips: CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X40Y147/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y147/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y147/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][23]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y147/CLBLL_IMUX5 CLBLL_L_X40Y147/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y147/CLBLL_L_A6 CLBLL_L_X40Y147/CLBLL_L_C INT_L_X40Y147/IMUX_L5 INT_L_X40Y147/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y147/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y147/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][24]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y147/CLBLM_IMUX8 CLBLM_R_X39Y147/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y147/CLBLM_M_A5 CLBLM_R_X39Y147/CLBLM_M_B INT_R_X39Y146/FAN_BOUNCE_S3_2 INT_R_X39Y146/FAN_BOUNCE_S3_6 INT_R_X39Y147/FAN_ALT2 INT_R_X39Y147/FAN_ALT6 INT_R_X39Y147/FAN_BOUNCE2 INT_R_X39Y147/FAN_BOUNCE6 INT_R_X39Y147/IMUX8 INT_R_X39Y147/LOGIC_OUTS13 
pips: CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y147/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y147/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y147/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][24]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y147/CLBLM_IMUX4 CLBLM_R_X39Y147/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y147/CLBLM_M_A6 CLBLM_R_X39Y147/CLBLM_M_C INT_R_X39Y147/IMUX4 INT_R_X39Y147/LOGIC_OUTS14 
pips: CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y147/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y147/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][25]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y147/CLBLM_IMUX9 CLBLM_R_X39Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y147/CLBLM_L_A5 CLBLM_R_X39Y147/CLBLM_L_B CLBLM_R_X39Y147/CLBLM_L_BMUX INT_R_X39Y147/IMUX9 INT_R_X39Y147/LOGIC_OUTS17 INT_R_X39Y147/SR1BEG_S0 
pips: CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X39Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y147/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y147/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][25]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y147/CLBLM_IMUX5 CLBLM_R_X39Y147/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y147/CLBLM_L_A6 CLBLM_R_X39Y147/CLBLM_L_C INT_R_X39Y147/IMUX5 INT_R_X39Y147/LOGIC_OUTS10 
pips: CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y147/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y147/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][26]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y148/CLBLL_IMUX9 CLBLL_L_X40Y148/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y148/CLBLL_L_A5 CLBLL_L_X40Y148/CLBLL_L_B CLBLL_L_X40Y148/CLBLL_L_BMUX INT_L_X40Y148/IMUX_L9 INT_L_X40Y148/LOGIC_OUTS_L17 INT_L_X40Y148/SR1BEG_S0 
pips: CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X40Y148/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y148/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y148/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][26]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y148/CLBLL_IMUX5 CLBLL_L_X40Y148/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y148/CLBLL_L_A6 CLBLL_L_X40Y148/CLBLL_L_C INT_L_X40Y148/IMUX_L5 INT_L_X40Y148/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y148/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y148/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][27]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX9 CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y149/CLBLL_L_A5 CLBLL_L_X40Y149/CLBLL_L_B CLBLL_L_X40Y149/CLBLL_L_BMUX INT_L_X40Y149/IMUX_L9 INT_L_X40Y149/LOGIC_OUTS_L17 INT_L_X40Y149/SR1BEG_S0 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y149/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X40Y149/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y149/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y149/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][27]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX5 CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y149/CLBLL_L_A6 CLBLL_L_X40Y149/CLBLL_L_C INT_L_X40Y149/IMUX_L5 INT_L_X40Y149/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y149/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y149/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][28]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y149/CLBLM_IMUX5 CLBLM_R_X37Y149/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y149/CLBLM_L_A6 CLBLM_R_X37Y149/CLBLM_M_A INT_R_X37Y149/IMUX5 INT_R_X37Y149/LOGIC_OUTS12 INT_R_X37Y149/NL1BEG_N3 
pips: CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y149/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y149/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X37Y149/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][28]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y149/CLBLM_IMUX9 CLBLM_R_X37Y149/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y149/CLBLM_L_A5 CLBLM_R_X37Y149/CLBLM_L_B CLBLM_R_X37Y149/CLBLM_L_BMUX INT_R_X37Y149/IMUX9 INT_R_X37Y149/LOGIC_OUTS17 INT_R_X37Y149/SR1BEG_S0 
pips: CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X37Y149/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X37Y149/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X37Y149/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][29]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y149/CLBLM_IMUX8 CLBLM_R_X39Y149/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y149/CLBLM_M_A5 CLBLM_R_X39Y149/CLBLM_M_B INT_R_X39Y148/FAN_BOUNCE_S3_2 INT_R_X39Y148/FAN_BOUNCE_S3_6 INT_R_X39Y149/FAN_ALT2 INT_R_X39Y149/FAN_ALT6 INT_R_X39Y149/FAN_BOUNCE2 INT_R_X39Y149/FAN_BOUNCE6 INT_R_X39Y149/IMUX8 INT_R_X39Y149/LOGIC_OUTS13 
pips: CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y149/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y149/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y149/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y149/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y149/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][29]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y149/CLBLM_IMUX4 CLBLM_R_X39Y149/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y149/CLBLM_M_A6 CLBLM_R_X39Y149/CLBLM_M_C INT_R_X39Y149/IMUX4 INT_R_X39Y149/LOGIC_OUTS14 
pips: CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y149/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y149/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][2]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y152/CLBLM_IMUX8 CLBLM_R_X39Y152/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y152/CLBLM_M_A5 CLBLM_R_X39Y152/CLBLM_M_B INT_R_X39Y151/FAN_BOUNCE_S3_2 INT_R_X39Y151/FAN_BOUNCE_S3_6 INT_R_X39Y152/FAN_ALT2 INT_R_X39Y152/FAN_ALT6 INT_R_X39Y152/FAN_BOUNCE2 INT_R_X39Y152/FAN_BOUNCE6 INT_R_X39Y152/IMUX8 INT_R_X39Y152/LOGIC_OUTS13 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y152/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y152/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y152/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y152/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y152/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y152/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][2]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y152/CLBLM_IMUX4 CLBLM_R_X39Y152/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y152/CLBLM_M_A6 CLBLM_R_X39Y152/CLBLM_M_C INT_R_X39Y152/IMUX4 INT_R_X39Y152/LOGIC_OUTS14 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y152/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y152/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][30]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y152/CLBLM_IMUX9 CLBLM_R_X39Y152/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y152/CLBLM_L_A5 CLBLM_R_X39Y152/CLBLM_L_B CLBLM_R_X39Y152/CLBLM_L_BMUX INT_R_X39Y152/IMUX9 INT_R_X39Y152/LOGIC_OUTS17 INT_R_X39Y152/SR1BEG_S0 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y152/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X39Y152/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y152/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y152/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][30]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y152/CLBLM_IMUX5 CLBLM_R_X39Y152/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y152/CLBLM_L_A6 CLBLM_R_X39Y152/CLBLM_L_C INT_R_X39Y152/IMUX5 INT_R_X39Y152/LOGIC_OUTS10 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y152/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y152/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][31]_INST_0_i_1_n_0 - 
wires: BRKH_INT_X40Y149/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X40Y149/BRKH_INT_FAN_BOUNCE_S3_6 CLBLL_L_X40Y150/CLBLL_IMUX8 CLBLL_L_X40Y150/CLBLL_LL_A5 CLBLL_L_X40Y150/CLBLL_LL_B CLBLL_L_X40Y150/CLBLL_LOGIC_OUTS13 INT_L_X40Y149/FAN_BOUNCE_S3_2 INT_L_X40Y149/FAN_BOUNCE_S3_6 INT_L_X40Y150/FAN_ALT2 INT_L_X40Y150/FAN_ALT6 INT_L_X40Y150/FAN_BOUNCE2 INT_L_X40Y150/FAN_BOUNCE6 INT_L_X40Y150/IMUX_L8 INT_L_X40Y150/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y150/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y150/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y150/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X40Y150/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X40Y150/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][31]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y150/CLBLL_IMUX4 CLBLL_L_X40Y150/CLBLL_LL_A6 CLBLL_L_X40Y150/CLBLL_LL_C CLBLL_L_X40Y150/CLBLL_LOGIC_OUTS14 INT_L_X40Y150/IMUX_L4 INT_L_X40Y150/LOGIC_OUTS_L14 
pips: CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y150/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X40Y150/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][3]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y149/CLBLM_IMUX9 CLBLM_R_X39Y149/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y149/CLBLM_L_A5 CLBLM_R_X39Y149/CLBLM_L_B CLBLM_R_X39Y149/CLBLM_L_BMUX INT_R_X39Y149/IMUX9 INT_R_X39Y149/LOGIC_OUTS17 INT_R_X39Y149/SR1BEG_S0 
pips: CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X39Y149/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y149/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X39Y149/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][3]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y149/CLBLM_IMUX5 CLBLM_R_X39Y149/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y149/CLBLM_L_A6 CLBLM_R_X39Y149/CLBLM_L_C INT_R_X39Y149/IMUX5 INT_R_X39Y149/LOGIC_OUTS10 
pips: CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y149/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y149/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][4]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y148/CLBLM_IMUX8 CLBLM_R_X43Y148/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y148/CLBLM_M_A5 CLBLM_R_X43Y148/CLBLM_M_B INT_R_X43Y147/FAN_BOUNCE_S3_2 INT_R_X43Y147/FAN_BOUNCE_S3_6 INT_R_X43Y148/FAN_ALT2 INT_R_X43Y148/FAN_ALT6 INT_R_X43Y148/FAN_BOUNCE2 INT_R_X43Y148/FAN_BOUNCE6 INT_R_X43Y148/IMUX8 INT_R_X43Y148/LOGIC_OUTS13 
pips: CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y148/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y148/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X43Y148/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X43Y148/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X43Y148/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][4]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y148/CLBLM_IMUX4 CLBLM_R_X43Y148/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y148/CLBLM_M_A6 CLBLM_R_X43Y148/CLBLM_M_C INT_R_X43Y148/IMUX4 INT_R_X43Y148/LOGIC_OUTS14 
pips: CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y148/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y148/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][5]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y148/CLBLM_IMUX9 CLBLM_R_X43Y148/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y148/CLBLM_L_A5 CLBLM_R_X43Y148/CLBLM_L_B CLBLM_R_X43Y148/CLBLM_L_BMUX INT_R_X43Y148/IMUX9 INT_R_X43Y148/LOGIC_OUTS17 INT_R_X43Y148/SR1BEG_S0 
pips: CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X43Y148/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y148/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X43Y148/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][5]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y148/CLBLM_IMUX5 CLBLM_R_X43Y148/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y148/CLBLM_L_A6 CLBLM_R_X43Y148/CLBLM_L_C INT_R_X43Y148/IMUX5 INT_R_X43Y148/LOGIC_OUTS10 
pips: CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y148/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X43Y148/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][6]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y146/CLBLM_IMUX8 CLBLM_R_X43Y146/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y146/CLBLM_M_A5 CLBLM_R_X43Y146/CLBLM_M_B INT_R_X43Y145/FAN_BOUNCE_S3_2 INT_R_X43Y145/FAN_BOUNCE_S3_6 INT_R_X43Y146/FAN_ALT2 INT_R_X43Y146/FAN_ALT6 INT_R_X43Y146/FAN_BOUNCE2 INT_R_X43Y146/FAN_BOUNCE6 INT_R_X43Y146/IMUX8 INT_R_X43Y146/LOGIC_OUTS13 
pips: CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y146/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y146/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X43Y146/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X43Y146/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X43Y146/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][6]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y146/CLBLM_IMUX4 CLBLM_R_X43Y146/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y146/CLBLM_M_A6 CLBLM_R_X43Y146/CLBLM_M_C INT_R_X43Y146/IMUX4 INT_R_X43Y146/LOGIC_OUTS14 
pips: CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y146/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y146/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][7]_INST_0_i_1_n_0 - 
wires: BRKH_TERM_INT_X43Y149/T_TERM_UTURN_INT_SL1END2_SLOW CLBLM_R_X43Y149/CLBLM_IMUX8 CLBLM_R_X43Y149/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y149/CLBLM_M_A5 CLBLM_R_X43Y149/CLBLM_M_B INT_R_X43Y149/FAN_ALT7 INT_R_X43Y149/FAN_BOUNCE7 INT_R_X43Y149/IMUX8 INT_R_X43Y149/LOGIC_OUTS13 INT_R_X43Y149/NR1BEG1 INT_R_X43Y149/SL1END2 
pips: CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y149/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y149/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y149/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X43Y149/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X43Y149/INT_R.SL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][7]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y149/CLBLM_IMUX4 CLBLM_R_X43Y149/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y149/CLBLM_M_A6 CLBLM_R_X43Y149/CLBLM_M_C INT_R_X43Y149/IMUX4 INT_R_X43Y149/LOGIC_OUTS14 
pips: CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y149/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y149/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][8]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y151/CLBLM_IMUX8 CLBLM_R_X39Y151/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y151/CLBLM_M_A5 CLBLM_R_X39Y151/CLBLM_M_B INT_R_X39Y150/FAN_BOUNCE_S3_2 INT_R_X39Y150/FAN_BOUNCE_S3_6 INT_R_X39Y151/FAN_ALT2 INT_R_X39Y151/FAN_ALT6 INT_R_X39Y151/FAN_BOUNCE2 INT_R_X39Y151/FAN_BOUNCE6 INT_R_X39Y151/IMUX8 INT_R_X39Y151/LOGIC_OUTS13 
pips: CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y151/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y151/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y151/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y151/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y151/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][8]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X39Y151/CLBLM_IMUX4 CLBLM_R_X39Y151/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y151/CLBLM_M_A6 CLBLM_R_X39Y151/CLBLM_M_C INT_R_X39Y151/IMUX4 INT_R_X39Y151/LOGIC_OUTS14 
pips: CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y151/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y151/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][9]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y150/CLBLL_IMUX9 CLBLL_L_X40Y150/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y150/CLBLL_L_A5 CLBLL_L_X40Y150/CLBLL_L_B CLBLL_L_X40Y150/CLBLL_L_BMUX INT_L_X40Y150/IMUX_L9 INT_L_X40Y150/LOGIC_OUTS_L17 INT_L_X40Y150/SR1BEG_S0 
pips: CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X40Y150/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y150/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y150/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/ahbo[hirq][9]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y150/CLBLL_IMUX5 CLBLL_L_X40Y150/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y150/CLBLL_L_A6 CLBLL_L_X40Y150/CLBLL_L_C INT_L_X40Y150/IMUX_L5 INT_L_X40Y150/LOGIC_OUTS_L10 
pips: CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y150/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y150/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/syncrregs.r_reg[p][0][cfgsel]__0 - 
wires: BRAM_INT_INTERFACE_L_X44Y178/INT_INTERFACE_WW2END1 BRAM_L_X44Y175/BRAM_WW2END1_3 CLBLL_L_X42Y176/CLBLL_ER1BEG1 CLBLL_L_X42Y176/CLBLL_IMUX20 CLBLL_L_X42Y176/CLBLL_IMUX42 CLBLL_L_X42Y176/CLBLL_L_C2 CLBLL_L_X42Y176/CLBLL_L_D6 CLBLL_L_X42Y177/CLBLL_SW2A0 CLBLL_L_X42Y178/CLBLL_IMUX32 CLBLL_L_X42Y178/CLBLL_LL_C1 CLBLL_L_X42Y181/CLBLL_NW2A1 CLBLL_R_X45Y166/CLBLL_IMUX34 CLBLL_R_X45Y166/CLBLL_L_C6 CLBLL_R_X45Y166/CLBLL_SW2A1 CLBLL_R_X45Y167/CLBLL_IMUX33 CLBLL_R_X45Y167/CLBLL_L_C1 CLBLL_R_X45Y167/CLBLL_WL1END0 CLBLL_R_X45Y171/CLBLL_IMUX28 CLBLL_R_X45Y171/CLBLL_LL_C4 CLBLL_R_X45Y172/CLBLL_WL1END0 CLBLL_R_X45Y175/CLBLL_IMUX22 CLBLL_R_X45Y175/CLBLL_LL_C3 CLBLL_R_X45Y177/CLBLL_ER1BEG3 CLBLL_R_X45Y177/CLBLL_IMUX30 CLBLL_R_X45Y177/CLBLL_L_C5 CLBLL_R_X45Y178/CLBLL_IMUX35 CLBLL_R_X45Y178/CLBLL_LL_C6 CLBLL_R_X45Y178/CLBLL_SW2A1 CLBLL_R_X45Y180/CLBLL_IMUX22 CLBLL_R_X45Y180/CLBLL_IMUX43 CLBLL_R_X45Y180/CLBLL_LL_C3 CLBLL_R_X45Y180/CLBLL_LL_D6 CLBLL_R_X45Y180/CLBLL_NW2A2 CLBLM_L_X46Y166/CLBLM_SW2A1 CLBLM_L_X46Y167/CLBLM_IMUX32 CLBLM_L_X46Y167/CLBLM_M_C1 CLBLM_L_X46Y167/CLBLM_WL1END0 CLBLM_L_X46Y170/CLBLM_IMUX28 CLBLM_L_X46Y170/CLBLM_M_C4 CLBLM_L_X46Y172/CLBLM_IMUX23 CLBLM_L_X46Y172/CLBLM_L_C3 CLBLM_L_X46Y172/CLBLM_WL1END0 CLBLM_L_X46Y173/CLBLM_IMUX31 CLBLM_L_X46Y173/CLBLM_M_C5 CLBLM_L_X46Y177/CLBLM_ER1BEG3 CLBLM_L_X46Y178/CLBLM_SW2A1 CLBLM_L_X46Y179/CLBLM_IMUX35 CLBLM_L_X46Y179/CLBLM_M_C6 CLBLM_L_X46Y180/CLBLM_NW2A2 CLBLM_L_X50Y176/CLBLM_IMUX20 CLBLM_L_X50Y176/CLBLM_L_C2 CLBLM_L_X50Y176/CLBLM_NE2A2 CLBLM_R_X41Y176/CLBLM_ER1BEG1 CLBLM_R_X41Y176/CLBLM_IMUX33 CLBLM_R_X41Y176/CLBLM_L_C1 CLBLM_R_X41Y177/CLBLM_SW2A0 CLBLM_R_X41Y181/CLBLM_IMUX33 CLBLM_R_X41Y181/CLBLM_L_C1 CLBLM_R_X41Y181/CLBLM_NW2A1 CLBLM_R_X43Y178/CLBLM_WW2END1 CLBLM_R_X47Y168/CLBLM_IMUX32 CLBLM_R_X47Y168/CLBLM_M_C1 CLBLM_R_X47Y168/CLBLM_WR1END2 CLBLM_R_X47Y171/CLBLM_EE2BEG2 CLBLM_R_X47Y171/CLBLM_IMUX21 CLBLM_R_X47Y171/CLBLM_L_C4 CLBLM_R_X47Y174/CLBLM_IMUX32 CLBLM_R_X47Y174/CLBLM_M_C1 CLBLM_R_X47Y176/CLBLM_IMUX22 CLBLM_R_X47Y176/CLBLM_M_C3 CLBLM_R_X47Y179/CLBLM_WW2A1 CLBLM_R_X47Y180/CLBLM_IMUX20 CLBLM_R_X47Y180/CLBLM_L_C2 CLBLM_R_X47Y180/CLBLM_NW2A2 CLBLM_R_X49Y166/CLBLM_LOGIC_OUTS0 CLBLM_R_X49Y166/CLBLM_L_AQ CLBLM_R_X49Y168/CLBLM_IMUX30 CLBLM_R_X49Y168/CLBLM_L_C5 CLBLM_R_X49Y171/CLBLM_IMUX21 CLBLM_R_X49Y171/CLBLM_L_C4 CLBLM_R_X49Y172/CLBLM_IMUX20 CLBLM_R_X49Y172/CLBLM_L_C2 CLBLM_R_X49Y173/CLBLM_IMUX35 CLBLM_R_X49Y173/CLBLM_M_C6 CLBLM_R_X49Y175/CLBLM_IMUX32 CLBLM_R_X49Y175/CLBLM_M_C1 CLBLM_R_X49Y176/CLBLM_NE2A2 CLBLM_R_X49Y177/CLBLM_IMUX21 CLBLM_R_X49Y177/CLBLM_L_C4 CLBLM_R_X49Y179/CLBLM_IMUX20 CLBLM_R_X49Y179/CLBLM_L_C2 CLBLM_R_X49Y181/CLBLM_IMUX33 CLBLM_R_X49Y181/CLBLM_L_C1 DSP_L_X48Y165/DSP_WR1END2_3 DSP_L_X48Y170/DSP_EE2BEG2_1 DSP_L_X48Y175/DSP_WW2A1_4 DSP_L_X48Y180/DSP_NW2A2_0 HCLK_R_X116Y182/HCLK_SS2A3 HCLK_R_X116Y182/HCLK_SS2END_N0_3 HCLK_R_X122Y182/HCLK_NN2A2 INT_INTERFACE_L_X48Y168/INT_INTERFACE_WR1END2 INT_INTERFACE_L_X48Y171/INT_INTERFACE_EE2BEG2 INT_INTERFACE_L_X48Y179/INT_INTERFACE_WW2A1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_NW2A2 INT_L_X42Y176/ER1END1 INT_L_X42Y176/IMUX_L20 INT_L_X42Y176/IMUX_L42 INT_L_X42Y177/SW2A0 INT_L_X42Y178/IMUX_L32 INT_L_X42Y178/NN2BEG1 INT_L_X42Y178/SW2BEG0 INT_L_X42Y178/WL1END0 INT_L_X42Y179/NN2A1 INT_L_X42Y180/NN2END1 INT_L_X42Y180/NW2BEG1 INT_L_X42Y181/NW2A1 INT_L_X44Y178/WW2A1 INT_L_X46Y166/SW2A1 INT_L_X46Y167/FAN_ALT7 INT_L_X46Y167/FAN_BOUNCE7 INT_L_X46Y167/IMUX_L32 INT_L_X46Y167/SW2BEG1 INT_L_X46Y167/SW2END1 INT_L_X46Y167/WL1BEG0 INT_L_X46Y170/IMUX_L28 INT_L_X46Y170/SL1END2 INT_L_X46Y171/SL1BEG2 INT_L_X46Y171/SR1END2 INT_L_X46Y172/IMUX_L23 INT_L_X46Y172/NW2END2 INT_L_X46Y172/SL1END3 INT_L_X46Y172/SR1BEG2 INT_L_X46Y172/WL1BEG0 INT_L_X46Y173/ER1BEG_S0 INT_L_X46Y173/IMUX_L31 INT_L_X46Y173/SL1BEG3 INT_L_X46Y173/SW2END3 INT_L_X46Y174/ER1BEG0 INT_L_X46Y174/SW2END_N0_3 INT_L_X46Y176/SE2A3 INT_L_X46Y177/ER1END3 INT_L_X46Y177/SE2BEG3 INT_L_X46Y178/ER1END_N3_3 INT_L_X46Y178/SW2A1 INT_L_X46Y179/IMUX_L35 INT_L_X46Y179/NW2BEG2 INT_L_X46Y179/SW2BEG1 INT_L_X46Y179/WW2END1 INT_L_X46Y180/NW2A2 INT_L_X48Y168/WR1BEG2 INT_L_X48Y168/WR1END1 INT_L_X48Y171/EE2A2 INT_L_X48Y179/NW2BEG2 INT_L_X48Y179/WR1END2 INT_L_X48Y179/WW2BEG1 INT_L_X48Y180/NW2A2 INT_L_X50Y176/IMUX_L20 INT_L_X50Y176/NE2END2 INT_R_X41Y176/ER1BEG1 INT_R_X41Y176/IMUX33 INT_R_X41Y176/SL1END0 INT_R_X41Y177/SL1BEG0 INT_R_X41Y177/SW2END0 INT_R_X41Y181/IMUX33 INT_R_X41Y181/NW2END1 INT_R_X43Y178/WL1BEG0 INT_R_X43Y178/WW2END1 INT_R_X45Y166/IMUX34 INT_R_X45Y166/SW2END1 INT_R_X45Y167/IMUX33 INT_R_X45Y167/WL1END0 INT_R_X45Y171/IMUX28 INT_R_X45Y171/SR1END1 INT_R_X45Y172/SR1BEG1 INT_R_X45Y172/WL1END0 INT_R_X45Y175/IMUX22 INT_R_X45Y175/SS2END2 INT_R_X45Y176/SS2A2 INT_R_X45Y177/ER1BEG3 INT_R_X45Y177/IMUX30 INT_R_X45Y177/SR1END2 INT_R_X45Y177/SS2BEG2 INT_R_X45Y178/IMUX35 INT_R_X45Y178/SR1BEG2 INT_R_X45Y178/SW2END1 INT_R_X45Y178/WW2BEG1 INT_R_X45Y180/BYP_ALT2 INT_R_X45Y180/BYP_BOUNCE2 INT_R_X45Y180/IMUX22 INT_R_X45Y180/IMUX43 INT_R_X45Y180/NW2END2 INT_R_X45Y181/BYP_BOUNCE_N3_2 INT_R_X47Y167/SW2A1 INT_R_X47Y168/FAN_ALT7 INT_R_X47Y168/FAN_BOUNCE7 INT_R_X47Y168/IMUX32 INT_R_X47Y168/NN2BEG2 INT_R_X47Y168/SW2BEG1 INT_R_X47Y168/WR1END2 INT_R_X47Y169/NN2A2 INT_R_X47Y170/NN2END2 INT_R_X47Y170/NR1BEG2 INT_R_X47Y171/EE2BEG2 INT_R_X47Y171/IMUX21 INT_R_X47Y171/NR1END2 INT_R_X47Y171/NW2BEG2 INT_R_X47Y172/NW2A2 INT_R_X47Y173/SW2A3 INT_R_X47Y174/ER1END0 INT_R_X47Y174/IMUX32 INT_R_X47Y174/SS2END3 INT_R_X47Y174/SW2BEG3 INT_R_X47Y175/SS2A3 INT_R_X47Y175/SS2END_N0_3 INT_R_X47Y176/IMUX22 INT_R_X47Y176/SE2END3 INT_R_X47Y176/SS2BEG3 INT_R_X47Y179/WW2A1 INT_R_X47Y180/IMUX20 INT_R_X47Y180/NW2END2 INT_R_X49Y166/LOGIC_OUTS0 INT_R_X49Y166/NN2BEG0 INT_R_X49Y167/NN2A0 INT_R_X49Y167/NN2END_S2_0 INT_R_X49Y168/IMUX30 INT_R_X49Y168/NL1BEG_N3 INT_R_X49Y168/NN2END0 INT_R_X49Y168/WR1BEG1 INT_R_X49Y171/EE2END2 INT_R_X49Y171/IMUX21 INT_R_X49Y171/NN2BEG2 INT_R_X49Y171/NR1BEG2 INT_R_X49Y172/IMUX20 INT_R_X49Y172/NN2A2 INT_R_X49Y172/NR1BEG2 INT_R_X49Y172/NR1END2 INT_R_X49Y173/IMUX35 INT_R_X49Y173/NN2BEG2 INT_R_X49Y173/NN2END2 INT_R_X49Y173/NR1END2 INT_R_X49Y174/NN2A2 INT_R_X49Y175/FAN_ALT7 INT_R_X49Y175/FAN_BOUNCE7 INT_R_X49Y175/IMUX32 INT_R_X49Y175/NE2BEG2 INT_R_X49Y175/NN2BEG2 INT_R_X49Y175/NN2END2 INT_R_X49Y176/NE2A2 INT_R_X49Y176/NN2A2 INT_R_X49Y177/IMUX21 INT_R_X49Y177/NL1BEG1 INT_R_X49Y177/NN2END2 INT_R_X49Y178/NL1END1 INT_R_X49Y178/NR1BEG1 INT_R_X49Y179/GFAN1 INT_R_X49Y179/IMUX20 INT_R_X49Y179/NN2BEG1 INT_R_X49Y179/NR1END1 INT_R_X49Y179/WR1BEG2 INT_R_X49Y180/NN2A1 INT_R_X49Y181/IMUX33 INT_R_X49Y181/NN2END1 VBRK_X113Y173/VBRK_SW2A1 VBRK_X113Y174/VBRK_WL1END0 VBRK_X113Y179/VBRK_WL1END0 VBRK_X113Y185/VBRK_ER1BEG3 VBRK_X113Y186/VBRK_SW2A1 VBRK_X113Y188/VBRK_NW2A2 VBRK_X118Y175/VBRK_WR1END2 VBRK_X118Y178/VBRK_EE2BEG2 VBRK_X118Y187/VBRK_WW2A1 VBRK_X118Y188/VBRK_NW2A2 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y166/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X42Y176/INT_L.ER1END1->>IMUX_L20 INT_L_X42Y176/INT_L.ER1END1->>IMUX_L42 INT_L_X42Y178/INT_L.WL1END0->>IMUX_L32 INT_L_X42Y178/INT_L.WL1END0->>NN2BEG1 INT_L_X42Y178/INT_L.WL1END0->>SW2BEG0 INT_L_X42Y180/INT_L.NN2END1->>NW2BEG1 INT_L_X46Y167/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y167/INT_L.FAN_BOUNCE7->>IMUX_L32 INT_L_X46Y167/INT_L.SW2END1->>FAN_ALT7 INT_L_X46Y167/INT_L.SW2END1->>SW2BEG1 INT_L_X46Y167/INT_L.SW2END1->>WL1BEG0 INT_L_X46Y170/INT_L.SL1END2->>IMUX_L28 INT_L_X46Y171/INT_L.SR1END2->>SL1BEG2 INT_L_X46Y172/INT_L.NW2END2->>SR1BEG2 INT_L_X46Y172/INT_L.NW2END2->>WL1BEG0 INT_L_X46Y172/INT_L.SL1END3->>IMUX_L23 INT_L_X46Y173/INT_L.SW2END3->>ER1BEG_S0 INT_L_X46Y173/INT_L.SW2END3->>IMUX_L31 INT_L_X46Y173/INT_L.SW2END3->>SL1BEG3 INT_L_X46Y177/INT_L.ER1END3->>SE2BEG3 INT_L_X46Y179/INT_L.WW2END1->>IMUX_L35 INT_L_X46Y179/INT_L.WW2END1->>NW2BEG2 INT_L_X46Y179/INT_L.WW2END1->>SW2BEG1 INT_L_X48Y168/INT_L.WR1END1->>WR1BEG2 INT_L_X48Y179/INT_L.WR1END2->>NW2BEG2 INT_L_X48Y179/INT_L.WR1END2->>WW2BEG1 INT_L_X50Y176/INT_L.NE2END2->>IMUX_L20 INT_R_X41Y176/INT_R.SL1END0->>ER1BEG1 INT_R_X41Y176/INT_R.SL1END0->>IMUX33 INT_R_X41Y177/INT_R.SW2END0->>SL1BEG0 INT_R_X41Y181/INT_R.NW2END1->>IMUX33 INT_R_X43Y178/INT_R.WW2END1->>WL1BEG0 INT_R_X45Y166/INT_R.SW2END1->>IMUX34 INT_R_X45Y167/INT_R.WL1END0->>IMUX33 INT_R_X45Y171/INT_R.SR1END1->>IMUX28 INT_R_X45Y172/INT_R.WL1END0->>SR1BEG1 INT_R_X45Y175/INT_R.SS2END2->>IMUX22 INT_R_X45Y177/INT_R.SR1END2->>ER1BEG3 INT_R_X45Y177/INT_R.SR1END2->>IMUX30 INT_R_X45Y177/INT_R.SR1END2->>SS2BEG2 INT_R_X45Y178/INT_R.SW2END1->>IMUX35 INT_R_X45Y178/INT_R.SW2END1->>SR1BEG2 INT_R_X45Y178/INT_R.SW2END1->>WW2BEG1 INT_R_X45Y180/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y180/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X45Y180/INT_R.NW2END2->>BYP_ALT2 INT_R_X45Y180/INT_R.NW2END2->>IMUX43 INT_R_X47Y168/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y168/INT_R.FAN_BOUNCE7->>IMUX32 INT_R_X47Y168/INT_R.WR1END2->>FAN_ALT7 INT_R_X47Y168/INT_R.WR1END2->>NN2BEG2 INT_R_X47Y168/INT_R.WR1END2->>SW2BEG1 INT_R_X47Y170/INT_R.NN2END2->>NR1BEG2 INT_R_X47Y171/INT_R.NR1END2->>EE2BEG2 INT_R_X47Y171/INT_R.NR1END2->>IMUX21 INT_R_X47Y171/INT_R.NR1END2->>NW2BEG2 INT_R_X47Y174/INT_R.ER1END0->>IMUX32 INT_R_X47Y174/INT_R.SS2END3->>SW2BEG3 INT_R_X47Y176/INT_R.SE2END3->>IMUX22 INT_R_X47Y176/INT_R.SE2END3->>SS2BEG3 INT_R_X47Y180/INT_R.NW2END2->>IMUX20 INT_R_X49Y166/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X49Y168/INT_R.NL1BEG_N3->>IMUX30 INT_R_X49Y168/INT_R.NN2END0->>NL1BEG_N3 INT_R_X49Y168/INT_R.NN2END0->>WR1BEG1 INT_R_X49Y171/INT_R.EE2END2->>IMUX21 INT_R_X49Y171/INT_R.EE2END2->>NN2BEG2 INT_R_X49Y171/INT_R.EE2END2->>NR1BEG2 INT_R_X49Y172/INT_R.NR1END2->>IMUX20 INT_R_X49Y172/INT_R.NR1END2->>NR1BEG2 INT_R_X49Y173/INT_R.NN2END2->>IMUX35 INT_R_X49Y173/INT_R.NR1END2->>NN2BEG2 INT_R_X49Y175/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y175/INT_R.FAN_BOUNCE7->>IMUX32 INT_R_X49Y175/INT_R.NN2END2->>FAN_ALT7 INT_R_X49Y175/INT_R.NN2END2->>NE2BEG2 INT_R_X49Y175/INT_R.NN2END2->>NN2BEG2 INT_R_X49Y177/INT_R.NN2END2->>IMUX21 INT_R_X49Y177/INT_R.NN2END2->>NL1BEG1 INT_R_X49Y178/INT_R.NL1END1->>NR1BEG1 INT_R_X49Y179/INT_R.GFAN1->>IMUX20 INT_R_X49Y179/INT_R.NR1END1->>GFAN1 INT_R_X49Y179/INT_R.NR1END1->>NN2BEG1 INT_R_X49Y179/INT_R.NR1END1->>WR1BEG2 INT_R_X49Y181/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

syncrregs.r[p][0][haddr][19]_i_1_n_0 - 
wires: CLBLM_L_X46Y163/CLBLM_FAN7 CLBLM_L_X46Y163/CLBLM_M_CE CLBLM_R_X47Y159/CLBLM_IMUX15 CLBLM_R_X47Y159/CLBLM_M_B1 CLBLM_R_X47Y161/CLBLM_FAN6 CLBLM_R_X47Y161/CLBLM_L_CE CLBLM_R_X47Y162/CLBLM_SW2A1 CLBLM_R_X47Y163/CLBLM_FAN6 CLBLM_R_X47Y163/CLBLM_FAN7 CLBLM_R_X47Y163/CLBLM_L_CE CLBLM_R_X47Y163/CLBLM_M_CE CLBLM_R_X47Y163/CLBLM_WW2A1 CLBLM_R_X47Y163/CLBLM_WW2END1 CLBLM_R_X49Y167/CLBLM_FAN7 CLBLM_R_X49Y167/CLBLM_M_CE CLBLM_R_X49Y173/CLBLM_FAN6 CLBLM_R_X49Y173/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y173/CLBLM_L_A CLBLM_R_X49Y173/CLBLM_L_CE DSP_L_X48Y160/DSP_SW2A1_2 DSP_L_X48Y160/DSP_WW2A1_3 DSP_L_X48Y160/DSP_WW2END1_3 INT_INTERFACE_L_X48Y162/INT_INTERFACE_SW2A1 INT_INTERFACE_L_X48Y163/INT_INTERFACE_WW2A1 INT_INTERFACE_L_X48Y163/INT_INTERFACE_WW2END1 INT_L_X46Y163/FAN_ALT7 INT_L_X46Y163/FAN_L7 INT_L_X46Y163/WW2END1 INT_L_X48Y162/SW2A1 INT_L_X48Y163/SW2BEG1 INT_L_X48Y163/SW2END1 INT_L_X48Y163/WW2A1 INT_L_X48Y163/WW2BEG1 INT_L_X48Y172/ER1BEG1 INT_L_X48Y172/SW2END0 INT_R_X47Y159/IMUX15 INT_R_X47Y159/SL1END3 INT_R_X47Y160/SL1BEG3 INT_R_X47Y160/SR1END3 INT_R_X47Y161/FAN6 INT_R_X47Y161/FAN_ALT6 INT_R_X47Y161/SL1END1 INT_R_X47Y161/SR1BEG3 INT_R_X47Y161/SR1END2 INT_R_X47Y161/SR1END_N3_3 INT_R_X47Y162/SL1BEG1 INT_R_X47Y162/SR1BEG2 INT_R_X47Y162/SW2END1 INT_R_X47Y163/FAN6 INT_R_X47Y163/FAN7 INT_R_X47Y163/FAN_ALT6 INT_R_X47Y163/FAN_ALT7 INT_R_X47Y163/WW2A1 INT_R_X47Y163/WW2END1 INT_R_X49Y163/SL1END1 INT_R_X49Y163/SW2A1 INT_R_X49Y163/WW2BEG1 INT_R_X49Y164/SL1BEG1 INT_R_X49Y164/SS6END1 INT_R_X49Y164/SW2BEG1 INT_R_X49Y165/SS6E1 INT_R_X49Y166/SS6D1 INT_R_X49Y167/FAN7 INT_R_X49Y167/FAN_ALT7 INT_R_X49Y167/SS2END1 INT_R_X49Y167/SS6C1 INT_R_X49Y168/SS2A1 INT_R_X49Y168/SS6B1 INT_R_X49Y169/SL1END1 INT_R_X49Y169/SS2BEG1 INT_R_X49Y169/SS6A1 INT_R_X49Y170/SL1BEG1 INT_R_X49Y170/SS2END1 INT_R_X49Y170/SS6BEG1 INT_R_X49Y171/SS2A1 INT_R_X49Y172/ER1END1 INT_R_X49Y172/NR1BEG1 INT_R_X49Y172/SS2BEG1 INT_R_X49Y172/SW2A0 INT_R_X49Y173/FAN6 INT_R_X49Y173/FAN_ALT6 INT_R_X49Y173/LOGIC_OUTS8 INT_R_X49Y173/NR1END1 INT_R_X49Y173/SW2BEG0 VBRK_X118Y169/VBRK_SW2A1 VBRK_X118Y170/VBRK_WW2A1 VBRK_X118Y170/VBRK_WW2END1 
pips: CLBLM_L_X46Y163/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X47Y159/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y161/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y163/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X47Y163/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X49Y167/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X49Y173/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X49Y173/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y163/INT_L.FAN_ALT7->>FAN_L7 INT_L_X46Y163/INT_L.WW2END1->>FAN_ALT7 INT_L_X48Y163/INT_L.SW2END1->>SW2BEG1 INT_L_X48Y163/INT_L.SW2END1->>WW2BEG1 INT_L_X48Y172/INT_L.SW2END0->>ER1BEG1 INT_R_X47Y159/INT_R.SL1END3->>IMUX15 INT_R_X47Y160/INT_R.SR1END3->>SL1BEG3 INT_R_X47Y161/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y161/INT_R.SL1END1->>FAN_ALT6 INT_R_X47Y161/INT_R.SR1END2->>SR1BEG3 INT_R_X47Y162/INT_R.SW2END1->>SL1BEG1 INT_R_X47Y162/INT_R.SW2END1->>SR1BEG2 INT_R_X47Y163/INT_R.FAN_ALT6->>FAN6 INT_R_X47Y163/INT_R.FAN_ALT7->>FAN7 INT_R_X47Y163/INT_R.WW2END1->>FAN_ALT6 INT_R_X47Y163/INT_R.WW2END1->>FAN_ALT7 INT_R_X49Y163/INT_R.SL1END1->>WW2BEG1 INT_R_X49Y164/INT_R.SS6END1->>SL1BEG1 INT_R_X49Y164/INT_R.SS6END1->>SW2BEG1 INT_R_X49Y167/INT_R.FAN_ALT7->>FAN7 INT_R_X49Y167/INT_R.SS2END1->>FAN_ALT7 INT_R_X49Y169/INT_R.SL1END1->>SS2BEG1 INT_R_X49Y170/INT_R.SS2END1->>SL1BEG1 INT_R_X49Y170/INT_R.SS2END1->>SS6BEG1 INT_R_X49Y172/INT_R.ER1END1->>NR1BEG1 INT_R_X49Y172/INT_R.ER1END1->>SS2BEG1 INT_R_X49Y173/INT_R.FAN_ALT6->>FAN6 INT_R_X49Y173/INT_R.LOGIC_OUTS8->>SW2BEG0 INT_R_X49Y173/INT_R.NR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

apbx/syncrregs.r_reg[p][0][haddr][3]_rep_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y177/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X44Y177/INT_INTERFACE_WW2END0 BRAM_L_X44Y175/BRAM_NW2A2_2 BRAM_L_X44Y175/BRAM_WW2END0_2 CLBLL_L_X42Y177/CLBLL_IMUX25 CLBLL_L_X42Y177/CLBLL_IMUX9 CLBLL_L_X42Y177/CLBLL_L_A5 CLBLL_L_X42Y177/CLBLL_L_B5 CLBLL_L_X42Y178/CLBLL_IMUX30 CLBLL_L_X42Y178/CLBLL_IMUX46 CLBLL_L_X42Y178/CLBLL_L_C5 CLBLL_L_X42Y178/CLBLL_L_D5 CLBLL_L_X42Y179/CLBLL_NW2A2 CLBLL_L_X42Y179/CLBLL_NW2A3 CLBLL_L_X42Y179/CLBLL_WR1END0 CLBLL_L_X42Y180/CLBLL_WR1END3 CLBLL_L_X42Y181/CLBLL_EE2BEG0 CLBLL_R_X45Y176/CLBLL_IMUX0 CLBLL_R_X45Y176/CLBLL_IMUX16 CLBLL_R_X45Y176/CLBLL_IMUX24 CLBLL_R_X45Y176/CLBLL_IMUX30 CLBLL_R_X45Y176/CLBLL_IMUX46 CLBLL_R_X45Y176/CLBLL_IMUX8 CLBLL_R_X45Y176/CLBLL_LL_A5 CLBLL_R_X45Y176/CLBLL_LL_B5 CLBLL_R_X45Y176/CLBLL_L_A3 CLBLL_R_X45Y176/CLBLL_L_B3 CLBLL_R_X45Y176/CLBLL_L_C5 CLBLL_R_X45Y176/CLBLL_L_D5 CLBLL_R_X45Y176/CLBLL_WR1END1 CLBLL_R_X45Y177/CLBLL_IMUX1 CLBLL_R_X45Y177/CLBLL_IMUX17 CLBLL_R_X45Y177/CLBLL_LL_A3 CLBLL_R_X45Y177/CLBLL_LL_B3 CLBLL_R_X45Y177/CLBLL_WW2END0 CLBLL_R_X45Y179/CLBLL_EL1BEG0 CLBLL_R_X45Y179/CLBLL_IMUX23 CLBLL_R_X45Y179/CLBLL_IMUX25 CLBLL_R_X45Y179/CLBLL_IMUX39 CLBLL_R_X45Y179/CLBLL_IMUX9 CLBLL_R_X45Y179/CLBLL_L_A5 CLBLL_R_X45Y179/CLBLL_L_B5 CLBLL_R_X45Y179/CLBLL_L_C3 CLBLL_R_X45Y179/CLBLL_L_D3 CLBLL_R_X45Y179/CLBLL_WR1END2 CLBLL_R_X45Y180/CLBLL_IMUX25 CLBLL_R_X45Y180/CLBLL_IMUX9 CLBLL_R_X45Y180/CLBLL_L_A5 CLBLL_R_X45Y180/CLBLL_L_B5 CLBLL_R_X45Y180/CLBLL_NW2A1 CLBLL_R_X45Y181/CLBLL_EE2BEG3 CLBLL_R_X45Y181/CLBLL_IMUX0 CLBLL_R_X45Y181/CLBLL_IMUX16 CLBLL_R_X45Y181/CLBLL_IMUX24 CLBLL_R_X45Y181/CLBLL_IMUX30 CLBLL_R_X45Y181/CLBLL_IMUX39 CLBLL_R_X45Y181/CLBLL_IMUX8 CLBLL_R_X45Y181/CLBLL_LL_A5 CLBLL_R_X45Y181/CLBLL_LL_B5 CLBLL_R_X45Y181/CLBLL_L_A3 CLBLL_R_X45Y181/CLBLL_L_B3 CLBLL_R_X45Y181/CLBLL_L_C5 CLBLL_R_X45Y181/CLBLL_L_D3 CLBLL_R_X45Y182/CLBLL_WR1END0 CLBLM_L_X46Y176/CLBLM_WR1END1 CLBLM_L_X46Y177/CLBLM_WW2END0 CLBLM_L_X46Y179/CLBLM_EL1BEG0 CLBLM_L_X46Y179/CLBLM_IMUX25 CLBLM_L_X46Y179/CLBLM_IMUX9 CLBLM_L_X46Y179/CLBLM_L_A5 CLBLM_L_X46Y179/CLBLM_L_B5 CLBLM_L_X46Y179/CLBLM_WR1END2 CLBLM_L_X46Y180/CLBLM_IMUX24 CLBLM_L_X46Y180/CLBLM_IMUX30 CLBLM_L_X46Y180/CLBLM_IMUX46 CLBLM_L_X46Y180/CLBLM_IMUX8 CLBLM_L_X46Y180/CLBLM_L_C5 CLBLM_L_X46Y180/CLBLM_L_D5 CLBLM_L_X46Y180/CLBLM_M_A5 CLBLM_L_X46Y180/CLBLM_M_B5 CLBLM_L_X46Y180/CLBLM_NW2A1 CLBLM_L_X46Y181/CLBLM_EE2BEG3 CLBLM_L_X46Y181/CLBLM_IMUX0 CLBLM_L_X46Y181/CLBLM_IMUX16 CLBLM_L_X46Y181/CLBLM_IMUX24 CLBLM_L_X46Y181/CLBLM_IMUX31 CLBLM_L_X46Y181/CLBLM_IMUX47 CLBLM_L_X46Y181/CLBLM_IMUX8 CLBLM_L_X46Y181/CLBLM_L_A3 CLBLM_L_X46Y181/CLBLM_L_B3 CLBLM_L_X46Y181/CLBLM_M_A5 CLBLM_L_X46Y181/CLBLM_M_B5 CLBLM_L_X46Y181/CLBLM_M_C5 CLBLM_L_X46Y181/CLBLM_M_D5 CLBLM_L_X46Y182/CLBLM_WR1END0 CLBLM_L_X50Y174/CLBLM_EL1BEG0 CLBLM_L_X50Y174/CLBLM_IMUX24 CLBLM_L_X50Y174/CLBLM_IMUX31 CLBLM_L_X50Y174/CLBLM_IMUX47 CLBLM_L_X50Y174/CLBLM_IMUX8 CLBLM_L_X50Y174/CLBLM_M_A5 CLBLM_L_X50Y174/CLBLM_M_B5 CLBLM_L_X50Y174/CLBLM_M_C5 CLBLM_L_X50Y174/CLBLM_M_D5 CLBLM_L_X50Y175/CLBLM_EL1BEG0 CLBLM_L_X50Y175/CLBLM_EL1BEG3 CLBLM_L_X50Y175/CLBLM_IMUX16 CLBLM_L_X50Y175/CLBLM_IMUX22 CLBLM_L_X50Y175/CLBLM_IMUX23 CLBLM_L_X50Y175/CLBLM_IMUX38 CLBLM_L_X50Y175/CLBLM_IMUX46 CLBLM_L_X50Y175/CLBLM_IMUX9 CLBLM_L_X50Y175/CLBLM_L_A5 CLBLM_L_X50Y175/CLBLM_L_B3 CLBLM_L_X50Y175/CLBLM_L_C3 CLBLM_L_X50Y175/CLBLM_L_D5 CLBLM_L_X50Y175/CLBLM_M_C3 CLBLM_L_X50Y175/CLBLM_M_D3 CLBLM_L_X50Y176/CLBLM_IMUX22 CLBLM_L_X50Y176/CLBLM_IMUX25 CLBLM_L_X50Y176/CLBLM_IMUX38 CLBLM_L_X50Y176/CLBLM_IMUX9 CLBLM_L_X50Y176/CLBLM_L_A5 CLBLM_L_X50Y176/CLBLM_L_B5 CLBLM_L_X50Y176/CLBLM_M_C3 CLBLM_L_X50Y176/CLBLM_M_D3 CLBLM_L_X50Y176/CLBLM_SE2A0 CLBLM_L_X50Y177/CLBLM_WR1END0 CLBLM_L_X50Y179/CLBLM_IMUX22 CLBLM_L_X50Y179/CLBLM_IMUX24 CLBLM_L_X50Y179/CLBLM_IMUX38 CLBLM_L_X50Y179/CLBLM_IMUX8 CLBLM_L_X50Y179/CLBLM_M_A5 CLBLM_L_X50Y179/CLBLM_M_B5 CLBLM_L_X50Y179/CLBLM_M_C3 CLBLM_L_X50Y179/CLBLM_M_D3 CLBLM_L_X50Y179/CLBLM_NE2A3 CLBLM_L_X50Y180/CLBLM_IMUX22 CLBLM_L_X50Y180/CLBLM_IMUX24 CLBLM_L_X50Y180/CLBLM_IMUX38 CLBLM_L_X50Y180/CLBLM_IMUX8 CLBLM_L_X50Y180/CLBLM_M_A5 CLBLM_L_X50Y180/CLBLM_M_B5 CLBLM_L_X50Y180/CLBLM_M_C3 CLBLM_L_X50Y180/CLBLM_M_D3 CLBLM_L_X50Y180/CLBLM_NE2A0 CLBLM_L_X50Y181/CLBLM_IMUX1 CLBLM_L_X50Y181/CLBLM_IMUX17 CLBLM_L_X50Y181/CLBLM_IMUX25 CLBLM_L_X50Y181/CLBLM_IMUX9 CLBLM_L_X50Y181/CLBLM_L_A5 CLBLM_L_X50Y181/CLBLM_L_B5 CLBLM_L_X50Y181/CLBLM_M_A3 CLBLM_L_X50Y181/CLBLM_M_B3 CLBLM_R_X41Y179/CLBLM_IMUX0 CLBLM_R_X41Y179/CLBLM_IMUX16 CLBLM_R_X41Y179/CLBLM_IMUX22 CLBLM_R_X41Y179/CLBLM_IMUX24 CLBLM_R_X41Y179/CLBLM_IMUX38 CLBLM_R_X41Y179/CLBLM_IMUX8 CLBLM_R_X41Y179/CLBLM_L_A3 CLBLM_R_X41Y179/CLBLM_L_B3 CLBLM_R_X41Y179/CLBLM_M_A5 CLBLM_R_X41Y179/CLBLM_M_B5 CLBLM_R_X41Y179/CLBLM_M_C3 CLBLM_R_X41Y179/CLBLM_M_D3 CLBLM_R_X41Y179/CLBLM_NW2A2 CLBLM_R_X41Y179/CLBLM_NW2A3 CLBLM_R_X41Y179/CLBLM_WR1END0 CLBLM_R_X41Y180/CLBLM_IMUX23 CLBLM_R_X41Y180/CLBLM_IMUX25 CLBLM_R_X41Y180/CLBLM_IMUX46 CLBLM_R_X41Y180/CLBLM_IMUX9 CLBLM_R_X41Y180/CLBLM_L_A5 CLBLM_R_X41Y180/CLBLM_L_B5 CLBLM_R_X41Y180/CLBLM_L_C3 CLBLM_R_X41Y180/CLBLM_L_D5 CLBLM_R_X41Y180/CLBLM_WR1END3 CLBLM_R_X41Y181/CLBLM_EE2BEG0 CLBLM_R_X41Y181/CLBLM_IMUX0 CLBLM_R_X41Y181/CLBLM_IMUX16 CLBLM_R_X41Y181/CLBLM_IMUX22 CLBLM_R_X41Y181/CLBLM_IMUX24 CLBLM_R_X41Y181/CLBLM_IMUX38 CLBLM_R_X41Y181/CLBLM_IMUX8 CLBLM_R_X41Y181/CLBLM_L_A3 CLBLM_R_X41Y181/CLBLM_L_B3 CLBLM_R_X41Y181/CLBLM_M_A5 CLBLM_R_X41Y181/CLBLM_M_B5 CLBLM_R_X41Y181/CLBLM_M_C3 CLBLM_R_X41Y181/CLBLM_M_D3 CLBLM_R_X43Y177/CLBLM_IMUX1 CLBLM_R_X43Y177/CLBLM_IMUX17 CLBLM_R_X43Y177/CLBLM_IMUX31 CLBLM_R_X43Y177/CLBLM_IMUX47 CLBLM_R_X43Y177/CLBLM_M_A3 CLBLM_R_X43Y177/CLBLM_M_B3 CLBLM_R_X43Y177/CLBLM_M_C5 CLBLM_R_X43Y177/CLBLM_M_D5 CLBLM_R_X43Y177/CLBLM_NW2A2 CLBLM_R_X43Y177/CLBLM_WW2END0 CLBLM_R_X43Y181/CLBLM_IMUX25 CLBLM_R_X43Y181/CLBLM_IMUX9 CLBLM_R_X43Y181/CLBLM_L_A5 CLBLM_R_X43Y181/CLBLM_L_B5 CLBLM_R_X47Y175/CLBLM_IMUX1 CLBLM_R_X47Y175/CLBLM_IMUX22 CLBLM_R_X47Y175/CLBLM_IMUX24 CLBLM_R_X47Y175/CLBLM_IMUX25 CLBLM_R_X47Y175/CLBLM_IMUX38 CLBLM_R_X47Y175/CLBLM_IMUX9 CLBLM_R_X47Y175/CLBLM_L_A5 CLBLM_R_X47Y175/CLBLM_L_B5 CLBLM_R_X47Y175/CLBLM_M_A3 CLBLM_R_X47Y175/CLBLM_M_B5 CLBLM_R_X47Y175/CLBLM_M_C3 CLBLM_R_X47Y175/CLBLM_M_D3 CLBLM_R_X47Y175/CLBLM_WL1END0 CLBLM_R_X47Y175/CLBLM_WR1END3 CLBLM_R_X47Y176/CLBLM_IMUX23 CLBLM_R_X47Y176/CLBLM_IMUX25 CLBLM_R_X47Y176/CLBLM_IMUX39 CLBLM_R_X47Y176/CLBLM_IMUX9 CLBLM_R_X47Y176/CLBLM_L_A5 CLBLM_R_X47Y176/CLBLM_L_B5 CLBLM_R_X47Y176/CLBLM_L_C3 CLBLM_R_X47Y176/CLBLM_L_D3 CLBLM_R_X47Y176/CLBLM_WW2END3 CLBLM_R_X47Y177/CLBLM_IMUX1 CLBLM_R_X47Y177/CLBLM_IMUX24 CLBLM_R_X47Y177/CLBLM_IMUX25 CLBLM_R_X47Y177/CLBLM_IMUX31 CLBLM_R_X47Y177/CLBLM_IMUX47 CLBLM_R_X47Y177/CLBLM_IMUX9 CLBLM_R_X47Y177/CLBLM_L_A5 CLBLM_R_X47Y177/CLBLM_L_B5 CLBLM_R_X47Y177/CLBLM_M_A3 CLBLM_R_X47Y177/CLBLM_M_B5 CLBLM_R_X47Y177/CLBLM_M_C5 CLBLM_R_X47Y177/CLBLM_M_D5 CLBLM_R_X47Y177/CLBLM_WW2END3 CLBLM_R_X47Y181/CLBLM_IMUX16 CLBLM_R_X47Y181/CLBLM_IMUX22 CLBLM_R_X47Y181/CLBLM_IMUX24 CLBLM_R_X47Y181/CLBLM_IMUX47 CLBLM_R_X47Y181/CLBLM_IMUX8 CLBLM_R_X47Y181/CLBLM_IMUX9 CLBLM_R_X47Y181/CLBLM_L_A5 CLBLM_R_X47Y181/CLBLM_L_B3 CLBLM_R_X47Y181/CLBLM_M_A5 CLBLM_R_X47Y181/CLBLM_M_B5 CLBLM_R_X47Y181/CLBLM_M_C3 CLBLM_R_X47Y181/CLBLM_M_D5 CLBLM_R_X49Y173/CLBLM_LOGIC_OUTS2 CLBLM_R_X49Y173/CLBLM_L_CQ CLBLM_R_X49Y174/CLBLM_EL1BEG0 CLBLM_R_X49Y174/CLBLM_IMUX25 CLBLM_R_X49Y174/CLBLM_IMUX9 CLBLM_R_X49Y174/CLBLM_L_A5 CLBLM_R_X49Y174/CLBLM_L_B5 CLBLM_R_X49Y175/CLBLM_EL1BEG0 CLBLM_R_X49Y175/CLBLM_EL1BEG3 CLBLM_R_X49Y175/CLBLM_IMUX0 CLBLM_R_X49Y175/CLBLM_IMUX16 CLBLM_R_X49Y175/CLBLM_IMUX23 CLBLM_R_X49Y175/CLBLM_IMUX24 CLBLM_R_X49Y175/CLBLM_IMUX39 CLBLM_R_X49Y175/CLBLM_IMUX8 CLBLM_R_X49Y175/CLBLM_L_A3 CLBLM_R_X49Y175/CLBLM_L_B3 CLBLM_R_X49Y175/CLBLM_L_C3 CLBLM_R_X49Y175/CLBLM_L_D3 CLBLM_R_X49Y175/CLBLM_M_A5 CLBLM_R_X49Y175/CLBLM_M_B5 CLBLM_R_X49Y176/CLBLM_IMUX31 CLBLM_R_X49Y176/CLBLM_IMUX47 CLBLM_R_X49Y176/CLBLM_M_C5 CLBLM_R_X49Y176/CLBLM_M_D5 CLBLM_R_X49Y176/CLBLM_SE2A0 CLBLM_R_X49Y177/CLBLM_IMUX1 CLBLM_R_X49Y177/CLBLM_IMUX17 CLBLM_R_X49Y177/CLBLM_IMUX25 CLBLM_R_X49Y177/CLBLM_IMUX9 CLBLM_R_X49Y177/CLBLM_L_A5 CLBLM_R_X49Y177/CLBLM_L_B5 CLBLM_R_X49Y177/CLBLM_M_A3 CLBLM_R_X49Y177/CLBLM_M_B3 CLBLM_R_X49Y177/CLBLM_WR1END0 CLBLM_R_X49Y178/CLBLM_IMUX16 CLBLM_R_X49Y178/CLBLM_IMUX23 CLBLM_R_X49Y178/CLBLM_IMUX46 CLBLM_R_X49Y178/CLBLM_IMUX9 CLBLM_R_X49Y178/CLBLM_L_A5 CLBLM_R_X49Y178/CLBLM_L_B3 CLBLM_R_X49Y178/CLBLM_L_C3 CLBLM_R_X49Y178/CLBLM_L_D5 CLBLM_R_X49Y179/CLBLM_IMUX22 CLBLM_R_X49Y179/CLBLM_IMUX25 CLBLM_R_X49Y179/CLBLM_IMUX38 CLBLM_R_X49Y179/CLBLM_IMUX9 CLBLM_R_X49Y179/CLBLM_L_A5 CLBLM_R_X49Y179/CLBLM_L_B5 CLBLM_R_X49Y179/CLBLM_M_C3 CLBLM_R_X49Y179/CLBLM_M_D3 CLBLM_R_X49Y179/CLBLM_NE2A3 CLBLM_R_X49Y180/CLBLM_NE2A0 DSP_L_X48Y175/DSP_WL1END0_0 DSP_L_X48Y175/DSP_WR1END3_0 DSP_L_X48Y175/DSP_WW2END3_1 DSP_L_X48Y175/DSP_WW2END3_2 HCLK_L_X125Y182/HCLK_EL1END_S3_0 HCLK_R_X122Y182/HCLK_FAN_BOUNCE_S3_2 HCLK_R_X122Y182/HCLK_NR1BEG1 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WL1END0 INT_INTERFACE_L_X48Y175/INT_INTERFACE_WR1END3 INT_INTERFACE_L_X48Y176/INT_INTERFACE_WW2END3 INT_INTERFACE_L_X48Y177/INT_INTERFACE_WW2END3 INT_L_X42Y177/IMUX_L25 INT_L_X42Y177/IMUX_L9 INT_L_X42Y177/NL1BEG0 INT_L_X42Y177/NL1END_S3_0 INT_L_X42Y177/WL1END0 INT_L_X42Y178/IMUX_L30 INT_L_X42Y178/IMUX_L46 INT_L_X42Y178/NL1BEG_N3 INT_L_X42Y178/NL1END0 INT_L_X42Y178/NN2BEG2 INT_L_X42Y178/NW2BEG2 INT_L_X42Y178/NW2BEG3 INT_L_X42Y178/WR1BEG_S0 INT_L_X42Y178/WR1END2 INT_L_X42Y179/NN2A2 INT_L_X42Y179/NW2A2 INT_L_X42Y179/NW2A3 INT_L_X42Y179/WR1BEG0 INT_L_X42Y180/NN2END2 INT_L_X42Y180/WR1BEG3 INT_L_X42Y181/EE2A0 INT_L_X44Y176/NW2BEG2 INT_L_X44Y176/WR1END2 INT_L_X44Y177/NW2A2 INT_L_X44Y177/WW2A0 INT_L_X46Y175/WR1END_S1_0 INT_L_X46Y176/WR1BEG1 INT_L_X46Y176/WR1END0 INT_L_X46Y177/WW2A0 INT_L_X46Y178/EL1END_S3_0 INT_L_X46Y179/EL1END0 INT_L_X46Y179/IMUX_L25 INT_L_X46Y179/IMUX_L9 INT_L_X46Y179/NL1BEG0 INT_L_X46Y179/NL1END_S3_0 INT_L_X46Y179/NW2BEG1 INT_L_X46Y179/WR1BEG2 INT_L_X46Y179/WR1END1 INT_L_X46Y180/IMUX_L24 INT_L_X46Y180/IMUX_L30 INT_L_X46Y180/IMUX_L46 INT_L_X46Y180/IMUX_L8 INT_L_X46Y180/NL1BEG_N3 INT_L_X46Y180/NL1END0 INT_L_X46Y180/NR1BEG0 INT_L_X46Y180/NR1BEG3 INT_L_X46Y180/NW2A1 INT_L_X46Y181/EE2A3 INT_L_X46Y181/IMUX_L0 INT_L_X46Y181/IMUX_L16 INT_L_X46Y181/IMUX_L24 INT_L_X46Y181/IMUX_L31 INT_L_X46Y181/IMUX_L47 INT_L_X46Y181/IMUX_L8 INT_L_X46Y181/NR1END0 INT_L_X46Y181/NR1END3 INT_L_X46Y181/WR1BEG_S0 INT_L_X46Y182/WR1BEG0 INT_L_X48Y175/WL1BEG0 INT_L_X48Y175/WR1BEG3 INT_L_X48Y175/WR1END2 INT_L_X48Y176/WW2A3 INT_L_X48Y177/WW2A3 INT_L_X50Y173/EL1END_S3_0 INT_L_X50Y174/EL1END0 INT_L_X50Y174/EL1END_S3_0 INT_L_X50Y174/IMUX_L24 INT_L_X50Y174/IMUX_L31 INT_L_X50Y174/IMUX_L47 INT_L_X50Y174/IMUX_L8 INT_L_X50Y175/EL1END0 INT_L_X50Y175/EL1END3 INT_L_X50Y175/IMUX_L16 INT_L_X50Y175/IMUX_L22 INT_L_X50Y175/IMUX_L23 INT_L_X50Y175/IMUX_L38 INT_L_X50Y175/IMUX_L46 INT_L_X50Y175/IMUX_L9 INT_L_X50Y175/NR1BEG3 INT_L_X50Y176/IMUX_L22 INT_L_X50Y176/IMUX_L25 INT_L_X50Y176/IMUX_L38 INT_L_X50Y176/IMUX_L9 INT_L_X50Y176/NR1END3 INT_L_X50Y176/SE2END0 INT_L_X50Y176/WR1BEG_S0 INT_L_X50Y177/WR1BEG0 INT_L_X50Y179/IMUX_L22 INT_L_X50Y179/IMUX_L24 INT_L_X50Y179/IMUX_L38 INT_L_X50Y179/IMUX_L8 INT_L_X50Y179/NE2END3 INT_L_X50Y179/NE2END_S3_0 INT_L_X50Y179/NL1BEG2 INT_L_X50Y179/SL1END0 INT_L_X50Y180/BYP_ALT2 INT_L_X50Y180/BYP_BOUNCE2 INT_L_X50Y180/FAN_ALT7 INT_L_X50Y180/FAN_BOUNCE7 INT_L_X50Y180/IMUX_L22 INT_L_X50Y180/IMUX_L24 INT_L_X50Y180/IMUX_L38 INT_L_X50Y180/IMUX_L8 INT_L_X50Y180/NE2END0 INT_L_X50Y180/NL1BEG1 INT_L_X50Y180/NL1END2 INT_L_X50Y180/SL1BEG0 INT_L_X50Y181/BYP_BOUNCE_N3_2 INT_L_X50Y181/IMUX_L1 INT_L_X50Y181/IMUX_L17 INT_L_X50Y181/IMUX_L25 INT_L_X50Y181/IMUX_L9 INT_L_X50Y181/NL1END1 INT_R_X41Y178/WR1END_S1_0 INT_R_X41Y179/IMUX0 INT_R_X41Y179/IMUX16 INT_R_X41Y179/IMUX22 INT_R_X41Y179/IMUX24 INT_R_X41Y179/IMUX38 INT_R_X41Y179/IMUX8 INT_R_X41Y179/NL1BEG1 INT_R_X41Y179/NN2BEG3 INT_R_X41Y179/NW2END2 INT_R_X41Y179/NW2END3 INT_R_X41Y179/WR1END0 INT_R_X41Y180/IMUX23 INT_R_X41Y180/IMUX25 INT_R_X41Y180/IMUX46 INT_R_X41Y180/IMUX9 INT_R_X41Y180/NL1BEG0 INT_R_X41Y180/NL1END1 INT_R_X41Y180/NL1END_S3_0 INT_R_X41Y180/NN2A3 INT_R_X41Y180/WR1END3 INT_R_X41Y181/EE2BEG0 INT_R_X41Y181/IMUX0 INT_R_X41Y181/IMUX16 INT_R_X41Y181/IMUX22 INT_R_X41Y181/IMUX24 INT_R_X41Y181/IMUX38 INT_R_X41Y181/IMUX8 INT_R_X41Y181/NL1END0 INT_R_X41Y181/NN2END3 INT_R_X43Y177/BYP_ALT5 INT_R_X43Y177/BYP_BOUNCE5 INT_R_X43Y177/IMUX1 INT_R_X43Y177/IMUX17 INT_R_X43Y177/IMUX31 INT_R_X43Y177/IMUX47 INT_R_X43Y177/NL1BEG1 INT_R_X43Y177/NW2END2 INT_R_X43Y177/WL1BEG0 INT_R_X43Y177/WW2END0 INT_R_X43Y178/NL1END1 INT_R_X43Y178/WR1BEG2 INT_R_X43Y181/EE2END0 INT_R_X43Y181/IMUX25 INT_R_X43Y181/IMUX9 INT_R_X45Y175/FAN_BOUNCE_S3_2 INT_R_X45Y176/BYP_ALT4 INT_R_X45Y176/BYP_BOUNCE4 INT_R_X45Y176/FAN_ALT2 INT_R_X45Y176/FAN_BOUNCE2 INT_R_X45Y176/IMUX0 INT_R_X45Y176/IMUX16 INT_R_X45Y176/IMUX24 INT_R_X45Y176/IMUX30 INT_R_X45Y176/IMUX46 INT_R_X45Y176/IMUX8 INT_R_X45Y176/WR1BEG2 INT_R_X45Y176/WR1END1 INT_R_X45Y177/IMUX1 INT_R_X45Y177/IMUX17 INT_R_X45Y177/NN2BEG1 INT_R_X45Y177/WW2BEG0 INT_R_X45Y177/WW2END0 INT_R_X45Y178/NN2A1 INT_R_X45Y179/BYP_ALT5 INT_R_X45Y179/BYP_BOUNCE5 INT_R_X45Y179/EL1BEG0 INT_R_X45Y179/FAN_ALT5 INT_R_X45Y179/FAN_BOUNCE5 INT_R_X45Y179/IMUX23 INT_R_X45Y179/IMUX25 INT_R_X45Y179/IMUX39 INT_R_X45Y179/IMUX9 INT_R_X45Y179/NN2END1 INT_R_X45Y179/WR1END2 INT_R_X45Y180/IMUX25 INT_R_X45Y180/IMUX9 INT_R_X45Y180/NL1BEG0 INT_R_X45Y180/NL1END_S3_0 INT_R_X45Y180/NW2END1 INT_R_X45Y181/EE2BEG3 INT_R_X45Y181/IMUX0 INT_R_X45Y181/IMUX16 INT_R_X45Y181/IMUX24 INT_R_X45Y181/IMUX30 INT_R_X45Y181/IMUX39 INT_R_X45Y181/IMUX8 INT_R_X45Y181/NL1BEG_N3 INT_R_X45Y181/NL1END0 INT_R_X45Y181/WR1END_S1_0 INT_R_X45Y182/WR1END0 INT_R_X47Y175/IMUX1 INT_R_X47Y175/IMUX22 INT_R_X47Y175/IMUX24 INT_R_X47Y175/IMUX25 INT_R_X47Y175/IMUX38 INT_R_X47Y175/IMUX9 INT_R_X47Y175/WL1END0 INT_R_X47Y175/WR1BEG_S0 INT_R_X47Y175/WR1END3 INT_R_X47Y176/IMUX23 INT_R_X47Y176/IMUX25 INT_R_X47Y176/IMUX39 INT_R_X47Y176/IMUX9 INT_R_X47Y176/SR1BEG_S0 INT_R_X47Y176/WR1BEG0 INT_R_X47Y176/WW2END3 INT_R_X47Y177/IMUX1 INT_R_X47Y177/IMUX24 INT_R_X47Y177/IMUX25 INT_R_X47Y177/IMUX31 INT_R_X47Y177/IMUX47 INT_R_X47Y177/IMUX9 INT_R_X47Y177/NN2BEG0 INT_R_X47Y177/SR1BEG_S0 INT_R_X47Y177/WW2BEG0 INT_R_X47Y177/WW2END3 INT_R_X47Y177/WW2END_N0_3 INT_R_X47Y178/NN2A0 INT_R_X47Y178/NN2END_S2_0 INT_R_X47Y178/WW2END_N0_3 INT_R_X47Y179/NN2BEG0 INT_R_X47Y179/NN2END0 INT_R_X47Y179/WR1BEG1 INT_R_X47Y180/NN2A0 INT_R_X47Y180/NN2END_S2_0 INT_R_X47Y181/EE2END3 INT_R_X47Y181/IMUX16 INT_R_X47Y181/IMUX22 INT_R_X47Y181/IMUX24 INT_R_X47Y181/IMUX47 INT_R_X47Y181/IMUX8 INT_R_X47Y181/IMUX9 INT_R_X47Y181/NN2END0 INT_R_X49Y173/LOGIC_OUTS2 INT_R_X49Y173/NL1BEG1 INT_R_X49Y174/EL1BEG0 INT_R_X49Y174/FAN_BOUNCE_S3_2 INT_R_X49Y174/IMUX25 INT_R_X49Y174/IMUX9 INT_R_X49Y174/NL1END1 INT_R_X49Y174/NR1BEG1 INT_R_X49Y175/EL1BEG0 INT_R_X49Y175/EL1BEG3 INT_R_X49Y175/FAN_ALT2 INT_R_X49Y175/FAN_BOUNCE2 INT_R_X49Y175/IMUX0 INT_R_X49Y175/IMUX16 INT_R_X49Y175/IMUX23 INT_R_X49Y175/IMUX24 INT_R_X49Y175/IMUX39 INT_R_X49Y175/IMUX8 INT_R_X49Y175/NL1BEG0 INT_R_X49Y175/NL1END_S3_0 INT_R_X49Y175/NR1END1 INT_R_X49Y175/WR1BEG2 INT_R_X49Y176/EL1BEG_N3 INT_R_X49Y176/IMUX31 INT_R_X49Y176/IMUX47 INT_R_X49Y176/NL1END0 INT_R_X49Y176/NN2BEG0 INT_R_X49Y176/SE2A0 INT_R_X49Y176/WR1END_S1_0 INT_R_X49Y176/WW2BEG3 INT_R_X49Y177/IMUX1 INT_R_X49Y177/IMUX17 INT_R_X49Y177/IMUX25 INT_R_X49Y177/IMUX9 INT_R_X49Y177/NL1BEG_N3 INT_R_X49Y177/NN2A0 INT_R_X49Y177/NN2END_S2_0 INT_R_X49Y177/NR1BEG3 INT_R_X49Y177/SE2BEG0 INT_R_X49Y177/SR1BEG_S0 INT_R_X49Y177/WR1END0 INT_R_X49Y177/WW2BEG3 INT_R_X49Y178/IMUX16 INT_R_X49Y178/IMUX23 INT_R_X49Y178/IMUX46 INT_R_X49Y178/IMUX9 INT_R_X49Y178/NE2BEG3 INT_R_X49Y178/NN2END0 INT_R_X49Y178/NR1BEG0 INT_R_X49Y178/NR1BEG3 INT_R_X49Y178/NR1END3 INT_R_X49Y179/IMUX22 INT_R_X49Y179/IMUX25 INT_R_X49Y179/IMUX38 INT_R_X49Y179/IMUX9 INT_R_X49Y179/NE2A3 INT_R_X49Y179/NE2BEG0 INT_R_X49Y179/NR1END0 INT_R_X49Y179/NR1END3 INT_R_X49Y180/NE2A0 VBRK_X113Y184/VBRK_WR1END1 VBRK_X113Y185/VBRK_WW2END0 VBRK_X113Y187/VBRK_EL1BEG0 VBRK_X113Y187/VBRK_WR1END2 VBRK_X113Y188/VBRK_NW2A1 VBRK_X113Y189/VBRK_EE2BEG3 VBRK_X113Y190/VBRK_WR1END0 VBRK_X118Y183/VBRK_WL1END0 VBRK_X118Y183/VBRK_WR1END3 VBRK_X118Y184/VBRK_WW2END3 VBRK_X118Y185/VBRK_WW2END3 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y181/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y181/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y173/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y177/INT_L.WL1END0->>IMUX_L25 INT_L_X42Y177/INT_L.WL1END0->>IMUX_L9 INT_L_X42Y177/INT_L.WL1END0->>NL1BEG0 INT_L_X42Y178/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X42Y178/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X42Y178/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X42Y178/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X42Y178/INT_L.NL1END0->>NL1BEG_N3 INT_L_X42Y178/INT_L.WR1END2->>NN2BEG2 INT_L_X42Y178/INT_L.WR1END2->>NW2BEG2 INT_L_X42Y180/INT_L.NN2END2->>WR1BEG3 INT_L_X44Y176/INT_L.WR1END2->>NW2BEG2 INT_L_X46Y176/INT_L.WR1END0->>WR1BEG1 INT_L_X46Y179/INT_L.EL1END0->>IMUX_L9 INT_L_X46Y179/INT_L.WR1END1->>IMUX_L25 INT_L_X46Y179/INT_L.WR1END1->>NL1BEG0 INT_L_X46Y179/INT_L.WR1END1->>NW2BEG1 INT_L_X46Y179/INT_L.WR1END1->>WR1BEG2 INT_L_X46Y180/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X46Y180/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X46Y180/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X46Y180/INT_L.NL1END0->>IMUX_L24 INT_L_X46Y180/INT_L.NL1END0->>IMUX_L8 INT_L_X46Y180/INT_L.NL1END0->>NL1BEG_N3 INT_L_X46Y180/INT_L.NL1END0->>NR1BEG0 INT_L_X46Y181/INT_L.NR1END0->>IMUX_L0 INT_L_X46Y181/INT_L.NR1END0->>IMUX_L16 INT_L_X46Y181/INT_L.NR1END0->>IMUX_L24 INT_L_X46Y181/INT_L.NR1END0->>IMUX_L8 INT_L_X46Y181/INT_L.NR1END3->>IMUX_L31 INT_L_X46Y181/INT_L.NR1END3->>IMUX_L47 INT_L_X46Y181/INT_L.NR1END3->>WR1BEG_S0 INT_L_X48Y175/INT_L.WR1END2->>WL1BEG0 INT_L_X48Y175/INT_L.WR1END2->>WR1BEG3 INT_L_X50Y174/INT_L.EL1END0->>IMUX_L24 INT_L_X50Y174/INT_L.EL1END0->>IMUX_L8 INT_L_X50Y174/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X50Y174/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X50Y175/INT_L.EL1END0->>IMUX_L16 INT_L_X50Y175/INT_L.EL1END0->>IMUX_L9 INT_L_X50Y175/INT_L.EL1END3->>IMUX_L22 INT_L_X50Y175/INT_L.EL1END3->>IMUX_L23 INT_L_X50Y175/INT_L.EL1END3->>IMUX_L38 INT_L_X50Y175/INT_L.EL1END3->>IMUX_L46 INT_L_X50Y175/INT_L.EL1END3->>NR1BEG3 INT_L_X50Y176/INT_L.NR1END3->>IMUX_L22 INT_L_X50Y176/INT_L.NR1END3->>IMUX_L38 INT_L_X50Y176/INT_L.NR1END3->>WR1BEG_S0 INT_L_X50Y176/INT_L.SE2END0->>IMUX_L25 INT_L_X50Y176/INT_L.SE2END0->>IMUX_L9 INT_L_X50Y179/INT_L.NE2END3->>IMUX_L22 INT_L_X50Y179/INT_L.NE2END3->>IMUX_L38 INT_L_X50Y179/INT_L.NE2END3->>NL1BEG2 INT_L_X50Y179/INT_L.SL1END0->>IMUX_L24 INT_L_X50Y179/INT_L.SL1END0->>IMUX_L8 INT_L_X50Y180/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X50Y180/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X50Y180/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X50Y180/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X50Y180/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X50Y180/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X50Y180/INT_L.NE2END0->>SL1BEG0 INT_L_X50Y180/INT_L.NL1END2->>BYP_ALT2 INT_L_X50Y180/INT_L.NL1END2->>FAN_ALT7 INT_L_X50Y180/INT_L.NL1END2->>NL1BEG1 INT_L_X50Y181/INT_L.NL1END1->>IMUX_L1 INT_L_X50Y181/INT_L.NL1END1->>IMUX_L17 INT_L_X50Y181/INT_L.NL1END1->>IMUX_L25 INT_L_X50Y181/INT_L.NL1END1->>IMUX_L9 INT_R_X41Y179/INT_R.NW2END2->>NL1BEG1 INT_R_X41Y179/INT_R.NW2END3->>IMUX22 INT_R_X41Y179/INT_R.NW2END3->>IMUX38 INT_R_X41Y179/INT_R.NW2END3->>NN2BEG3 INT_R_X41Y179/INT_R.WR1END0->>IMUX0 INT_R_X41Y179/INT_R.WR1END0->>IMUX16 INT_R_X41Y179/INT_R.WR1END0->>IMUX24 INT_R_X41Y179/INT_R.WR1END0->>IMUX8 INT_R_X41Y180/INT_R.NL1END1->>IMUX25 INT_R_X41Y180/INT_R.NL1END1->>IMUX9 INT_R_X41Y180/INT_R.NL1END1->>NL1BEG0 INT_R_X41Y180/INT_R.WR1END3->>IMUX23 INT_R_X41Y180/INT_R.WR1END3->>IMUX46 INT_R_X41Y181/INT_R.NL1END0->>EE2BEG0 INT_R_X41Y181/INT_R.NL1END0->>IMUX0 INT_R_X41Y181/INT_R.NL1END0->>IMUX16 INT_R_X41Y181/INT_R.NL1END0->>IMUX24 INT_R_X41Y181/INT_R.NL1END0->>IMUX8 INT_R_X41Y181/INT_R.NN2END3->>IMUX22 INT_R_X41Y181/INT_R.NN2END3->>IMUX38 INT_R_X43Y177/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X43Y177/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X43Y177/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X43Y177/INT_R.NW2END2->>BYP_ALT5 INT_R_X43Y177/INT_R.NW2END2->>NL1BEG1 INT_R_X43Y177/INT_R.NW2END2->>WL1BEG0 INT_R_X43Y177/INT_R.WW2END0->>IMUX1 INT_R_X43Y177/INT_R.WW2END0->>IMUX17 INT_R_X43Y178/INT_R.NL1END1->>WR1BEG2 INT_R_X43Y181/INT_R.EE2END0->>IMUX25 INT_R_X43Y181/INT_R.EE2END0->>IMUX9 INT_R_X45Y176/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y176/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X45Y176/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X45Y176/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y176/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X45Y176/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X45Y176/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X45Y176/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X45Y176/INT_R.WR1END1->>BYP_ALT4 INT_R_X45Y176/INT_R.WR1END1->>FAN_ALT2 INT_R_X45Y176/INT_R.WR1END1->>WR1BEG2 INT_R_X45Y177/INT_R.WW2END0->>IMUX1 INT_R_X45Y177/INT_R.WW2END0->>IMUX17 INT_R_X45Y177/INT_R.WW2END0->>NN2BEG1 INT_R_X45Y177/INT_R.WW2END0->>WW2BEG0 INT_R_X45Y179/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X45Y179/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X45Y179/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X45Y179/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X45Y179/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y179/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X45Y179/INT_R.NN2END1->>EL1BEG0 INT_R_X45Y179/INT_R.NN2END1->>IMUX25 INT_R_X45Y179/INT_R.WR1END2->>BYP_ALT5 INT_R_X45Y180/INT_R.NW2END1->>IMUX25 INT_R_X45Y180/INT_R.NW2END1->>IMUX9 INT_R_X45Y180/INT_R.NW2END1->>NL1BEG0 INT_R_X45Y181/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X45Y181/INT_R.NL1BEG_N3->>IMUX30 INT_R_X45Y181/INT_R.NL1END0->>IMUX0 INT_R_X45Y181/INT_R.NL1END0->>IMUX16 INT_R_X45Y181/INT_R.NL1END0->>IMUX24 INT_R_X45Y181/INT_R.NL1END0->>IMUX8 INT_R_X45Y181/INT_R.NL1END0->>NL1BEG_N3 INT_R_X45Y181/INT_R.WR1END_S1_0->>IMUX39 INT_R_X47Y175/INT_R.WL1END0->>IMUX1 INT_R_X47Y175/INT_R.WL1END0->>IMUX24 INT_R_X47Y175/INT_R.WL1END0->>IMUX25 INT_R_X47Y175/INT_R.WL1END0->>IMUX9 INT_R_X47Y175/INT_R.WR1END3->>IMUX22 INT_R_X47Y175/INT_R.WR1END3->>IMUX38 INT_R_X47Y175/INT_R.WR1END3->>WR1BEG_S0 INT_R_X47Y176/INT_R.SR1BEG_S0->>IMUX25 INT_R_X47Y176/INT_R.SR1BEG_S0->>IMUX9 INT_R_X47Y176/INT_R.WW2END3->>IMUX23 INT_R_X47Y176/INT_R.WW2END3->>IMUX39 INT_R_X47Y176/INT_R.WW2END3->>SR1BEG_S0 INT_R_X47Y177/INT_R.SR1BEG_S0->>IMUX1 INT_R_X47Y177/INT_R.SR1BEG_S0->>IMUX25 INT_R_X47Y177/INT_R.SR1BEG_S0->>IMUX9 INT_R_X47Y177/INT_R.SR1BEG_S0->>WW2BEG0 INT_R_X47Y177/INT_R.WW2END3->>IMUX31 INT_R_X47Y177/INT_R.WW2END3->>IMUX47 INT_R_X47Y177/INT_R.WW2END3->>SR1BEG_S0 INT_R_X47Y177/INT_R.WW2END_N0_3->>IMUX24 INT_R_X47Y177/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X47Y179/INT_R.NN2END0->>NN2BEG0 INT_R_X47Y179/INT_R.NN2END0->>WR1BEG1 INT_R_X47Y181/INT_R.EE2END3->>IMUX22 INT_R_X47Y181/INT_R.EE2END3->>IMUX47 INT_R_X47Y181/INT_R.NN2END0->>IMUX16 INT_R_X47Y181/INT_R.NN2END0->>IMUX24 INT_R_X47Y181/INT_R.NN2END0->>IMUX8 INT_R_X47Y181/INT_R.NN2END0->>IMUX9 INT_R_X49Y173/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X49Y174/INT_R.NL1END1->>EL1BEG0 INT_R_X49Y174/INT_R.NL1END1->>IMUX25 INT_R_X49Y174/INT_R.NL1END1->>IMUX9 INT_R_X49Y174/INT_R.NL1END1->>NR1BEG1 INT_R_X49Y175/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y175/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X49Y175/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X49Y175/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X49Y175/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X49Y175/INT_R.NL1END_S3_0->>IMUX23 INT_R_X49Y175/INT_R.NL1END_S3_0->>IMUX39 INT_R_X49Y175/INT_R.NR1END1->>EL1BEG0 INT_R_X49Y175/INT_R.NR1END1->>FAN_ALT2 INT_R_X49Y175/INT_R.NR1END1->>NL1BEG0 INT_R_X49Y175/INT_R.NR1END1->>WR1BEG2 INT_R_X49Y176/INT_R.NL1END0->>EL1BEG_N3 INT_R_X49Y176/INT_R.NL1END0->>NN2BEG0 INT_R_X49Y176/INT_R.WR1END_S1_0->>IMUX31 INT_R_X49Y176/INT_R.WR1END_S1_0->>IMUX47 INT_R_X49Y176/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X49Y177/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X49Y177/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X49Y177/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X49Y177/INT_R.SR1BEG_S0->>IMUX25 INT_R_X49Y177/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X49Y177/INT_R.WR1END0->>IMUX1 INT_R_X49Y177/INT_R.WR1END0->>IMUX17 INT_R_X49Y177/INT_R.WR1END0->>IMUX9 INT_R_X49Y177/INT_R.WR1END0->>NL1BEG_N3 INT_R_X49Y178/INT_R.NN2END0->>IMUX16 INT_R_X49Y178/INT_R.NN2END0->>IMUX9 INT_R_X49Y178/INT_R.NN2END0->>NR1BEG0 INT_R_X49Y178/INT_R.NR1END3->>IMUX23 INT_R_X49Y178/INT_R.NR1END3->>IMUX46 INT_R_X49Y178/INT_R.NR1END3->>NE2BEG3 INT_R_X49Y178/INT_R.NR1END3->>NR1BEG3 INT_R_X49Y179/INT_R.NR1END0->>IMUX25 INT_R_X49Y179/INT_R.NR1END0->>IMUX9 INT_R_X49Y179/INT_R.NR1END0->>NE2BEG0 INT_R_X49Y179/INT_R.NR1END3->>IMUX22 INT_R_X49Y179/INT_R.NR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 129, 

apbx/syncrregs.r_reg[p][0][haddr][4]_rep_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WR1END2 BRAM_L_X44Y180/BRAM_WR1END2_1 CLBLL_L_X42Y177/CLBLL_IMUX0 CLBLL_L_X42Y177/CLBLL_IMUX16 CLBLL_L_X42Y177/CLBLL_L_A3 CLBLL_L_X42Y177/CLBLL_L_B3 CLBLL_L_X42Y178/CLBLL_IMUX23 CLBLL_L_X42Y178/CLBLL_IMUX39 CLBLL_L_X42Y178/CLBLL_L_C3 CLBLL_L_X42Y178/CLBLL_L_D3 CLBLL_L_X42Y178/CLBLL_SE2A3 CLBLL_L_X42Y181/CLBLL_WW2END1 CLBLL_R_X45Y176/CLBLL_IMUX1 CLBLL_R_X45Y176/CLBLL_IMUX17 CLBLL_R_X45Y176/CLBLL_IMUX23 CLBLL_R_X45Y176/CLBLL_IMUX25 CLBLL_R_X45Y176/CLBLL_IMUX39 CLBLL_R_X45Y176/CLBLL_IMUX9 CLBLL_R_X45Y176/CLBLL_LL_A3 CLBLL_R_X45Y176/CLBLL_LL_B3 CLBLL_R_X45Y176/CLBLL_L_A5 CLBLL_R_X45Y176/CLBLL_L_B5 CLBLL_R_X45Y176/CLBLL_L_C3 CLBLL_R_X45Y176/CLBLL_L_D3 CLBLL_R_X45Y176/CLBLL_WW2END3 CLBLL_R_X45Y177/CLBLL_IMUX24 CLBLL_R_X45Y177/CLBLL_IMUX8 CLBLL_R_X45Y177/CLBLL_LL_A5 CLBLL_R_X45Y177/CLBLL_LL_B5 CLBLL_R_X45Y179/CLBLL_EL1BEG2 CLBLL_R_X45Y179/CLBLL_IMUX0 CLBLL_R_X45Y179/CLBLL_IMUX16 CLBLL_R_X45Y179/CLBLL_IMUX30 CLBLL_R_X45Y179/CLBLL_IMUX46 CLBLL_R_X45Y179/CLBLL_L_A3 CLBLL_R_X45Y179/CLBLL_L_B3 CLBLL_R_X45Y179/CLBLL_L_C5 CLBLL_R_X45Y179/CLBLL_L_D5 CLBLL_R_X45Y180/CLBLL_IMUX0 CLBLL_R_X45Y180/CLBLL_IMUX16 CLBLL_R_X45Y180/CLBLL_L_A3 CLBLL_R_X45Y180/CLBLL_L_B3 CLBLL_R_X45Y180/CLBLL_NE2A3 CLBLL_R_X45Y181/CLBLL_EE2BEG0 CLBLL_R_X45Y181/CLBLL_EL1BEG2 CLBLL_R_X45Y181/CLBLL_IMUX1 CLBLL_R_X45Y181/CLBLL_IMUX17 CLBLL_R_X45Y181/CLBLL_IMUX23 CLBLL_R_X45Y181/CLBLL_IMUX25 CLBLL_R_X45Y181/CLBLL_IMUX46 CLBLL_R_X45Y181/CLBLL_IMUX9 CLBLL_R_X45Y181/CLBLL_LL_A3 CLBLL_R_X45Y181/CLBLL_LL_B3 CLBLL_R_X45Y181/CLBLL_L_A5 CLBLL_R_X45Y181/CLBLL_L_B5 CLBLL_R_X45Y181/CLBLL_L_C3 CLBLL_R_X45Y181/CLBLL_L_D5 CLBLM_L_X46Y176/CLBLM_WW2END3 CLBLM_L_X46Y179/CLBLM_EL1BEG2 CLBLM_L_X46Y179/CLBLM_IMUX0 CLBLM_L_X46Y179/CLBLM_IMUX16 CLBLM_L_X46Y179/CLBLM_L_A3 CLBLM_L_X46Y179/CLBLM_L_B3 CLBLM_L_X46Y180/CLBLM_IMUX1 CLBLM_L_X46Y180/CLBLM_IMUX17 CLBLM_L_X46Y180/CLBLM_IMUX23 CLBLM_L_X46Y180/CLBLM_IMUX39 CLBLM_L_X46Y180/CLBLM_L_C3 CLBLM_L_X46Y180/CLBLM_L_D3 CLBLM_L_X46Y180/CLBLM_M_A3 CLBLM_L_X46Y180/CLBLM_M_B3 CLBLM_L_X46Y180/CLBLM_NE2A3 CLBLM_L_X46Y181/CLBLM_EE2BEG0 CLBLM_L_X46Y181/CLBLM_EL1BEG2 CLBLM_L_X46Y181/CLBLM_IMUX1 CLBLM_L_X46Y181/CLBLM_IMUX17 CLBLM_L_X46Y181/CLBLM_IMUX22 CLBLM_L_X46Y181/CLBLM_IMUX25 CLBLM_L_X46Y181/CLBLM_IMUX38 CLBLM_L_X46Y181/CLBLM_IMUX9 CLBLM_L_X46Y181/CLBLM_L_A5 CLBLM_L_X46Y181/CLBLM_L_B5 CLBLM_L_X46Y181/CLBLM_M_A3 CLBLM_L_X46Y181/CLBLM_M_B3 CLBLM_L_X46Y181/CLBLM_M_C3 CLBLM_L_X46Y181/CLBLM_M_D3 CLBLM_L_X50Y174/CLBLM_EL1BEG1 CLBLM_L_X50Y174/CLBLM_IMUX1 CLBLM_L_X50Y174/CLBLM_IMUX17 CLBLM_L_X50Y174/CLBLM_IMUX22 CLBLM_L_X50Y174/CLBLM_IMUX38 CLBLM_L_X50Y174/CLBLM_M_A3 CLBLM_L_X50Y174/CLBLM_M_B3 CLBLM_L_X50Y174/CLBLM_M_C3 CLBLM_L_X50Y174/CLBLM_M_D3 CLBLM_L_X50Y175/CLBLM_IMUX0 CLBLM_L_X50Y175/CLBLM_IMUX25 CLBLM_L_X50Y175/CLBLM_IMUX30 CLBLM_L_X50Y175/CLBLM_IMUX31 CLBLM_L_X50Y175/CLBLM_IMUX39 CLBLM_L_X50Y175/CLBLM_IMUX47 CLBLM_L_X50Y175/CLBLM_L_A3 CLBLM_L_X50Y175/CLBLM_L_B5 CLBLM_L_X50Y175/CLBLM_L_C5 CLBLM_L_X50Y175/CLBLM_L_D3 CLBLM_L_X50Y175/CLBLM_M_C5 CLBLM_L_X50Y175/CLBLM_M_D5 CLBLM_L_X50Y176/CLBLM_IMUX0 CLBLM_L_X50Y176/CLBLM_IMUX16 CLBLM_L_X50Y176/CLBLM_IMUX31 CLBLM_L_X50Y176/CLBLM_IMUX47 CLBLM_L_X50Y176/CLBLM_L_A3 CLBLM_L_X50Y176/CLBLM_L_B3 CLBLM_L_X50Y176/CLBLM_M_C5 CLBLM_L_X50Y176/CLBLM_M_D5 CLBLM_L_X50Y178/CLBLM_EL1BEG3 CLBLM_L_X50Y179/CLBLM_IMUX1 CLBLM_L_X50Y179/CLBLM_IMUX17 CLBLM_L_X50Y179/CLBLM_IMUX31 CLBLM_L_X50Y179/CLBLM_IMUX47 CLBLM_L_X50Y179/CLBLM_M_A3 CLBLM_L_X50Y179/CLBLM_M_B3 CLBLM_L_X50Y179/CLBLM_M_C5 CLBLM_L_X50Y179/CLBLM_M_D5 CLBLM_L_X50Y179/CLBLM_NE2A0 CLBLM_L_X50Y180/CLBLM_IMUX1 CLBLM_L_X50Y180/CLBLM_IMUX17 CLBLM_L_X50Y180/CLBLM_IMUX31 CLBLM_L_X50Y180/CLBLM_IMUX47 CLBLM_L_X50Y180/CLBLM_M_A3 CLBLM_L_X50Y180/CLBLM_M_B3 CLBLM_L_X50Y180/CLBLM_M_C5 CLBLM_L_X50Y180/CLBLM_M_D5 CLBLM_L_X50Y181/CLBLM_IMUX0 CLBLM_L_X50Y181/CLBLM_IMUX16 CLBLM_L_X50Y181/CLBLM_IMUX24 CLBLM_L_X50Y181/CLBLM_IMUX8 CLBLM_L_X50Y181/CLBLM_L_A3 CLBLM_L_X50Y181/CLBLM_L_B3 CLBLM_L_X50Y181/CLBLM_M_A5 CLBLM_L_X50Y181/CLBLM_M_B5 CLBLM_R_X41Y178/CLBLM_SE2A3 CLBLM_R_X41Y179/CLBLM_IMUX1 CLBLM_R_X41Y179/CLBLM_IMUX17 CLBLM_R_X41Y179/CLBLM_IMUX25 CLBLM_R_X41Y179/CLBLM_IMUX31 CLBLM_R_X41Y179/CLBLM_IMUX47 CLBLM_R_X41Y179/CLBLM_IMUX9 CLBLM_R_X41Y179/CLBLM_L_A5 CLBLM_R_X41Y179/CLBLM_L_B5 CLBLM_R_X41Y179/CLBLM_M_A3 CLBLM_R_X41Y179/CLBLM_M_B3 CLBLM_R_X41Y179/CLBLM_M_C5 CLBLM_R_X41Y179/CLBLM_M_D5 CLBLM_R_X41Y180/CLBLM_IMUX0 CLBLM_R_X41Y180/CLBLM_IMUX16 CLBLM_R_X41Y180/CLBLM_IMUX30 CLBLM_R_X41Y180/CLBLM_IMUX39 CLBLM_R_X41Y180/CLBLM_L_A3 CLBLM_R_X41Y180/CLBLM_L_B3 CLBLM_R_X41Y180/CLBLM_L_C5 CLBLM_R_X41Y180/CLBLM_L_D3 CLBLM_R_X41Y181/CLBLM_IMUX1 CLBLM_R_X41Y181/CLBLM_IMUX17 CLBLM_R_X41Y181/CLBLM_IMUX25 CLBLM_R_X41Y181/CLBLM_IMUX31 CLBLM_R_X41Y181/CLBLM_IMUX47 CLBLM_R_X41Y181/CLBLM_IMUX9 CLBLM_R_X41Y181/CLBLM_L_A5 CLBLM_R_X41Y181/CLBLM_L_B5 CLBLM_R_X41Y181/CLBLM_M_A3 CLBLM_R_X41Y181/CLBLM_M_B3 CLBLM_R_X41Y181/CLBLM_M_C5 CLBLM_R_X41Y181/CLBLM_M_D5 CLBLM_R_X41Y181/CLBLM_WW2END1 CLBLM_R_X43Y177/CLBLM_IMUX22 CLBLM_R_X43Y177/CLBLM_IMUX24 CLBLM_R_X43Y177/CLBLM_IMUX38 CLBLM_R_X43Y177/CLBLM_IMUX8 CLBLM_R_X43Y177/CLBLM_M_A5 CLBLM_R_X43Y177/CLBLM_M_B5 CLBLM_R_X43Y177/CLBLM_M_C3 CLBLM_R_X43Y177/CLBLM_M_D3 CLBLM_R_X43Y181/CLBLM_IMUX0 CLBLM_R_X43Y181/CLBLM_IMUX16 CLBLM_R_X43Y181/CLBLM_L_A3 CLBLM_R_X43Y181/CLBLM_L_B3 CLBLM_R_X43Y181/CLBLM_WR1END2 CLBLM_R_X47Y175/CLBLM_IMUX0 CLBLM_R_X47Y175/CLBLM_IMUX16 CLBLM_R_X47Y175/CLBLM_IMUX17 CLBLM_R_X47Y175/CLBLM_IMUX31 CLBLM_R_X47Y175/CLBLM_IMUX47 CLBLM_R_X47Y175/CLBLM_IMUX8 CLBLM_R_X47Y175/CLBLM_L_A3 CLBLM_R_X47Y175/CLBLM_L_B3 CLBLM_R_X47Y175/CLBLM_M_A5 CLBLM_R_X47Y175/CLBLM_M_B3 CLBLM_R_X47Y175/CLBLM_M_C5 CLBLM_R_X47Y175/CLBLM_M_D5 CLBLM_R_X47Y176/CLBLM_IMUX0 CLBLM_R_X47Y176/CLBLM_IMUX16 CLBLM_R_X47Y176/CLBLM_IMUX30 CLBLM_R_X47Y176/CLBLM_IMUX46 CLBLM_R_X47Y176/CLBLM_L_A3 CLBLM_R_X47Y176/CLBLM_L_B3 CLBLM_R_X47Y176/CLBLM_L_C5 CLBLM_R_X47Y176/CLBLM_L_D5 CLBLM_R_X47Y176/CLBLM_WL1END3 CLBLM_R_X47Y177/CLBLM_IMUX0 CLBLM_R_X47Y177/CLBLM_IMUX16 CLBLM_R_X47Y177/CLBLM_IMUX17 CLBLM_R_X47Y177/CLBLM_IMUX22 CLBLM_R_X47Y177/CLBLM_IMUX38 CLBLM_R_X47Y177/CLBLM_IMUX8 CLBLM_R_X47Y177/CLBLM_L_A3 CLBLM_R_X47Y177/CLBLM_L_B3 CLBLM_R_X47Y177/CLBLM_M_A5 CLBLM_R_X47Y177/CLBLM_M_B3 CLBLM_R_X47Y177/CLBLM_M_C3 CLBLM_R_X47Y177/CLBLM_M_D3 CLBLM_R_X47Y177/CLBLM_SW2A0 CLBLM_R_X47Y177/CLBLM_WR1END2 CLBLM_R_X47Y180/CLBLM_EL1BEG3 CLBLM_R_X47Y181/CLBLM_IMUX0 CLBLM_R_X47Y181/CLBLM_IMUX1 CLBLM_R_X47Y181/CLBLM_IMUX17 CLBLM_R_X47Y181/CLBLM_IMUX25 CLBLM_R_X47Y181/CLBLM_IMUX31 CLBLM_R_X47Y181/CLBLM_IMUX38 CLBLM_R_X47Y181/CLBLM_L_A3 CLBLM_R_X47Y181/CLBLM_L_B5 CLBLM_R_X47Y181/CLBLM_M_A3 CLBLM_R_X47Y181/CLBLM_M_B3 CLBLM_R_X47Y181/CLBLM_M_C5 CLBLM_R_X47Y181/CLBLM_M_D3 CLBLM_R_X49Y173/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y173/CLBLM_L_AMUX CLBLM_R_X49Y174/CLBLM_EL1BEG1 CLBLM_R_X49Y174/CLBLM_IMUX0 CLBLM_R_X49Y174/CLBLM_IMUX16 CLBLM_R_X49Y174/CLBLM_L_A3 CLBLM_R_X49Y174/CLBLM_L_B3 CLBLM_R_X49Y175/CLBLM_IMUX1 CLBLM_R_X49Y175/CLBLM_IMUX17 CLBLM_R_X49Y175/CLBLM_IMUX25 CLBLM_R_X49Y175/CLBLM_IMUX30 CLBLM_R_X49Y175/CLBLM_IMUX46 CLBLM_R_X49Y175/CLBLM_IMUX9 CLBLM_R_X49Y175/CLBLM_L_A5 CLBLM_R_X49Y175/CLBLM_L_B5 CLBLM_R_X49Y175/CLBLM_L_C5 CLBLM_R_X49Y175/CLBLM_L_D5 CLBLM_R_X49Y175/CLBLM_M_A3 CLBLM_R_X49Y175/CLBLM_M_B3 CLBLM_R_X49Y176/CLBLM_IMUX22 CLBLM_R_X49Y176/CLBLM_IMUX38 CLBLM_R_X49Y176/CLBLM_M_C3 CLBLM_R_X49Y176/CLBLM_M_D3 CLBLM_R_X49Y177/CLBLM_IMUX0 CLBLM_R_X49Y177/CLBLM_IMUX16 CLBLM_R_X49Y177/CLBLM_IMUX24 CLBLM_R_X49Y177/CLBLM_IMUX8 CLBLM_R_X49Y177/CLBLM_L_A3 CLBLM_R_X49Y177/CLBLM_L_B3 CLBLM_R_X49Y177/CLBLM_M_A5 CLBLM_R_X49Y177/CLBLM_M_B5 CLBLM_R_X49Y178/CLBLM_EL1BEG3 CLBLM_R_X49Y178/CLBLM_IMUX0 CLBLM_R_X49Y178/CLBLM_IMUX25 CLBLM_R_X49Y178/CLBLM_IMUX30 CLBLM_R_X49Y178/CLBLM_IMUX39 CLBLM_R_X49Y178/CLBLM_L_A3 CLBLM_R_X49Y178/CLBLM_L_B5 CLBLM_R_X49Y178/CLBLM_L_C5 CLBLM_R_X49Y178/CLBLM_L_D3 CLBLM_R_X49Y179/CLBLM_IMUX0 CLBLM_R_X49Y179/CLBLM_IMUX16 CLBLM_R_X49Y179/CLBLM_IMUX31 CLBLM_R_X49Y179/CLBLM_IMUX47 CLBLM_R_X49Y179/CLBLM_L_A3 CLBLM_R_X49Y179/CLBLM_L_B3 CLBLM_R_X49Y179/CLBLM_M_C5 CLBLM_R_X49Y179/CLBLM_M_D5 CLBLM_R_X49Y179/CLBLM_NE2A0 DSP_L_X48Y175/DSP_SW2A0_2 DSP_L_X48Y175/DSP_WL1END3_1 DSP_L_X48Y175/DSP_WR1END2_2 DSP_L_X48Y180/DSP_EL1BEG3_0 HCLK_L_X125Y182/HCLK_NR1BEG1 HCLK_R_X116Y182/HCLK_FAN_BOUNCE_S3_2 HCLK_R_X122Y182/HCLK_NL1BEG1 INT_INTERFACE_L_X48Y176/INT_INTERFACE_WL1END3 INT_INTERFACE_L_X48Y177/INT_INTERFACE_SW2A0 INT_INTERFACE_L_X48Y177/INT_INTERFACE_WR1END2 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EL1BEG3 INT_L_X42Y176/ER1BEG_S0 INT_L_X42Y176/SW2END3 INT_L_X42Y177/ER1BEG0 INT_L_X42Y177/IMUX_L0 INT_L_X42Y177/IMUX_L16 INT_L_X42Y177/SE2A3 INT_L_X42Y177/SW2END_N0_3 INT_L_X42Y178/IMUX_L23 INT_L_X42Y178/IMUX_L39 INT_L_X42Y178/SE2BEG3 INT_L_X42Y178/SE2END3 INT_L_X42Y181/WW2A1 INT_L_X44Y181/WR1BEG2 INT_L_X44Y181/WR1END1 INT_L_X46Y176/WW2A3 INT_L_X46Y179/EL1END2 INT_L_X46Y179/FAN_ALT7 INT_L_X46Y179/FAN_BOUNCE7 INT_L_X46Y179/IMUX_L0 INT_L_X46Y179/IMUX_L16 INT_L_X46Y179/NR1BEG2 INT_L_X46Y180/BYP_ALT5 INT_L_X46Y180/BYP_BOUNCE5 INT_L_X46Y180/FAN_ALT5 INT_L_X46Y180/FAN_BOUNCE5 INT_L_X46Y180/IMUX_L1 INT_L_X46Y180/IMUX_L17 INT_L_X46Y180/IMUX_L23 INT_L_X46Y180/IMUX_L39 INT_L_X46Y180/NE2END3 INT_L_X46Y180/NL1BEG1 INT_L_X46Y180/NR1END2 INT_L_X46Y181/BYP_ALT4 INT_L_X46Y181/BYP_BOUNCE4 INT_L_X46Y181/EE2A0 INT_L_X46Y181/EL1BEG0 INT_L_X46Y181/EL1END2 INT_L_X46Y181/ER1BEG3 INT_L_X46Y181/IMUX_L1 INT_L_X46Y181/IMUX_L17 INT_L_X46Y181/IMUX_L22 INT_L_X46Y181/IMUX_L25 INT_L_X46Y181/IMUX_L38 INT_L_X46Y181/IMUX_L9 INT_L_X46Y181/NL1END1 INT_L_X48Y176/WL1BEG3 INT_L_X48Y177/SW2A0 INT_L_X48Y177/WL1BEG_N3 INT_L_X48Y177/WR1BEG2 INT_L_X48Y177/WR1END1 INT_L_X48Y178/SW2BEG0 INT_L_X48Y178/WR1END1 INT_L_X48Y179/SE2A3 INT_L_X48Y180/EL1END3 INT_L_X48Y180/SE2BEG3 INT_L_X50Y173/FAN_BOUNCE_S3_6 INT_L_X50Y174/BYP_ALT4 INT_L_X50Y174/BYP_BOUNCE4 INT_L_X50Y174/EL1END1 INT_L_X50Y174/FAN_ALT6 INT_L_X50Y174/FAN_BOUNCE6 INT_L_X50Y174/IMUX_L1 INT_L_X50Y174/IMUX_L17 INT_L_X50Y174/IMUX_L22 INT_L_X50Y174/IMUX_L38 INT_L_X50Y174/NR1BEG1 INT_L_X50Y175/GFAN0 INT_L_X50Y175/GFAN1 INT_L_X50Y175/IMUX_L0 INT_L_X50Y175/IMUX_L25 INT_L_X50Y175/IMUX_L30 INT_L_X50Y175/IMUX_L31 INT_L_X50Y175/IMUX_L39 INT_L_X50Y175/IMUX_L47 INT_L_X50Y175/NL1BEG0 INT_L_X50Y175/NL1END_S3_0 INT_L_X50Y175/NR1BEG1 INT_L_X50Y175/NR1END1 INT_L_X50Y176/GFAN1 INT_L_X50Y176/IMUX_L0 INT_L_X50Y176/IMUX_L16 INT_L_X50Y176/IMUX_L31 INT_L_X50Y176/IMUX_L47 INT_L_X50Y176/NL1END0 INT_L_X50Y176/NR1END1 INT_L_X50Y178/EL1END3 INT_L_X50Y178/NE2END_S3_0 INT_L_X50Y178/NR1BEG3 INT_L_X50Y179/IMUX_L1 INT_L_X50Y179/IMUX_L17 INT_L_X50Y179/IMUX_L31 INT_L_X50Y179/IMUX_L47 INT_L_X50Y179/NE2END0 INT_L_X50Y179/NN2BEG0 INT_L_X50Y179/NR1BEG0 INT_L_X50Y179/NR1END3 INT_L_X50Y180/IMUX_L1 INT_L_X50Y180/IMUX_L17 INT_L_X50Y180/IMUX_L31 INT_L_X50Y180/IMUX_L47 INT_L_X50Y180/NN2A0 INT_L_X50Y180/NN2END_S2_0 INT_L_X50Y180/NR1END0 INT_L_X50Y181/IMUX_L0 INT_L_X50Y181/IMUX_L16 INT_L_X50Y181/IMUX_L24 INT_L_X50Y181/IMUX_L8 INT_L_X50Y181/NN2END0 INT_R_X41Y178/SE2A3 INT_R_X41Y179/IMUX1 INT_R_X41Y179/IMUX17 INT_R_X41Y179/IMUX25 INT_R_X41Y179/IMUX31 INT_R_X41Y179/IMUX47 INT_R_X41Y179/IMUX9 INT_R_X41Y179/SE2BEG3 INT_R_X41Y179/SR1BEG_S0 INT_R_X41Y179/SR1END3 INT_R_X41Y180/FAN_BOUNCE_S3_6 INT_R_X41Y180/IMUX0 INT_R_X41Y180/IMUX16 INT_R_X41Y180/IMUX30 INT_R_X41Y180/IMUX39 INT_R_X41Y180/SR1BEG3 INT_R_X41Y180/SR1END2 INT_R_X41Y180/SR1END_N3_3 INT_R_X41Y181/BYP_ALT5 INT_R_X41Y181/BYP_BOUNCE5 INT_R_X41Y181/FAN_ALT6 INT_R_X41Y181/FAN_BOUNCE6 INT_R_X41Y181/IMUX1 INT_R_X41Y181/IMUX17 INT_R_X41Y181/IMUX25 INT_R_X41Y181/IMUX31 INT_R_X41Y181/IMUX47 INT_R_X41Y181/IMUX9 INT_R_X41Y181/SR1BEG2 INT_R_X41Y181/WW2END1 INT_R_X43Y176/FAN_BOUNCE_S3_2 INT_R_X43Y176/SW2A3 INT_R_X43Y177/ER1END0 INT_R_X43Y177/FAN_ALT2 INT_R_X43Y177/FAN_BOUNCE2 INT_R_X43Y177/IMUX22 INT_R_X43Y177/IMUX24 INT_R_X43Y177/IMUX38 INT_R_X43Y177/IMUX8 INT_R_X43Y177/SE2END3 INT_R_X43Y177/SW2BEG3 INT_R_X43Y181/FAN_ALT7 INT_R_X43Y181/FAN_BOUNCE7 INT_R_X43Y181/IMUX0 INT_R_X43Y181/IMUX16 INT_R_X43Y181/WR1END2 INT_R_X43Y181/WW2BEG1 INT_R_X45Y176/IMUX1 INT_R_X45Y176/IMUX17 INT_R_X45Y176/IMUX23 INT_R_X45Y176/IMUX25 INT_R_X45Y176/IMUX39 INT_R_X45Y176/IMUX9 INT_R_X45Y176/SR1BEG_S0 INT_R_X45Y176/WW2END3 INT_R_X45Y177/IMUX24 INT_R_X45Y177/IMUX8 INT_R_X45Y177/NN2BEG0 INT_R_X45Y177/WW2END_N0_3 INT_R_X45Y178/NN2A0 INT_R_X45Y178/NN2END_S2_0 INT_R_X45Y179/EL1BEG2 INT_R_X45Y179/IMUX0 INT_R_X45Y179/IMUX16 INT_R_X45Y179/IMUX30 INT_R_X45Y179/IMUX46 INT_R_X45Y179/NE2BEG3 INT_R_X45Y179/NL1BEG_N3 INT_R_X45Y179/NN2BEG3 INT_R_X45Y179/NN2END0 INT_R_X45Y179/NR1BEG0 INT_R_X45Y180/IMUX0 INT_R_X45Y180/IMUX16 INT_R_X45Y180/NE2A3 INT_R_X45Y180/NN2A3 INT_R_X45Y180/NR1BEG0 INT_R_X45Y180/NR1END0 INT_R_X45Y181/EE2BEG0 INT_R_X45Y181/EL1BEG2 INT_R_X45Y181/IMUX1 INT_R_X45Y181/IMUX17 INT_R_X45Y181/IMUX23 INT_R_X45Y181/IMUX25 INT_R_X45Y181/IMUX46 INT_R_X45Y181/IMUX9 INT_R_X45Y181/NN2END3 INT_R_X45Y181/NR1END0 INT_R_X45Y181/WR1BEG1 INT_R_X47Y174/FAN_BOUNCE_S3_2 INT_R_X47Y175/FAN_ALT2 INT_R_X47Y175/FAN_BOUNCE2 INT_R_X47Y175/IMUX0 INT_R_X47Y175/IMUX16 INT_R_X47Y175/IMUX17 INT_R_X47Y175/IMUX31 INT_R_X47Y175/IMUX47 INT_R_X47Y175/IMUX8 INT_R_X47Y175/SR1BEG_S0 INT_R_X47Y175/SR1END3 INT_R_X47Y176/IMUX0 INT_R_X47Y176/IMUX16 INT_R_X47Y176/IMUX30 INT_R_X47Y176/IMUX46 INT_R_X47Y176/SR1BEG3 INT_R_X47Y176/SR1END2 INT_R_X47Y176/SR1END_N3_3 INT_R_X47Y176/WL1END3 INT_R_X47Y176/WW2BEG3 INT_R_X47Y177/BYP_ALT2 INT_R_X47Y177/BYP_BOUNCE2 INT_R_X47Y177/IMUX0 INT_R_X47Y177/IMUX16 INT_R_X47Y177/IMUX17 INT_R_X47Y177/IMUX22 INT_R_X47Y177/IMUX38 INT_R_X47Y177/IMUX8 INT_R_X47Y177/SR1BEG2 INT_R_X47Y177/SW2END0 INT_R_X47Y177/WL1END_N1_3 INT_R_X47Y177/WR1END2 INT_R_X47Y178/BYP_BOUNCE_N3_2 INT_R_X47Y180/EL1BEG3 INT_R_X47Y180/EL1END_S3_0 INT_R_X47Y181/EE2END0 INT_R_X47Y181/EL1BEG_N3 INT_R_X47Y181/EL1END0 INT_R_X47Y181/ER1END3 INT_R_X47Y181/IMUX0 INT_R_X47Y181/IMUX1 INT_R_X47Y181/IMUX17 INT_R_X47Y181/IMUX25 INT_R_X47Y181/IMUX31 INT_R_X47Y181/IMUX38 INT_R_X47Y182/ER1END_N3_3 INT_R_X49Y173/FAN_BOUNCE_S3_2 INT_R_X49Y173/LOGIC_OUTS16 INT_R_X49Y173/NR1BEG2 INT_R_X49Y174/EL1BEG1 INT_R_X49Y174/FAN_ALT2 INT_R_X49Y174/FAN_ALT5 INT_R_X49Y174/FAN_BOUNCE2 INT_R_X49Y174/FAN_BOUNCE5 INT_R_X49Y174/IMUX0 INT_R_X49Y174/IMUX16 INT_R_X49Y174/NL1BEG1 INT_R_X49Y174/NR1END2 INT_R_X49Y175/BYP_ALT4 INT_R_X49Y175/BYP_BOUNCE4 INT_R_X49Y175/IMUX1 INT_R_X49Y175/IMUX17 INT_R_X49Y175/IMUX25 INT_R_X49Y175/IMUX30 INT_R_X49Y175/IMUX46 INT_R_X49Y175/IMUX9 INT_R_X49Y175/NL1END1 INT_R_X49Y175/NR1BEG1 INT_R_X49Y176/GFAN1 INT_R_X49Y176/IMUX22 INT_R_X49Y176/IMUX38 INT_R_X49Y176/NL1BEG0 INT_R_X49Y176/NL1END_S3_0 INT_R_X49Y176/NR1END1 INT_R_X49Y177/IMUX0 INT_R_X49Y177/IMUX16 INT_R_X49Y177/IMUX24 INT_R_X49Y177/IMUX8 INT_R_X49Y177/NL1END0 INT_R_X49Y177/NN2BEG0 INT_R_X49Y177/NR1BEG0 INT_R_X49Y177/WR1BEG1 INT_R_X49Y178/EL1BEG3 INT_R_X49Y178/IMUX0 INT_R_X49Y178/IMUX25 INT_R_X49Y178/IMUX30 INT_R_X49Y178/IMUX39 INT_R_X49Y178/NE2BEG0 INT_R_X49Y178/NL1BEG_N3 INT_R_X49Y178/NN2A0 INT_R_X49Y178/NN2END_S2_0 INT_R_X49Y178/NR1END0 INT_R_X49Y178/WR1BEG1 INT_R_X49Y179/EL1BEG_N3 INT_R_X49Y179/IMUX0 INT_R_X49Y179/IMUX16 INT_R_X49Y179/IMUX31 INT_R_X49Y179/IMUX47 INT_R_X49Y179/NE2A0 INT_R_X49Y179/NN2END0 INT_R_X49Y179/SE2END3 VBRK_X113Y184/VBRK_WW2END3 VBRK_X113Y187/VBRK_EL1BEG2 VBRK_X113Y188/VBRK_NE2A3 VBRK_X113Y189/VBRK_EE2BEG0 VBRK_X113Y189/VBRK_EL1BEG2 VBRK_X118Y184/VBRK_WL1END3 VBRK_X118Y185/VBRK_SW2A0 VBRK_X118Y185/VBRK_WR1END2 VBRK_X118Y188/VBRK_EL1BEG3 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y181/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y174/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X50Y179/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X50Y180/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y180/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y177/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y181/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y181/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y173/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y178/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X42Y176/INT_L.SW2END3->>ER1BEG_S0 INT_L_X42Y177/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X42Y177/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X42Y178/INT_L.SE2END3->>IMUX_L23 INT_L_X42Y178/INT_L.SE2END3->>IMUX_L39 INT_L_X42Y178/INT_L.SE2END3->>SE2BEG3 INT_L_X44Y181/INT_L.WR1END1->>WR1BEG2 INT_L_X46Y179/INT_L.EL1END2->>FAN_ALT7 INT_L_X46Y179/INT_L.EL1END2->>NR1BEG2 INT_L_X46Y179/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y179/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X46Y179/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X46Y180/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y180/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X46Y180/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y180/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X46Y180/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X46Y180/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X46Y180/INT_L.NE2END3->>IMUX_L23 INT_L_X46Y180/INT_L.NR1END2->>FAN_ALT5 INT_L_X46Y180/INT_L.NR1END2->>NL1BEG1 INT_L_X46Y181/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y181/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X46Y181/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X46Y181/INT_L.EL1END2->>ER1BEG3 INT_L_X46Y181/INT_L.NL1END1->>BYP_ALT4 INT_L_X46Y181/INT_L.NL1END1->>EL1BEG0 INT_L_X46Y181/INT_L.NL1END1->>IMUX_L1 INT_L_X46Y181/INT_L.NL1END1->>IMUX_L17 INT_L_X46Y181/INT_L.NL1END1->>IMUX_L25 INT_L_X46Y181/INT_L.NL1END1->>IMUX_L9 INT_L_X48Y177/INT_L.WR1END1->>WL1BEG_N3 INT_L_X48Y177/INT_L.WR1END1->>WR1BEG2 INT_L_X48Y178/INT_L.WR1END1->>SW2BEG0 INT_L_X48Y180/INT_L.EL1END3->>SE2BEG3 INT_L_X50Y174/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X50Y174/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X50Y174/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X50Y174/INT_L.EL1END1->>BYP_ALT4 INT_L_X50Y174/INT_L.EL1END1->>FAN_ALT6 INT_L_X50Y174/INT_L.EL1END1->>NR1BEG1 INT_L_X50Y174/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X50Y174/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X50Y174/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X50Y175/INT_L.GFAN0->>IMUX_L0 INT_L_X50Y175/INT_L.GFAN0->>IMUX_L25 INT_L_X50Y175/INT_L.GFAN1->>IMUX_L30 INT_L_X50Y175/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X50Y175/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X50Y175/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X50Y175/INT_L.NR1END1->>GFAN0 INT_L_X50Y175/INT_L.NR1END1->>GFAN1 INT_L_X50Y175/INT_L.NR1END1->>NL1BEG0 INT_L_X50Y175/INT_L.NR1END1->>NR1BEG1 INT_L_X50Y176/INT_L.GFAN1->>IMUX_L31 INT_L_X50Y176/INT_L.GFAN1->>IMUX_L47 INT_L_X50Y176/INT_L.NL1END0->>IMUX_L0 INT_L_X50Y176/INT_L.NL1END0->>IMUX_L16 INT_L_X50Y176/INT_L.NR1END1->>GFAN1 INT_L_X50Y178/INT_L.EL1END3->>NR1BEG3 INT_L_X50Y179/INT_L.NE2END0->>IMUX_L1 INT_L_X50Y179/INT_L.NE2END0->>IMUX_L17 INT_L_X50Y179/INT_L.NE2END0->>NN2BEG0 INT_L_X50Y179/INT_L.NE2END0->>NR1BEG0 INT_L_X50Y179/INT_L.NR1END3->>IMUX_L31 INT_L_X50Y179/INT_L.NR1END3->>IMUX_L47 INT_L_X50Y180/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X50Y180/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X50Y180/INT_L.NR1END0->>IMUX_L1 INT_L_X50Y180/INT_L.NR1END0->>IMUX_L17 INT_L_X50Y181/INT_L.NN2END0->>IMUX_L0 INT_L_X50Y181/INT_L.NN2END0->>IMUX_L16 INT_L_X50Y181/INT_L.NN2END0->>IMUX_L24 INT_L_X50Y181/INT_L.NN2END0->>IMUX_L8 INT_R_X41Y179/INT_R.SR1BEG_S0->>IMUX1 INT_R_X41Y179/INT_R.SR1BEG_S0->>IMUX17 INT_R_X41Y179/INT_R.SR1BEG_S0->>IMUX25 INT_R_X41Y179/INT_R.SR1BEG_S0->>IMUX9 INT_R_X41Y179/INT_R.SR1END3->>IMUX31 INT_R_X41Y179/INT_R.SR1END3->>IMUX47 INT_R_X41Y179/INT_R.SR1END3->>SE2BEG3 INT_R_X41Y179/INT_R.SR1END3->>SR1BEG_S0 INT_R_X41Y180/INT_R.FAN_BOUNCE_S3_6->>IMUX39 INT_R_X41Y180/INT_R.SR1END2->>IMUX30 INT_R_X41Y180/INT_R.SR1END2->>SR1BEG3 INT_R_X41Y180/INT_R.SR1END_N3_3->>IMUX0 INT_R_X41Y180/INT_R.SR1END_N3_3->>IMUX16 INT_R_X41Y181/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y181/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X41Y181/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X41Y181/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y181/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X41Y181/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X41Y181/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X41Y181/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X41Y181/INT_R.WW2END1->>BYP_ALT5 INT_R_X41Y181/INT_R.WW2END1->>FAN_ALT6 INT_R_X41Y181/INT_R.WW2END1->>SR1BEG2 INT_R_X43Y177/INT_R.ER1END0->>FAN_ALT2 INT_R_X43Y177/INT_R.ER1END0->>IMUX24 INT_R_X43Y177/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y177/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X43Y177/INT_R.SE2END3->>IMUX22 INT_R_X43Y177/INT_R.SE2END3->>IMUX38 INT_R_X43Y177/INT_R.SE2END3->>SW2BEG3 INT_R_X43Y181/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y181/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X43Y181/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X43Y181/INT_R.WR1END2->>FAN_ALT7 INT_R_X43Y181/INT_R.WR1END2->>WW2BEG1 INT_R_X45Y176/INT_R.SR1BEG_S0->>IMUX1 INT_R_X45Y176/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y176/INT_R.SR1BEG_S0->>IMUX25 INT_R_X45Y176/INT_R.SR1BEG_S0->>IMUX9 INT_R_X45Y176/INT_R.WW2END3->>IMUX23 INT_R_X45Y176/INT_R.WW2END3->>IMUX39 INT_R_X45Y176/INT_R.WW2END3->>SR1BEG_S0 INT_R_X45Y177/INT_R.WW2END_N0_3->>IMUX24 INT_R_X45Y177/INT_R.WW2END_N0_3->>IMUX8 INT_R_X45Y177/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X45Y179/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X45Y179/INT_R.NL1BEG_N3->>IMUX30 INT_R_X45Y179/INT_R.NL1BEG_N3->>IMUX46 INT_R_X45Y179/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X45Y179/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y179/INT_R.NN2END0->>IMUX0 INT_R_X45Y179/INT_R.NN2END0->>IMUX16 INT_R_X45Y179/INT_R.NN2END0->>NL1BEG_N3 INT_R_X45Y179/INT_R.NN2END0->>NR1BEG0 INT_R_X45Y180/INT_R.NR1END0->>IMUX0 INT_R_X45Y180/INT_R.NR1END0->>IMUX16 INT_R_X45Y180/INT_R.NR1END0->>NR1BEG0 INT_R_X45Y181/INT_R.NN2END3->>EL1BEG2 INT_R_X45Y181/INT_R.NN2END3->>IMUX23 INT_R_X45Y181/INT_R.NN2END3->>IMUX46 INT_R_X45Y181/INT_R.NR1END0->>EE2BEG0 INT_R_X45Y181/INT_R.NR1END0->>IMUX1 INT_R_X45Y181/INT_R.NR1END0->>IMUX17 INT_R_X45Y181/INT_R.NR1END0->>IMUX25 INT_R_X45Y181/INT_R.NR1END0->>IMUX9 INT_R_X45Y181/INT_R.NR1END0->>WR1BEG1 INT_R_X47Y175/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y175/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X47Y175/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X47Y175/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X47Y175/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X47Y175/INT_R.SR1BEG_S0->>IMUX17 INT_R_X47Y175/INT_R.SR1END3->>IMUX31 INT_R_X47Y175/INT_R.SR1END3->>IMUX47 INT_R_X47Y175/INT_R.SR1END3->>SR1BEG_S0 INT_R_X47Y176/INT_R.SR1END2->>SR1BEG3 INT_R_X47Y176/INT_R.SR1END_N3_3->>IMUX0 INT_R_X47Y176/INT_R.SR1END_N3_3->>IMUX16 INT_R_X47Y176/INT_R.WL1END3->>IMUX30 INT_R_X47Y176/INT_R.WL1END3->>IMUX46 INT_R_X47Y176/INT_R.WL1END3->>WW2BEG3 INT_R_X47Y177/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X47Y177/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X47Y177/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X47Y177/INT_R.SW2END0->>IMUX17 INT_R_X47Y177/INT_R.WL1END_N1_3->>IMUX0 INT_R_X47Y177/INT_R.WL1END_N1_3->>IMUX16 INT_R_X47Y177/INT_R.WL1END_N1_3->>IMUX8 INT_R_X47Y177/INT_R.WR1END2->>BYP_ALT2 INT_R_X47Y177/INT_R.WR1END2->>SR1BEG2 INT_R_X47Y181/INT_R.EE2END0->>IMUX25 INT_R_X47Y181/INT_R.EL1END0->>EL1BEG_N3 INT_R_X47Y181/INT_R.EL1END0->>IMUX0 INT_R_X47Y181/INT_R.EL1END0->>IMUX1 INT_R_X47Y181/INT_R.EL1END0->>IMUX17 INT_R_X47Y181/INT_R.ER1END3->>IMUX31 INT_R_X47Y181/INT_R.ER1END3->>IMUX38 INT_R_X49Y173/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X49Y174/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y174/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y174/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X49Y174/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X49Y174/INT_R.FAN_BOUNCE5->>FAN_ALT2 INT_R_X49Y174/INT_R.NR1END2->>EL1BEG1 INT_R_X49Y174/INT_R.NR1END2->>FAN_ALT5 INT_R_X49Y174/INT_R.NR1END2->>NL1BEG1 INT_R_X49Y175/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X49Y175/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X49Y175/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X49Y175/INT_R.NL1END1->>BYP_ALT4 INT_R_X49Y175/INT_R.NL1END1->>IMUX1 INT_R_X49Y175/INT_R.NL1END1->>IMUX17 INT_R_X49Y175/INT_R.NL1END1->>IMUX25 INT_R_X49Y175/INT_R.NL1END1->>IMUX9 INT_R_X49Y175/INT_R.NL1END1->>NR1BEG1 INT_R_X49Y176/INT_R.GFAN1->>IMUX22 INT_R_X49Y176/INT_R.GFAN1->>IMUX38 INT_R_X49Y176/INT_R.NR1END1->>GFAN1 INT_R_X49Y176/INT_R.NR1END1->>NL1BEG0 INT_R_X49Y177/INT_R.NL1END0->>IMUX0 INT_R_X49Y177/INT_R.NL1END0->>IMUX16 INT_R_X49Y177/INT_R.NL1END0->>IMUX24 INT_R_X49Y177/INT_R.NL1END0->>IMUX8 INT_R_X49Y177/INT_R.NL1END0->>NN2BEG0 INT_R_X49Y177/INT_R.NL1END0->>NR1BEG0 INT_R_X49Y177/INT_R.NL1END0->>WR1BEG1 INT_R_X49Y178/INT_R.NL1BEG_N3->>IMUX30 INT_R_X49Y178/INT_R.NN2END_S2_0->>IMUX39 INT_R_X49Y178/INT_R.NR1END0->>IMUX0 INT_R_X49Y178/INT_R.NR1END0->>IMUX25 INT_R_X49Y178/INT_R.NR1END0->>NE2BEG0 INT_R_X49Y178/INT_R.NR1END0->>NL1BEG_N3 INT_R_X49Y178/INT_R.NR1END0->>WR1BEG1 INT_R_X49Y179/INT_R.NN2END0->>EL1BEG_N3 INT_R_X49Y179/INT_R.NN2END0->>IMUX0 INT_R_X49Y179/INT_R.NN2END0->>IMUX16 INT_R_X49Y179/INT_R.SE2END3->>IMUX31 INT_R_X49Y179/INT_R.SE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 129, 

syncrregs.r[p][0][hready]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][hwrite]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][penable]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/rin[p][0][prdata][9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][psel]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_5_n_0 - 
wires: CLBLM_L_X50Y160/CLBLM_IMUX43 CLBLM_L_X50Y160/CLBLM_M_D6 CLBLM_L_X50Y161/CLBLM_LOGIC_OUTS8 CLBLM_L_X50Y161/CLBLM_L_A INT_L_X50Y160/IMUX_L43 INT_L_X50Y160/SR1END1 INT_L_X50Y161/LOGIC_OUTS_L8 INT_L_X50Y161/SR1BEG1 
pips: CLBLM_L_X50Y160/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X50Y161/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X50Y160/INT_L.SR1END1->>IMUX_L43 INT_L_X50Y161/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_6_n_0 - 
wires: CLBLM_L_X50Y160/CLBLM_IMUX29 CLBLM_L_X50Y160/CLBLM_LOGIC_OUTS16 CLBLM_L_X50Y160/CLBLM_L_A CLBLM_L_X50Y160/CLBLM_L_AMUX CLBLM_L_X50Y160/CLBLM_M_C2 INT_L_X50Y160/IMUX_L29 INT_L_X50Y160/LOGIC_OUTS_L16 
pips: CLBLM_L_X50Y160/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X50Y160/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X50Y160/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X50Y160/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_7_n_0 - 
wires: CLBLM_L_X50Y160/CLBLM_IMUX18 CLBLM_L_X50Y160/CLBLM_LOGIC_OUTS9 CLBLM_L_X50Y160/CLBLM_L_B CLBLM_L_X50Y160/CLBLM_M_B2 INT_L_X50Y160/IMUX_L18 INT_L_X50Y160/LOGIC_OUTS_L9 
pips: CLBLM_L_X50Y160/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X50Y160/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X50Y160/INT_L.LOGIC_OUTS_L9->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_carry_i_8_n_0 - 
wires: CLBLM_L_X50Y160/CLBLM_IMUX8 CLBLM_L_X50Y160/CLBLM_LOGIC_OUTS10 CLBLM_L_X50Y160/CLBLM_L_C CLBLM_L_X50Y160/CLBLM_M_A5 INT_L_X50Y159/SR1END3 INT_L_X50Y160/IMUX_L8 INT_L_X50Y160/LOGIC_OUTS_L10 INT_L_X50Y160/SR1BEG3 INT_L_X50Y160/SR1END_N3_3 
pips: CLBLM_L_X50Y160/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y160/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X50Y160/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X50Y160/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_5_n_0 - 
wires: CLBLM_R_X49Y161/CLBLM_IMUX43 CLBLM_R_X49Y161/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y161/CLBLM_L_A CLBLM_R_X49Y161/CLBLM_M_D6 INT_R_X49Y161/FAN_ALT5 INT_R_X49Y161/FAN_BOUNCE5 INT_R_X49Y161/IMUX43 INT_R_X49Y161/LOGIC_OUTS8 INT_R_X49Y161/NL1BEG_N3 
pips: CLBLM_R_X49Y161/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X49Y161/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X49Y161/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y161/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X49Y161/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X49Y161/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_6_n_0 - 
wires: CLBLM_R_X49Y160/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y160/CLBLM_M_A CLBLM_R_X49Y161/CLBLM_IMUX31 CLBLM_R_X49Y161/CLBLM_M_C5 INT_R_X49Y160/LOGIC_OUTS12 INT_R_X49Y160/NN2BEG0 INT_R_X49Y161/IMUX31 INT_R_X49Y161/NN2A0 INT_R_X49Y161/NN2END_S2_0 INT_R_X49Y162/NN2END0 
pips: CLBLM_R_X49Y160/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y161/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X49Y160/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X49Y161/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_7_n_0 - 
wires: CLBLM_R_X49Y161/CLBLM_IMUX24 CLBLM_R_X49Y161/CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y161/CLBLM_L_B CLBLM_R_X49Y161/CLBLM_M_B5 INT_R_X49Y160/FAN_BOUNCE_S3_2 INT_R_X49Y161/FAN_ALT2 INT_R_X49Y161/FAN_BOUNCE2 INT_R_X49Y161/IMUX24 INT_R_X49Y161/LOGIC_OUTS9 
pips: CLBLM_R_X49Y161/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y161/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X49Y161/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y161/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X49Y161/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__0_carry_i_8_n_0 - 
wires: CLBLM_R_X49Y161/CLBLM_IMUX8 CLBLM_R_X49Y161/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y161/CLBLM_L_C CLBLM_R_X49Y161/CLBLM_M_A5 INT_R_X49Y160/SR1END3 INT_R_X49Y161/IMUX8 INT_R_X49Y161/LOGIC_OUTS10 INT_R_X49Y161/SR1BEG3 INT_R_X49Y161/SR1END_N3_3 
pips: CLBLM_R_X49Y161/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y161/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X49Y161/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X49Y161/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_5_n_0 - 
wires: CLBLL_R_X45Y164/CLBLL_IMUX43 CLBLL_R_X45Y164/CLBLL_LL_D6 CLBLL_R_X45Y164/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y164/CLBLL_L_A INT_R_X45Y164/FAN_ALT5 INT_R_X45Y164/FAN_BOUNCE5 INT_R_X45Y164/IMUX43 INT_R_X45Y164/LOGIC_OUTS8 INT_R_X45Y164/NL1BEG_N3 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y164/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X45Y164/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y164/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X45Y164/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X45Y164/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_6_n_0 - 
wires: CLBLL_R_X45Y164/CLBLL_IMUX35 CLBLL_R_X45Y164/CLBLL_LL_C6 CLBLL_R_X45Y164/CLBLL_WW2END1 CLBLM_L_X46Y164/CLBLM_WW2END1 CLBLM_R_X47Y164/CLBLM_WR1END2 CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y164/CLBLM_M_A DSP_L_X48Y160/DSP_WR1END2_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WR1END2 INT_L_X46Y164/WW2A1 INT_L_X48Y164/WR1BEG2 INT_L_X48Y164/WR1END1 INT_R_X45Y164/IMUX35 INT_R_X45Y164/WW2END1 INT_R_X47Y164/WR1END2 INT_R_X47Y164/WW2BEG1 INT_R_X49Y164/LOGIC_OUTS12 INT_R_X49Y164/WR1BEG1 VBRK_X113Y171/VBRK_WW2END1 VBRK_X118Y171/VBRK_WR1END2 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X49Y164/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X48Y164/INT_L.WR1END1->>WR1BEG2 INT_R_X45Y164/INT_R.WW2END1->>IMUX35 INT_R_X47Y164/INT_R.WR1END2->>WW2BEG1 INT_R_X49Y164/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_7_n_0 - 
wires: CLBLL_R_X45Y164/CLBLL_IMUX24 CLBLL_R_X45Y164/CLBLL_LL_B5 CLBLL_R_X45Y164/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y164/CLBLL_L_B INT_R_X45Y163/FAN_BOUNCE_S3_2 INT_R_X45Y164/FAN_ALT2 INT_R_X45Y164/FAN_BOUNCE2 INT_R_X45Y164/IMUX24 INT_R_X45Y164/LOGIC_OUTS9 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y164/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X45Y164/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y164/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X45Y164/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__10_carry_i_8_n_0 - 
wires: CLBLL_R_X45Y164/CLBLL_IMUX4 CLBLL_R_X45Y164/CLBLL_LL_A6 CLBLL_R_X45Y165/CLBLL_WR1END1 CLBLM_L_X46Y165/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y165/CLBLM_M_A CLBLM_L_X46Y165/CLBLM_WR1END1 INT_L_X46Y165/LOGIC_OUTS_L12 INT_L_X46Y165/WR1BEG1 INT_R_X45Y164/IMUX4 INT_R_X45Y164/SR1END1 INT_R_X45Y165/SR1BEG1 INT_R_X45Y165/WR1END1 VBRK_X113Y172/VBRK_WR1END1 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X46Y165/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y165/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X45Y164/INT_R.SR1END1->>IMUX4 INT_R_X45Y165/INT_R.WR1END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_5_n_0 - 
wires: CLBLM_L_X50Y163/CLBLM_WL1END3 CLBLM_L_X50Y164/CLBLM_LOGIC_OUTS8 CLBLM_L_X50Y164/CLBLM_L_A CLBLM_R_X49Y163/CLBLM_WL1END3 CLBLM_R_X49Y165/CLBLM_IMUX47 CLBLM_R_X49Y165/CLBLM_M_D5 INT_L_X50Y163/WL1BEG3 INT_L_X50Y164/LOGIC_OUTS_L8 INT_L_X50Y164/WL1BEG_N3 INT_R_X49Y163/WL1END3 INT_R_X49Y164/NN2BEG0 INT_R_X49Y164/WL1END_N1_3 INT_R_X49Y165/IMUX47 INT_R_X49Y165/NN2A0 INT_R_X49Y165/NN2END_S2_0 INT_R_X49Y166/NN2END0 
pips: CLBLM_L_X50Y164/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X50Y164/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_R_X49Y164/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X49Y165/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_6_n_0 - 
wires: CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y164/CLBLM_M_B CLBLM_R_X49Y165/CLBLM_IMUX35 CLBLM_R_X49Y165/CLBLM_M_C6 INT_R_X49Y164/LOGIC_OUTS13 INT_R_X49Y164/NN2BEG1 INT_R_X49Y165/IMUX35 INT_R_X49Y165/NN2A1 INT_R_X49Y165/SR1END1 INT_R_X49Y166/NN2END1 INT_R_X49Y166/SR1BEG1 
pips: CLBLM_R_X49Y164/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X49Y164/INT_R.LOGIC_OUTS13->>NN2BEG1 INT_R_X49Y165/INT_R.SR1END1->>IMUX35 INT_R_X49Y166/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_7_n_0 - 
wires: CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y164/CLBLM_M_C CLBLM_R_X49Y165/CLBLM_IMUX12 CLBLM_R_X49Y165/CLBLM_M_B6 INT_R_X49Y164/LOGIC_OUTS14 INT_R_X49Y164/NR1BEG2 INT_R_X49Y165/IMUX12 INT_R_X49Y165/NR1END2 
pips: CLBLM_R_X49Y164/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X49Y164/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X49Y165/INT_R.NR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__11_carry_i_8_n_0 - 
wires: CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS15 CLBLM_R_X49Y164/CLBLM_M_D CLBLM_R_X49Y165/CLBLM_IMUX4 CLBLM_R_X49Y165/CLBLM_M_A6 INT_R_X49Y164/LOGIC_OUTS15 INT_R_X49Y164/NL1BEG2 INT_R_X49Y165/IMUX4 INT_R_X49Y165/NL1END2 
pips: CLBLM_R_X49Y164/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X49Y164/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X49Y165/INT_R.NL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_5_n_0 - 
wires: CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y164/CLBLM_L_A CLBLM_R_X49Y165/CLBLM_IMUX46 CLBLM_R_X49Y165/CLBLM_L_D5 INT_R_X49Y164/LOGIC_OUTS8 INT_R_X49Y164/NL1BEG_N3 INT_R_X49Y164/NR1BEG3 INT_R_X49Y165/IMUX46 INT_R_X49Y165/NR1END3 
pips: CLBLM_R_X49Y164/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X49Y164/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X49Y164/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X49Y165/INT_R.NR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_6_n_0 - 
wires: CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y164/CLBLM_L_B CLBLM_R_X49Y165/CLBLM_IMUX34 CLBLM_R_X49Y165/CLBLM_L_C6 INT_R_X49Y164/LOGIC_OUTS9 INT_R_X49Y164/NR1BEG1 INT_R_X49Y165/IMUX34 INT_R_X49Y165/NR1END1 
pips: CLBLM_R_X49Y164/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X49Y164/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X49Y165/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_7_n_0 - 
wires: CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y164/CLBLM_L_C CLBLM_R_X49Y165/CLBLM_IMUX13 CLBLM_R_X49Y165/CLBLM_L_B6 INT_R_X49Y164/LOGIC_OUTS10 INT_R_X49Y164/NN2BEG2 INT_R_X49Y165/IMUX13 INT_R_X49Y165/NN2A2 INT_R_X49Y165/SR1END2 INT_R_X49Y166/NN2END2 INT_R_X49Y166/SR1BEG2 
pips: CLBLM_R_X49Y164/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X49Y164/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X49Y165/INT_R.SR1END2->>IMUX13 INT_R_X49Y166/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__12_carry_i_8_n_0 - 
wires: CLBLM_L_X50Y165/CLBLM_LOGIC_OUTS12 CLBLM_L_X50Y165/CLBLM_M_A CLBLM_L_X50Y166/CLBLM_NW2A0 CLBLM_R_X49Y165/CLBLM_IMUX5 CLBLM_R_X49Y165/CLBLM_L_A6 CLBLM_R_X49Y166/CLBLM_NW2A0 INT_L_X50Y165/LOGIC_OUTS_L12 INT_L_X50Y165/NW2BEG0 INT_L_X50Y166/NW2A0 INT_R_X49Y165/FAN_ALT3 INT_R_X49Y165/FAN_BOUNCE3 INT_R_X49Y165/IMUX5 INT_R_X49Y165/NW2END_S0_0 INT_R_X49Y166/NW2END0 
pips: CLBLM_L_X50Y165/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y165/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X50Y165/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X49Y165/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X49Y165/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X49Y165/INT_R.NW2END_S0_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_5_n_0 - 
wires: CLBLM_L_X50Y164/CLBLM_IMUX47 CLBLM_L_X50Y164/CLBLM_LOGIC_OUTS9 CLBLM_L_X50Y164/CLBLM_L_B CLBLM_L_X50Y164/CLBLM_M_D5 INT_L_X50Y164/IMUX_L47 INT_L_X50Y164/LOGIC_OUTS_L9 INT_L_X50Y164/NL1BEG0 INT_L_X50Y164/NL1END_S3_0 INT_L_X50Y165/NL1END0 
pips: CLBLM_L_X50Y164/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y164/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X50Y164/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X50Y164/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_6_n_0 - 
wires: CLBLM_L_X50Y163/CLBLM_LOGIC_OUTS12 CLBLM_L_X50Y163/CLBLM_M_A CLBLM_L_X50Y164/CLBLM_IMUX35 CLBLM_L_X50Y164/CLBLM_M_C6 INT_L_X50Y163/LOGIC_OUTS_L12 INT_L_X50Y163/NL1BEG2 INT_L_X50Y163/NL1BEG_N3 INT_L_X50Y164/IMUX_L35 INT_L_X50Y164/NL1END2 
pips: CLBLM_L_X50Y163/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X50Y164/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X50Y163/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X50Y163/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X50Y164/INT_L.NL1END2->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_7_n_0 - 
wires: CLBLM_L_X50Y164/CLBLM_IMUX24 CLBLM_L_X50Y164/CLBLM_LOGIC_OUTS10 CLBLM_L_X50Y164/CLBLM_L_C CLBLM_L_X50Y164/CLBLM_M_B5 INT_L_X50Y163/SR1END3 INT_L_X50Y164/IMUX_L24 INT_L_X50Y164/LOGIC_OUTS_L10 INT_L_X50Y164/SR1BEG3 INT_L_X50Y164/SR1END_N3_3 
pips: CLBLM_L_X50Y164/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y164/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X50Y164/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X50Y164/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__13_carry_i_8_n_0 - 
wires: CLBLM_L_X50Y164/CLBLM_IMUX4 CLBLM_L_X50Y164/CLBLM_LOGIC_OUTS11 CLBLM_L_X50Y164/CLBLM_L_D CLBLM_L_X50Y164/CLBLM_M_A6 INT_L_X50Y164/FAN_ALT1 INT_L_X50Y164/FAN_BOUNCE1 INT_L_X50Y164/IMUX_L4 INT_L_X50Y164/LOGIC_OUTS_L11 
pips: CLBLM_L_X50Y164/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X50Y164/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X50Y164/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X50Y164/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X50Y164/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_5_n_0 - 
wires: CLBLL_R_X45Y162/CLBLL_ER1BEG1 CLBLL_R_X45Y162/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y162/CLBLL_L_A CLBLM_L_X46Y162/CLBLM_ER1BEG1 CLBLM_L_X46Y162/CLBLM_IMUX43 CLBLM_L_X46Y162/CLBLM_M_D6 INT_L_X46Y162/ER1END1 INT_L_X46Y162/IMUX_L43 INT_R_X45Y162/ER1BEG1 INT_R_X45Y162/LOGIC_OUTS8 VBRK_X113Y169/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y162/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y162/INT_L.ER1END1->>IMUX_L43 INT_R_X45Y162/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_6_n_0 - 
wires: CLBLM_L_X46Y162/CLBLM_IMUX35 CLBLM_L_X46Y162/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y162/CLBLM_L_A CLBLM_L_X46Y162/CLBLM_M_C6 INT_L_X46Y162/FAN_ALT5 INT_L_X46Y162/FAN_BOUNCE5 INT_L_X46Y162/IMUX_L35 INT_L_X46Y162/LOGIC_OUTS_L8 INT_L_X46Y162/NL1BEG_N3 
pips: CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y162/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y162/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y162/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X46Y162/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X46Y162/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_7_n_0 - 
wires: CLBLL_R_X45Y162/CLBLL_EE2BEG1 CLBLL_R_X45Y162/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y162/CLBLL_L_B CLBLM_L_X46Y162/CLBLM_EE2BEG1 CLBLM_L_X46Y162/CLBLM_IMUX12 CLBLM_L_X46Y162/CLBLM_M_B6 INT_L_X46Y162/EE2A1 INT_L_X46Y162/IMUX_L12 INT_L_X46Y162/WR1END2 INT_R_X45Y162/EE2BEG1 INT_R_X45Y162/LOGIC_OUTS9 INT_R_X47Y162/EE2END1 INT_R_X47Y162/WR1BEG2 VBRK_X113Y169/VBRK_EE2BEG1 
pips: CLBLL_R_X45Y162/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y162/INT_L.WR1END2->>IMUX_L12 INT_R_X45Y162/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X47Y162/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__14_carry_i_8_n_0 - 
wires: CLBLM_L_X46Y162/CLBLM_IMUX4 CLBLM_L_X46Y162/CLBLM_M_A6 CLBLM_L_X46Y163/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y163/CLBLM_M_A INT_L_X46Y162/IMUX_L4 INT_L_X46Y162/SR1END1 INT_L_X46Y163/LOGIC_OUTS_L12 INT_L_X46Y163/SR1BEG1 
pips: CLBLM_L_X46Y162/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y163/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y162/INT_L.SR1END1->>IMUX_L4 INT_L_X46Y163/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_5_n_0 - 
wires: CLBLM_L_X46Y159/CLBLM_IMUX43 CLBLM_L_X46Y159/CLBLM_M_D6 CLBLM_L_X46Y161/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y161/CLBLM_M_A INT_L_X46Y159/IMUX_L43 INT_L_X46Y159/SR1END1 INT_L_X46Y160/SL1END0 INT_L_X46Y160/SR1BEG1 INT_L_X46Y161/LOGIC_OUTS_L12 INT_L_X46Y161/SL1BEG0 
pips: CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y161/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y159/INT_L.SR1END1->>IMUX_L43 INT_L_X46Y160/INT_L.SL1END0->>SR1BEG1 INT_L_X46Y161/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_6_n_0 - 
wires: CLBLM_L_X46Y159/CLBLM_IMUX31 CLBLM_L_X46Y159/CLBLM_M_C5 CLBLM_R_X47Y160/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y160/CLBLM_M_A INT_L_X46Y159/IMUX_L31 INT_L_X46Y159/WL1END3 INT_L_X46Y160/WL1END_N1_3 INT_R_X47Y159/WL1BEG3 INT_R_X47Y160/LOGIC_OUTS12 INT_R_X47Y160/WL1BEG_N3 
pips: CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y160/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y159/INT_L.WL1END3->>IMUX_L31 INT_R_X47Y160/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_7_n_0 - 
wires: CLBLL_R_X45Y159/CLBLL_SE2A0 CLBLL_R_X45Y160/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y160/CLBLL_L_A CLBLM_L_X46Y159/CLBLM_IMUX24 CLBLM_L_X46Y159/CLBLM_M_B5 CLBLM_L_X46Y159/CLBLM_SE2A0 INT_L_X46Y159/IMUX_L24 INT_L_X46Y159/SE2END0 INT_R_X45Y159/SE2A0 INT_R_X45Y160/LOGIC_OUTS8 INT_R_X45Y160/SE2BEG0 VBRK_X113Y166/VBRK_SE2A0 
pips: CLBLL_R_X45Y160/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y159/INT_L.SE2END0->>IMUX_L24 INT_R_X45Y160/INT_R.LOGIC_OUTS8->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__1_carry_i_8_n_0 - 
wires: CLBLM_L_X46Y159/CLBLM_IMUX8 CLBLM_L_X46Y159/CLBLM_M_A5 CLBLM_L_X46Y160/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y160/CLBLM_L_A INT_L_X46Y159/IMUX_L8 INT_L_X46Y159/SL1END0 INT_L_X46Y160/LOGIC_OUTS_L8 INT_L_X46Y160/SL1BEG0 
pips: CLBLM_L_X46Y159/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y160/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y159/INT_L.SL1END0->>IMUX_L8 INT_L_X46Y160/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_5_n_0 - 
wires: CLBLM_L_X46Y161/CLBLM_IMUX42 CLBLM_L_X46Y161/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y161/CLBLM_L_D6 CLBLM_L_X46Y161/CLBLM_M_B CLBLM_L_X46Y161/CLBLM_M_BMUX INT_L_X46Y161/IMUX_L42 INT_L_X46Y161/LOGIC_OUTS_L21 INT_L_X46Y161/SR1BEG_S0 
pips: CLBLM_L_X46Y161/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y161/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X46Y161/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y161/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X46Y161/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_6_n_0 - 
wires: CLBLM_L_X46Y160/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y160/CLBLM_L_B CLBLM_L_X46Y161/CLBLM_IMUX34 CLBLM_L_X46Y161/CLBLM_L_C6 INT_L_X46Y160/LOGIC_OUTS_L9 INT_L_X46Y160/NR1BEG1 INT_L_X46Y161/IMUX_L34 INT_L_X46Y161/NR1END1 
pips: CLBLM_L_X46Y160/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y161/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y160/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X46Y161/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_7_n_0 - 
wires: CLBLM_L_X46Y160/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y160/CLBLM_L_C CLBLM_L_X46Y161/CLBLM_IMUX13 CLBLM_L_X46Y161/CLBLM_L_B6 INT_L_X46Y160/LOGIC_OUTS_L10 INT_L_X46Y160/NR1BEG2 INT_L_X46Y161/IMUX_L13 INT_L_X46Y161/NR1END2 
pips: CLBLM_L_X46Y160/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y161/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X46Y160/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X46Y161/INT_L.NR1END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__2_carry_i_8_n_0 - 
wires: CLBLM_L_X46Y161/CLBLM_IMUX5 CLBLM_L_X46Y161/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y161/CLBLM_L_A6 CLBLM_L_X46Y161/CLBLM_M_C CLBLM_L_X46Y161/CLBLM_M_CMUX INT_L_X46Y161/IMUX_L5 INT_L_X46Y161/LOGIC_OUTS_L22 INT_L_X46Y161/NL1BEG_N3 
pips: CLBLM_L_X46Y161/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y161/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X46Y161/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y161/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X46Y161/INT_L.NL1BEG_N3->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_5_n_0 - 
wires: CLBLM_R_X49Y162/CLBLM_IMUX43 CLBLM_R_X49Y162/CLBLM_M_D6 CLBLM_R_X49Y163/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y163/CLBLM_M_A INT_R_X49Y162/IMUX43 INT_R_X49Y162/SR1END1 INT_R_X49Y163/LOGIC_OUTS12 INT_R_X49Y163/SR1BEG1 
pips: CLBLM_R_X49Y162/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X49Y163/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y162/INT_R.SR1END1->>IMUX43 INT_R_X49Y163/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_6_n_0 - 
wires: CLBLM_R_X49Y162/CLBLM_IMUX35 CLBLM_R_X49Y162/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y162/CLBLM_L_A CLBLM_R_X49Y162/CLBLM_M_C6 INT_R_X49Y162/FAN_ALT5 INT_R_X49Y162/FAN_BOUNCE5 INT_R_X49Y162/IMUX35 INT_R_X49Y162/LOGIC_OUTS8 INT_R_X49Y162/NL1BEG_N3 
pips: CLBLM_R_X49Y162/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y162/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X49Y162/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X49Y162/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X49Y162/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X49Y162/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_7_n_0 - 
wires: CLBLM_R_X49Y162/CLBLM_IMUX24 CLBLM_R_X49Y162/CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y162/CLBLM_L_B CLBLM_R_X49Y162/CLBLM_M_B5 INT_R_X49Y161/FAN_BOUNCE_S3_2 INT_R_X49Y162/FAN_ALT2 INT_R_X49Y162/FAN_BOUNCE2 INT_R_X49Y162/IMUX24 INT_R_X49Y162/LOGIC_OUTS9 
pips: CLBLM_R_X49Y162/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y162/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X49Y162/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X49Y162/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X49Y162/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__3_carry_i_8_n_0 - 
wires: CLBLM_R_X49Y162/CLBLM_IMUX8 CLBLM_R_X49Y162/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y162/CLBLM_L_C CLBLM_R_X49Y162/CLBLM_M_A5 INT_R_X49Y161/SR1END3 INT_R_X49Y162/IMUX8 INT_R_X49Y162/LOGIC_OUTS10 INT_R_X49Y162/SR1BEG3 INT_R_X49Y162/SR1END_N3_3 
pips: CLBLM_R_X49Y162/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y162/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X49Y162/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X49Y162/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_5_n_0 - 
wires: CLBLM_L_X46Y163/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y163/CLBLM_L_A CLBLM_L_X46Y163/CLBLM_L_AMUX CLBLM_R_X47Y163/CLBLM_IMUX47 CLBLM_R_X47Y163/CLBLM_M_D5 INT_L_X46Y163/ER1BEG3 INT_L_X46Y163/LOGIC_OUTS_L16 INT_R_X47Y163/ER1END3 INT_R_X47Y163/IMUX47 INT_R_X47Y164/ER1END_N3_3 
pips: CLBLM_L_X46Y163/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X46Y163/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y163/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X46Y163/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X47Y163/INT_R.ER1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_6_n_0 - 
wires: CLBLM_R_X47Y163/CLBLM_IMUX28 CLBLM_R_X47Y163/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y163/CLBLM_L_A CLBLM_R_X47Y163/CLBLM_M_C4 INT_L_X46Y162/WL1END3 INT_L_X46Y163/EL1BEG2 INT_L_X46Y163/NL1BEG_N3 INT_L_X46Y163/WL1END_N1_3 INT_R_X47Y162/WL1BEG3 INT_R_X47Y163/EL1END2 INT_R_X47Y163/IMUX28 INT_R_X47Y163/LOGIC_OUTS8 INT_R_X47Y163/WL1BEG_N3 
pips: CLBLM_R_X47Y163/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y163/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y163/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X46Y163/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X47Y163/INT_R.EL1END2->>IMUX28 INT_R_X47Y163/INT_R.LOGIC_OUTS8->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_7_n_0 - 
wires: CLBLM_R_X47Y163/CLBLM_IMUX24 CLBLM_R_X47Y163/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y163/CLBLM_L_B CLBLM_R_X47Y163/CLBLM_M_B5 INT_R_X47Y162/FAN_BOUNCE_S3_2 INT_R_X47Y163/FAN_ALT2 INT_R_X47Y163/FAN_BOUNCE2 INT_R_X47Y163/IMUX24 INT_R_X47Y163/LOGIC_OUTS9 
pips: CLBLM_R_X47Y163/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y163/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X47Y163/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y163/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X47Y163/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__4_carry_i_8_n_0 - 
wires: CLBLM_R_X47Y163/CLBLM_IMUX8 CLBLM_R_X47Y163/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y163/CLBLM_L_C CLBLM_R_X47Y163/CLBLM_M_A5 INT_R_X47Y162/SR1END3 INT_R_X47Y163/IMUX8 INT_R_X47Y163/LOGIC_OUTS10 INT_R_X47Y163/SR1BEG3 INT_R_X47Y163/SR1END_N3_3 
pips: CLBLM_R_X47Y163/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y163/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y163/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X47Y163/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_5_n_0 - 
wires: CLBLM_L_X46Y160/CLBLM_IMUX47 CLBLM_L_X46Y160/CLBLM_M_D5 CLBLM_L_X46Y161/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y161/CLBLM_M_D INT_L_X46Y160/IMUX_L47 INT_L_X46Y160/SL1END3 INT_L_X46Y161/LOGIC_OUTS_L15 INT_L_X46Y161/SL1BEG3 
pips: CLBLM_L_X46Y160/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y161/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y160/INT_L.SL1END3->>IMUX_L47 INT_L_X46Y161/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_6_n_0 - 
wires: CLBLM_L_X46Y160/CLBLM_IMUX35 CLBLM_L_X46Y160/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y160/CLBLM_L_D CLBLM_L_X46Y160/CLBLM_M_C6 INT_L_X46Y160/FAN_ALT1 INT_L_X46Y160/FAN_ALT5 INT_L_X46Y160/FAN_BOUNCE1 INT_L_X46Y160/FAN_BOUNCE5 INT_L_X46Y160/IMUX_L35 INT_L_X46Y160/LOGIC_OUTS_L11 
pips: CLBLM_L_X46Y160/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y160/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y160/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y160/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y160/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X46Y160/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X46Y160/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_7_n_0 - 
wires: CLBLL_R_X45Y160/CLBLL_EL1BEG0 CLBLL_R_X45Y160/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y160/CLBLL_L_B CLBLM_L_X46Y160/CLBLM_EL1BEG0 CLBLM_L_X46Y160/CLBLM_IMUX24 CLBLM_L_X46Y160/CLBLM_M_B5 INT_L_X46Y159/EL1END_S3_0 INT_L_X46Y160/EL1END0 INT_L_X46Y160/IMUX_L24 INT_R_X45Y160/EL1BEG0 INT_R_X45Y160/LOGIC_OUTS9 VBRK_X113Y167/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y160/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y160/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y160/INT_L.EL1END0->>IMUX_L24 INT_R_X45Y160/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__5_carry_i_8_n_0 - 
wires: CLBLM_L_X46Y160/CLBLM_IMUX4 CLBLM_L_X46Y160/CLBLM_M_A6 CLBLM_R_X47Y160/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y160/CLBLM_M_B INT_L_X46Y160/IMUX_L4 INT_L_X46Y160/WR1END2 INT_R_X47Y160/LOGIC_OUTS13 INT_R_X47Y160/WR1BEG2 
pips: CLBLM_L_X46Y160/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y160/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y160/INT_L.WR1END2->>IMUX_L4 INT_R_X47Y160/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_5_n_0 - 
wires: CLBLM_L_X50Y161/CLBLM_IMUX47 CLBLM_L_X50Y161/CLBLM_LOGIC_OUTS9 CLBLM_L_X50Y161/CLBLM_L_B CLBLM_L_X50Y161/CLBLM_M_D5 INT_L_X50Y161/IMUX_L47 INT_L_X50Y161/LOGIC_OUTS_L9 INT_L_X50Y161/NL1BEG0 INT_L_X50Y161/NL1END_S3_0 INT_L_X50Y162/NL1END0 
pips: CLBLM_L_X50Y161/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y161/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X50Y161/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X50Y161/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_6_n_0 - 
wires: CLBLM_L_X50Y161/CLBLM_IMUX35 CLBLM_L_X50Y161/CLBLM_LOGIC_OUTS10 CLBLM_L_X50Y161/CLBLM_L_C CLBLM_L_X50Y161/CLBLM_M_C6 INT_L_X50Y161/FAN_ALT5 INT_L_X50Y161/FAN_BOUNCE5 INT_L_X50Y161/IMUX_L35 INT_L_X50Y161/LOGIC_OUTS_L10 
pips: CLBLM_L_X50Y161/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X50Y161/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X50Y161/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X50Y161/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X50Y161/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_7_n_0 - 
wires: CLBLM_L_X50Y161/CLBLM_IMUX12 CLBLM_L_X50Y161/CLBLM_LOGIC_OUTS11 CLBLM_L_X50Y161/CLBLM_L_D CLBLM_L_X50Y161/CLBLM_M_B6 INT_L_X50Y161/FAN_ALT1 INT_L_X50Y161/FAN_BOUNCE1 INT_L_X50Y161/IMUX_L12 INT_L_X50Y161/LOGIC_OUTS_L11 
pips: CLBLM_L_X50Y161/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X50Y161/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X50Y161/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X50Y161/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X50Y161/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__6_carry_i_8_n_0 - 
wires: CLBLM_L_X50Y161/CLBLM_EL1BEG2 CLBLM_L_X50Y161/CLBLM_IMUX4 CLBLM_L_X50Y161/CLBLM_M_A6 CLBLM_R_X49Y161/CLBLM_EL1BEG2 CLBLM_R_X49Y161/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y161/CLBLM_L_D INT_L_X50Y161/EL1END2 INT_L_X50Y161/IMUX_L4 INT_R_X49Y161/EL1BEG2 INT_R_X49Y161/LOGIC_OUTS11 
pips: CLBLM_L_X50Y161/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X49Y161/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X50Y161/INT_L.EL1END2->>IMUX_L4 INT_R_X49Y161/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_5_n_0 - 
wires: CLBLL_R_X45Y164/CLBLL_ER1BEG3 CLBLL_R_X45Y164/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y164/CLBLL_L_C CLBLM_L_X46Y164/CLBLM_ER1BEG3 CLBLM_L_X46Y164/CLBLM_IMUX47 CLBLM_L_X46Y164/CLBLM_M_D5 INT_L_X46Y164/ER1END3 INT_L_X46Y164/IMUX_L47 INT_L_X46Y165/ER1END_N3_3 INT_R_X45Y164/ER1BEG3 INT_R_X45Y164/LOGIC_OUTS10 VBRK_X113Y171/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X46Y164/INT_L.ER1END3->>IMUX_L47 INT_R_X45Y164/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_6_n_0 - 
wires: CLBLM_L_X46Y164/CLBLM_IMUX35 CLBLM_L_X46Y164/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y164/CLBLM_L_A CLBLM_L_X46Y164/CLBLM_M_C6 INT_L_X46Y164/FAN_ALT5 INT_L_X46Y164/FAN_BOUNCE5 INT_L_X46Y164/IMUX_L35 INT_L_X46Y164/LOGIC_OUTS_L8 INT_L_X46Y164/NL1BEG_N3 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y164/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y164/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y164/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X46Y164/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X46Y164/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_7_n_0 - 
wires: CLBLL_R_X45Y164/CLBLL_EL1BEG2 CLBLL_R_X45Y164/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y164/CLBLL_L_D CLBLM_L_X46Y164/CLBLM_EL1BEG2 CLBLM_L_X46Y164/CLBLM_IMUX12 CLBLM_L_X46Y164/CLBLM_M_B6 INT_L_X46Y164/EL1END2 INT_L_X46Y164/IMUX_L12 INT_R_X45Y164/EL1BEG2 INT_R_X45Y164/LOGIC_OUTS11 VBRK_X113Y171/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y164/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y164/INT_L.EL1END2->>IMUX_L12 INT_R_X45Y164/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__7_carry_i_8_n_0 - 
wires: CLBLM_L_X46Y164/CLBLM_IMUX4 CLBLM_L_X46Y164/CLBLM_M_A6 CLBLM_L_X46Y165/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y165/CLBLM_M_B INT_L_X46Y164/FAN_ALT1 INT_L_X46Y164/FAN_BOUNCE1 INT_L_X46Y164/IMUX_L4 INT_L_X46Y164/SR1END2 INT_L_X46Y165/LOGIC_OUTS_L13 INT_L_X46Y165/SR1BEG2 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y165/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y164/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y164/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X46Y164/INT_L.SR1END2->>FAN_ALT1 INT_L_X46Y165/INT_L.LOGIC_OUTS_L13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_5_n_0 - 
wires: CLBLM_R_X47Y161/CLBLM_IMUX46 CLBLM_R_X47Y161/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y161/CLBLM_L_D5 CLBLM_R_X47Y161/CLBLM_M_A INT_R_X47Y161/IMUX46 INT_R_X47Y161/LOGIC_OUTS12 INT_R_X47Y161/NL1BEG_N3 
pips: CLBLM_R_X47Y161/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y161/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X47Y161/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X47Y161/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_6_n_0 - 
wires: CLBLM_R_X47Y161/CLBLM_IMUX34 CLBLM_R_X47Y161/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y161/CLBLM_L_C6 CLBLM_R_X47Y161/CLBLM_M_B CLBLM_R_X47Y161/CLBLM_M_BMUX INT_R_X47Y161/IMUX34 INT_R_X47Y161/LOGIC_OUTS21 INT_R_X47Y161/SR1BEG_S0 
pips: CLBLM_R_X47Y161/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y161/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X47Y161/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y161/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y161/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_7_n_0 - 
wires: CLBLM_R_X47Y161/CLBLM_IMUX26 CLBLM_R_X47Y161/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y161/CLBLM_L_B4 CLBLM_R_X47Y161/CLBLM_M_C INT_R_X47Y161/FAN_ALT7 INT_R_X47Y161/FAN_BOUNCE7 INT_R_X47Y161/IMUX26 INT_R_X47Y161/LOGIC_OUTS14 
pips: CLBLM_R_X47Y161/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y161/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y161/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y161/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X47Y161/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__8_carry_i_8_n_0 - 
wires: CLBLM_R_X47Y161/CLBLM_IMUX9 CLBLM_R_X47Y161/CLBLM_L_A5 CLBLM_R_X47Y162/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y162/CLBLM_L_A INT_R_X47Y161/IMUX9 INT_R_X47Y161/SL1END0 INT_R_X47Y162/LOGIC_OUTS8 INT_R_X47Y162/SL1BEG0 
pips: CLBLM_R_X47Y161/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y162/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X47Y161/INT_R.SL1END0->>IMUX9 INT_R_X47Y162/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_5_n_0 - 
wires: CLBLM_L_X50Y162/CLBLM_IMUX47 CLBLM_L_X50Y162/CLBLM_M_D5 CLBLM_L_X50Y163/CLBLM_LOGIC_OUTS13 CLBLM_L_X50Y163/CLBLM_M_B INT_L_X50Y162/FAN_BOUNCE_S3_6 INT_L_X50Y162/IMUX_L47 INT_L_X50Y163/FAN_ALT6 INT_L_X50Y163/FAN_BOUNCE6 INT_L_X50Y163/LOGIC_OUTS_L13 
pips: CLBLM_L_X50Y162/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y163/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X50Y162/INT_L.FAN_BOUNCE_S3_6->>IMUX_L47 INT_L_X50Y163/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X50Y163/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_6_n_0 - 
wires: CLBLM_L_X50Y162/CLBLM_IMUX35 CLBLM_L_X50Y162/CLBLM_LOGIC_OUTS8 CLBLM_L_X50Y162/CLBLM_L_A CLBLM_L_X50Y162/CLBLM_M_C6 INT_L_X50Y162/FAN_ALT5 INT_L_X50Y162/FAN_BOUNCE5 INT_L_X50Y162/IMUX_L35 INT_L_X50Y162/LOGIC_OUTS_L8 INT_L_X50Y162/NL1BEG_N3 
pips: CLBLM_L_X50Y162/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X50Y162/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X50Y162/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X50Y162/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X50Y162/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X50Y162/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_7_n_0 - 
wires: CLBLM_L_X50Y162/CLBLM_IMUX24 CLBLM_L_X50Y162/CLBLM_LOGIC_OUTS9 CLBLM_L_X50Y162/CLBLM_L_B CLBLM_L_X50Y162/CLBLM_M_B5 INT_L_X50Y161/FAN_BOUNCE_S3_2 INT_L_X50Y162/FAN_ALT2 INT_L_X50Y162/FAN_BOUNCE2 INT_L_X50Y162/IMUX_L24 INT_L_X50Y162/LOGIC_OUTS_L9 
pips: CLBLM_L_X50Y162/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y162/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X50Y162/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X50Y162/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X50Y162/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

psel[0]2_inferred__9_carry_i_8_n_0 - 
wires: CLBLM_L_X50Y162/CLBLM_EL1BEG2 CLBLM_L_X50Y162/CLBLM_IMUX4 CLBLM_L_X50Y162/CLBLM_M_A6 CLBLM_R_X49Y162/CLBLM_EL1BEG2 CLBLM_R_X49Y162/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y162/CLBLM_L_D INT_L_X50Y162/EL1END2 INT_L_X50Y162/IMUX_L4 INT_R_X49Y162/EL1BEG2 INT_R_X49Y162/LOGIC_OUTS11 
pips: CLBLM_L_X50Y162/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X49Y162/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X50Y162/INT_L.EL1END2->>IMUX_L4 INT_R_X49Y162/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_2_n_0 - 
wires: CLBLM_R_X47Y176/CLBLM_IMUX29 CLBLM_R_X47Y176/CLBLM_M_C2 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y177/CLBLM_L_C INT_R_X47Y176/IMUX29 INT_R_X47Y176/SL1END2 INT_R_X47Y177/LOGIC_OUTS10 INT_R_X47Y177/SL1BEG2 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y177/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y176/INT_R.SL1END2->>IMUX29 INT_R_X47Y177/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][0]_i_3_n_0 - 
wires: CLBLM_L_X46Y176/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y176/CLBLM_L_AMUX CLBLM_R_X47Y176/CLBLM_IMUX31 CLBLM_R_X47Y176/CLBLM_M_C5 INT_L_X46Y176/ER1BEG3 INT_L_X46Y176/LOGIC_OUTS_L16 INT_R_X47Y176/ER1END3 INT_R_X47Y176/IMUX31 INT_R_X47Y177/ER1END_N3_3 
pips: CLBLM_L_X46Y176/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y176/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X47Y176/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/conv_integer[3] - 
wires: BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_NW4END2 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4B0 BRAM_L_X44Y175/BRAM_NW4END2_1 BRAM_L_X44Y180/BRAM_WW4B0_1 CLBLL_L_X42Y176/CLBLL_IMUX33 CLBLL_L_X42Y176/CLBLL_IMUX41 CLBLL_L_X42Y176/CLBLL_L_C1 CLBLL_L_X42Y176/CLBLL_L_D1 CLBLL_L_X42Y176/CLBLL_WW2END1 CLBLL_L_X42Y178/CLBLL_IMUX22 CLBLL_L_X42Y178/CLBLL_LL_C3 CLBLL_L_X42Y181/CLBLL_WW4END0 CLBLL_R_X45Y166/CLBLL_IMUX20 CLBLL_R_X45Y166/CLBLL_L_C2 CLBLL_R_X45Y166/CLBLL_WW2END1 CLBLL_R_X45Y167/CLBLL_IMUX23 CLBLL_R_X45Y167/CLBLL_L_C3 CLBLL_R_X45Y167/CLBLL_WR1END3 CLBLL_R_X45Y171/CLBLL_IMUX32 CLBLL_R_X45Y171/CLBLL_LL_C1 CLBLL_R_X45Y171/CLBLL_WL1END0 CLBLL_R_X45Y172/CLBLL_NW2A2 CLBLL_R_X45Y175/CLBLL_IMUX35 CLBLL_R_X45Y175/CLBLL_LL_C6 CLBLL_R_X45Y175/CLBLL_NW2A2 CLBLL_R_X45Y177/CLBLL_IMUX23 CLBLL_R_X45Y177/CLBLL_L_C3 CLBLL_R_X45Y177/CLBLL_NW4END1 CLBLL_R_X45Y178/CLBLL_IMUX32 CLBLL_R_X45Y178/CLBLL_LL_C1 CLBLL_R_X45Y179/CLBLL_EL1BEG3 CLBLL_R_X45Y180/CLBLL_IMUX31 CLBLL_R_X45Y180/CLBLL_IMUX40 CLBLL_R_X45Y180/CLBLL_LL_C5 CLBLL_R_X45Y180/CLBLL_LL_D1 CLBLL_R_X45Y180/CLBLL_WW2END3 CLBLM_L_X46Y166/CLBLM_WW2END1 CLBLM_L_X46Y167/CLBLM_IMUX35 CLBLM_L_X46Y167/CLBLM_M_C6 CLBLM_L_X46Y167/CLBLM_WR1END3 CLBLM_L_X46Y170/CLBLM_IMUX22 CLBLM_L_X46Y170/CLBLM_M_C3 CLBLM_L_X46Y171/CLBLM_WL1END0 CLBLM_L_X46Y172/CLBLM_IMUX33 CLBLM_L_X46Y172/CLBLM_L_C1 CLBLM_L_X46Y172/CLBLM_NW2A2 CLBLM_L_X46Y173/CLBLM_IMUX32 CLBLM_L_X46Y173/CLBLM_M_C1 CLBLM_L_X46Y175/CLBLM_NW2A2 CLBLM_L_X46Y177/CLBLM_NW4END1 CLBLM_L_X46Y179/CLBLM_EL1BEG3 CLBLM_L_X46Y179/CLBLM_IMUX22 CLBLM_L_X46Y179/CLBLM_M_C3 CLBLM_L_X46Y180/CLBLM_WW2END3 CLBLM_L_X50Y176/CLBLM_IMUX23 CLBLM_L_X50Y176/CLBLM_L_C3 CLBLM_L_X50Y176/CLBLM_NE2A3 CLBLM_L_X50Y179/CLBLM_NW2A3 CLBLM_R_X41Y176/CLBLM_IMUX20 CLBLM_R_X41Y176/CLBLM_L_C2 CLBLM_R_X41Y176/CLBLM_WW2END1 CLBLM_R_X41Y181/CLBLM_IMUX21 CLBLM_R_X41Y181/CLBLM_L_C4 CLBLM_R_X41Y181/CLBLM_WW4END0 CLBLM_R_X43Y176/CLBLM_NW4END2 CLBLM_R_X43Y181/CLBLM_WW4B0 CLBLM_R_X47Y164/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y164/CLBLM_M_C CLBLM_R_X47Y168/CLBLM_EE2BEG2 CLBLM_R_X47Y168/CLBLM_IMUX35 CLBLM_R_X47Y168/CLBLM_M_C6 CLBLM_R_X47Y171/CLBLM_EE2BEG1 CLBLM_R_X47Y171/CLBLM_IMUX33 CLBLM_R_X47Y171/CLBLM_L_C1 CLBLM_R_X47Y174/CLBLM_IMUX35 CLBLM_R_X47Y174/CLBLM_M_C6 CLBLM_R_X47Y176/CLBLM_IMUX35 CLBLM_R_X47Y176/CLBLM_M_C6 CLBLM_R_X47Y180/CLBLM_IMUX23 CLBLM_R_X47Y180/CLBLM_L_C3 CLBLM_R_X47Y180/CLBLM_WW2END3 CLBLM_R_X49Y168/CLBLM_IMUX20 CLBLM_R_X49Y168/CLBLM_L_C2 CLBLM_R_X49Y171/CLBLM_IMUX23 CLBLM_R_X49Y171/CLBLM_L_C3 CLBLM_R_X49Y172/CLBLM_IMUX34 CLBLM_R_X49Y172/CLBLM_L_C6 CLBLM_R_X49Y173/CLBLM_IMUX32 CLBLM_R_X49Y173/CLBLM_M_C1 CLBLM_R_X49Y175/CLBLM_IMUX22 CLBLM_R_X49Y175/CLBLM_M_C3 CLBLM_R_X49Y176/CLBLM_NE2A3 CLBLM_R_X49Y177/CLBLM_IMUX23 CLBLM_R_X49Y177/CLBLM_L_C3 CLBLM_R_X49Y179/CLBLM_IMUX21 CLBLM_R_X49Y179/CLBLM_L_C4 CLBLM_R_X49Y179/CLBLM_NW2A3 CLBLM_R_X49Y181/CLBLM_IMUX30 CLBLM_R_X49Y181/CLBLM_L_C5 DSP_L_X48Y165/DSP_EE2BEG2_3 DSP_L_X48Y170/DSP_EE2BEG1_1 DSP_L_X48Y180/DSP_WW2END3_0 HCLK_L_X110Y182/HCLK_NW6C2 HCLK_L_X115Y182/HCLK_NW2A2 HCLK_L_X115Y182/HCLK_NW6B1 HCLK_R_X116Y182/HCLK_NR1BEG1 HCLK_R_X122Y182/HCLK_NN2A0 HCLK_R_X122Y182/HCLK_NN2END_S2_0 INT_INTERFACE_L_X48Y168/INT_INTERFACE_EE2BEG2 INT_INTERFACE_L_X48Y171/INT_INTERFACE_EE2BEG1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_WW2END3 INT_L_X42Y176/IMUX_L33 INT_L_X42Y176/IMUX_L41 INT_L_X42Y176/WL1END0 INT_L_X42Y176/WW2A1 INT_L_X42Y178/IMUX_L22 INT_L_X42Y178/WR1END3 INT_L_X42Y181/WW4C0 INT_L_X44Y172/NW6A2 INT_L_X44Y173/NW6B2 INT_L_X44Y174/NW6C2 INT_L_X44Y175/NW6D2 INT_L_X44Y176/NW6E2 INT_L_X44Y181/WW4A0 INT_L_X46Y166/WW2A1 INT_L_X46Y167/IMUX_L35 INT_L_X46Y167/NW2END2 INT_L_X46Y167/WR1BEG3 INT_L_X46Y170/IMUX_L22 INT_L_X46Y170/SR1END2 INT_L_X46Y171/NL1BEG1 INT_L_X46Y171/NW2BEG2 INT_L_X46Y171/SR1BEG2 INT_L_X46Y171/WL1BEG0 INT_L_X46Y171/WR1END2 INT_L_X46Y172/IMUX_L33 INT_L_X46Y172/NE2BEG1 INT_L_X46Y172/NL1BEG0 INT_L_X46Y172/NL1END1 INT_L_X46Y172/NL1END_S3_0 INT_L_X46Y172/NW2A2 INT_L_X46Y173/IMUX_L32 INT_L_X46Y173/NE2A1 INT_L_X46Y173/NL1END0 INT_L_X46Y173/NW6A1 INT_L_X46Y174/NW2BEG2 INT_L_X46Y174/NW6B1 INT_L_X46Y174/WR1END2 INT_L_X46Y175/NW2A2 INT_L_X46Y175/NW6C1 INT_L_X46Y176/NW6D1 INT_L_X46Y177/NW6E1 INT_L_X46Y179/EL1END3 INT_L_X46Y179/IMUX_L22 INT_L_X46Y180/WW2A3 INT_L_X48Y168/EE2A2 INT_L_X48Y171/EE2A1 INT_L_X48Y180/WW2A3 INT_L_X50Y176/IMUX_L23 INT_L_X50Y176/NE2END3 INT_L_X50Y176/NN2BEG3 INT_L_X50Y177/NN2A3 INT_L_X50Y178/NN2END3 INT_L_X50Y178/NW2BEG3 INT_L_X50Y179/NW2A3 INT_R_X41Y176/IMUX20 INT_R_X41Y176/WW2END1 INT_R_X41Y180/WW4END_S0_0 INT_R_X41Y181/IMUX21 INT_R_X41Y181/NL1BEG_N3 INT_R_X41Y181/WW4END0 INT_R_X43Y176/NN2BEG2 INT_R_X43Y176/NW6END2 INT_R_X43Y176/WL1BEG0 INT_R_X43Y176/WW2BEG1 INT_R_X43Y177/NN2A2 INT_R_X43Y178/NN2END2 INT_R_X43Y178/WR1BEG3 INT_R_X43Y181/WW4B0 INT_R_X45Y166/IMUX20 INT_R_X45Y166/WW2END1 INT_R_X45Y167/IMUX23 INT_R_X45Y167/WR1END3 INT_R_X45Y171/IMUX32 INT_R_X45Y171/WL1END0 INT_R_X45Y172/NW2END2 INT_R_X45Y172/NW6BEG2 INT_R_X45Y175/IMUX35 INT_R_X45Y175/NW2END2 INT_R_X45Y177/IMUX23 INT_R_X45Y177/NL1BEG0 INT_R_X45Y177/NL1END_S3_0 INT_R_X45Y177/NW6END1 INT_R_X45Y178/IMUX32 INT_R_X45Y178/NL1END0 INT_R_X45Y178/NN2BEG0 INT_R_X45Y179/EL1BEG3 INT_R_X45Y179/NN2A0 INT_R_X45Y179/NN2END_S2_0 INT_R_X45Y180/EL1BEG_N3 INT_R_X45Y180/IMUX31 INT_R_X45Y180/IMUX40 INT_R_X45Y180/NN2END0 INT_R_X45Y180/WW2END3 INT_R_X45Y181/WW2END_N0_3 INT_R_X45Y181/WW4BEG0 INT_R_X47Y164/LOGIC_OUTS14 INT_R_X47Y164/NN2BEG2 INT_R_X47Y165/NN2A2 INT_R_X47Y166/NN2BEG2 INT_R_X47Y166/NN2END2 INT_R_X47Y166/NW2BEG2 INT_R_X47Y166/WW2BEG1 INT_R_X47Y167/NN2A2 INT_R_X47Y167/NW2A2 INT_R_X47Y168/EE2BEG2 INT_R_X47Y168/IMUX35 INT_R_X47Y168/NL1BEG1 INT_R_X47Y168/NN2END2 INT_R_X47Y169/NL1END1 INT_R_X47Y169/NN2BEG1 INT_R_X47Y170/NN2A1 INT_R_X47Y171/EE2BEG1 INT_R_X47Y171/IMUX33 INT_R_X47Y171/NN2END1 INT_R_X47Y171/WR1BEG2 INT_R_X47Y173/NE2END1 INT_R_X47Y173/NR1BEG1 INT_R_X47Y173/NW6BEG1 INT_R_X47Y174/IMUX35 INT_R_X47Y174/NR1BEG1 INT_R_X47Y174/NR1END1 INT_R_X47Y174/WR1BEG2 INT_R_X47Y175/NR1BEG1 INT_R_X47Y175/NR1END1 INT_R_X47Y176/IMUX35 INT_R_X47Y176/NR1END1 INT_R_X47Y180/IMUX23 INT_R_X47Y180/WW2BEG3 INT_R_X47Y180/WW2END3 INT_R_X47Y181/WW2END_N0_3 INT_R_X49Y168/EE2END2 INT_R_X49Y168/IMUX20 INT_R_X49Y171/BYP_ALT5 INT_R_X49Y171/BYP_BOUNCE5 INT_R_X49Y171/EE2END1 INT_R_X49Y171/IMUX23 INT_R_X49Y171/NR1BEG1 INT_R_X49Y172/IMUX34 INT_R_X49Y172/NL1BEG0 INT_R_X49Y172/NL1END_S3_0 INT_R_X49Y172/NR1END1 INT_R_X49Y173/IMUX32 INT_R_X49Y173/NL1END0 INT_R_X49Y173/NN2BEG0 INT_R_X49Y174/NN2A0 INT_R_X49Y174/NN2END_S2_0 INT_R_X49Y175/IMUX22 INT_R_X49Y175/NE2BEG3 INT_R_X49Y175/NL1BEG_N3 INT_R_X49Y175/NN2BEG3 INT_R_X49Y175/NN2END0 INT_R_X49Y175/NN6BEG0 INT_R_X49Y176/NE2A3 INT_R_X49Y176/NN2A3 INT_R_X49Y176/NN6A0 INT_R_X49Y177/IMUX23 INT_R_X49Y177/NN2END3 INT_R_X49Y177/NN6B0 INT_R_X49Y178/NN6C0 INT_R_X49Y179/IMUX21 INT_R_X49Y179/NN6D0 INT_R_X49Y179/NW2END3 INT_R_X49Y180/NN6E0 INT_R_X49Y180/NN6END_S1_0 INT_R_X49Y180/WW2BEG3 INT_R_X49Y181/IMUX30 INT_R_X49Y181/NL1BEG_N3 INT_R_X49Y181/NN6END0 VBRK_X113Y173/VBRK_WW2END1 VBRK_X113Y174/VBRK_WR1END3 VBRK_X113Y178/VBRK_WL1END0 VBRK_X113Y179/VBRK_NW2A2 VBRK_X113Y183/VBRK_NW2A2 VBRK_X113Y185/VBRK_NW4END1 VBRK_X113Y187/VBRK_EL1BEG3 VBRK_X113Y188/VBRK_WW2END3 VBRK_X118Y175/VBRK_EE2BEG2 VBRK_X118Y178/VBRK_EE2BEG1 VBRK_X118Y188/VBRK_WW2END3 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y164/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X42Y176/INT_L.WL1END0->>IMUX_L33 INT_L_X42Y176/INT_L.WL1END0->>IMUX_L41 INT_L_X42Y178/INT_L.WR1END3->>IMUX_L22 INT_L_X46Y167/INT_L.NW2END2->>IMUX_L35 INT_L_X46Y167/INT_L.NW2END2->>WR1BEG3 INT_L_X46Y170/INT_L.SR1END2->>IMUX_L22 INT_L_X46Y171/INT_L.WR1END2->>NL1BEG1 INT_L_X46Y171/INT_L.WR1END2->>NW2BEG2 INT_L_X46Y171/INT_L.WR1END2->>SR1BEG2 INT_L_X46Y171/INT_L.WR1END2->>WL1BEG0 INT_L_X46Y172/INT_L.NL1END1->>IMUX_L33 INT_L_X46Y172/INT_L.NL1END1->>NE2BEG1 INT_L_X46Y172/INT_L.NL1END1->>NL1BEG0 INT_L_X46Y173/INT_L.NL1END0->>IMUX_L32 INT_L_X46Y174/INT_L.WR1END2->>NW2BEG2 INT_L_X46Y179/INT_L.EL1END3->>IMUX_L22 INT_L_X50Y176/INT_L.NE2END3->>IMUX_L23 INT_L_X50Y176/INT_L.NE2END3->>NN2BEG3 INT_L_X50Y178/INT_L.NN2END3->>NW2BEG3 INT_R_X41Y176/INT_R.WW2END1->>IMUX20 INT_R_X41Y181/INT_R.NL1BEG_N3->>IMUX21 INT_R_X41Y181/INT_R.WW4END0->>NL1BEG_N3 INT_R_X43Y176/INT_R.NW6END2->>NN2BEG2 INT_R_X43Y176/INT_R.NW6END2->>WL1BEG0 INT_R_X43Y176/INT_R.NW6END2->>WW2BEG1 INT_R_X43Y178/INT_R.NN2END2->>WR1BEG3 INT_R_X45Y166/INT_R.WW2END1->>IMUX20 INT_R_X45Y167/INT_R.WR1END3->>IMUX23 INT_R_X45Y171/INT_R.WL1END0->>IMUX32 INT_R_X45Y172/INT_R.NW2END2->>NW6BEG2 INT_R_X45Y175/INT_R.NW2END2->>IMUX35 INT_R_X45Y177/INT_R.NL1END_S3_0->>IMUX23 INT_R_X45Y177/INT_R.NW6END1->>NL1BEG0 INT_R_X45Y178/INT_R.NL1END0->>IMUX32 INT_R_X45Y178/INT_R.NL1END0->>NN2BEG0 INT_R_X45Y180/INT_R.NN2END0->>EL1BEG_N3 INT_R_X45Y180/INT_R.NN2END0->>IMUX40 INT_R_X45Y180/INT_R.WW2END3->>IMUX31 INT_R_X45Y181/INT_R.WW2END_N0_3->>WW4BEG0 INT_R_X47Y164/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X47Y166/INT_R.NN2END2->>NN2BEG2 INT_R_X47Y166/INT_R.NN2END2->>NW2BEG2 INT_R_X47Y166/INT_R.NN2END2->>WW2BEG1 INT_R_X47Y168/INT_R.NN2END2->>EE2BEG2 INT_R_X47Y168/INT_R.NN2END2->>IMUX35 INT_R_X47Y168/INT_R.NN2END2->>NL1BEG1 INT_R_X47Y169/INT_R.NL1END1->>NN2BEG1 INT_R_X47Y171/INT_R.NN2END1->>EE2BEG1 INT_R_X47Y171/INT_R.NN2END1->>IMUX33 INT_R_X47Y171/INT_R.NN2END1->>WR1BEG2 INT_R_X47Y173/INT_R.NE2END1->>NR1BEG1 INT_R_X47Y173/INT_R.NE2END1->>NW6BEG1 INT_R_X47Y174/INT_R.NR1END1->>IMUX35 INT_R_X47Y174/INT_R.NR1END1->>NR1BEG1 INT_R_X47Y174/INT_R.NR1END1->>WR1BEG2 INT_R_X47Y175/INT_R.NR1END1->>NR1BEG1 INT_R_X47Y176/INT_R.NR1END1->>IMUX35 INT_R_X47Y180/INT_R.WW2END3->>IMUX23 INT_R_X47Y180/INT_R.WW2END3->>WW2BEG3 INT_R_X49Y168/INT_R.EE2END2->>IMUX20 INT_R_X49Y171/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X49Y171/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X49Y171/INT_R.EE2END1->>BYP_ALT5 INT_R_X49Y171/INT_R.EE2END1->>NR1BEG1 INT_R_X49Y172/INT_R.NR1END1->>IMUX34 INT_R_X49Y172/INT_R.NR1END1->>NL1BEG0 INT_R_X49Y173/INT_R.NL1END0->>IMUX32 INT_R_X49Y173/INT_R.NL1END0->>NN2BEG0 INT_R_X49Y175/INT_R.NL1BEG_N3->>IMUX22 INT_R_X49Y175/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X49Y175/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X49Y175/INT_R.NN2END0->>NL1BEG_N3 INT_R_X49Y175/INT_R.NN2END0->>NN6BEG0 INT_R_X49Y177/INT_R.NN2END3->>IMUX23 INT_R_X49Y179/INT_R.NW2END3->>IMUX21 INT_R_X49Y180/INT_R.NN6END_S1_0->>WW2BEG3 INT_R_X49Y181/INT_R.NL1BEG_N3->>IMUX30 INT_R_X49Y181/INT_R.NN6END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

syncrregs.r_reg[p][0][prdata][0]_i_4_n_0 - 
wires: CLBLM_R_X47Y176/CLBLM_IMUX28 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y176/CLBLM_M_AMUX CLBLM_R_X47Y176/CLBLM_M_C4 INT_R_X47Y176/IMUX28 INT_R_X47Y176/LOGIC_OUTS20 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y176/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y176/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/conv_integer[1] - 
wires: BRAM_INT_INTERFACE_L_X44Y175/INT_INTERFACE_WW2A2 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WR1END0 BRAM_INT_INTERFACE_L_X44Y178/INT_INTERFACE_NW4END0 BRAM_L_X44Y175/BRAM_NW4END0_3 BRAM_L_X44Y175/BRAM_WR1END0_1 BRAM_L_X44Y175/BRAM_WW2A2_0 CLBLL_L_X42Y175/CLBLL_IMUX0 CLBLL_L_X42Y175/CLBLL_IMUX16 CLBLL_L_X42Y175/CLBLL_IMUX30 CLBLL_L_X42Y175/CLBLL_IMUX46 CLBLL_L_X42Y175/CLBLL_L_A3 CLBLL_L_X42Y175/CLBLL_L_B3 CLBLL_L_X42Y175/CLBLL_L_C5 CLBLL_L_X42Y175/CLBLL_L_D5 CLBLL_L_X42Y176/CLBLL_IMUX22 CLBLL_L_X42Y176/CLBLL_IMUX25 CLBLL_L_X42Y176/CLBLL_IMUX38 CLBLL_L_X42Y176/CLBLL_IMUX9 CLBLL_L_X42Y176/CLBLL_LL_C3 CLBLL_L_X42Y176/CLBLL_LL_D3 CLBLL_L_X42Y176/CLBLL_L_A5 CLBLL_L_X42Y176/CLBLL_L_B5 CLBLL_L_X42Y177/CLBLL_IMUX1 CLBLL_L_X42Y177/CLBLL_IMUX17 CLBLL_L_X42Y177/CLBLL_LL_A3 CLBLL_L_X42Y177/CLBLL_LL_B3 CLBLL_L_X42Y178/CLBLL_IMUX1 CLBLL_L_X42Y178/CLBLL_IMUX17 CLBLL_L_X42Y178/CLBLL_IMUX25 CLBLL_L_X42Y178/CLBLL_IMUX9 CLBLL_L_X42Y178/CLBLL_LL_A3 CLBLL_L_X42Y178/CLBLL_LL_B3 CLBLL_L_X42Y178/CLBLL_L_A5 CLBLL_L_X42Y178/CLBLL_L_B5 CLBLL_L_X42Y181/CLBLL_IMUX1 CLBLL_L_X42Y181/CLBLL_IMUX17 CLBLL_L_X42Y181/CLBLL_IMUX22 CLBLL_L_X42Y181/CLBLL_IMUX38 CLBLL_L_X42Y181/CLBLL_LL_A3 CLBLL_L_X42Y181/CLBLL_LL_B3 CLBLL_L_X42Y181/CLBLL_LL_C3 CLBLL_L_X42Y181/CLBLL_LL_D3 CLBLL_R_X45Y165/CLBLL_WW2END3 CLBLL_R_X45Y166/CLBLL_ER1BEG0 CLBLL_R_X45Y166/CLBLL_IMUX0 CLBLL_R_X45Y166/CLBLL_IMUX1 CLBLL_R_X45Y166/CLBLL_IMUX16 CLBLL_R_X45Y166/CLBLL_IMUX17 CLBLL_R_X45Y166/CLBLL_LL_A3 CLBLL_R_X45Y166/CLBLL_LL_B3 CLBLL_R_X45Y166/CLBLL_L_A3 CLBLL_R_X45Y166/CLBLL_L_B3 CLBLL_R_X45Y167/CLBLL_IMUX1 CLBLL_R_X45Y167/CLBLL_IMUX17 CLBLL_R_X45Y167/CLBLL_IMUX25 CLBLL_R_X45Y167/CLBLL_IMUX9 CLBLL_R_X45Y167/CLBLL_LL_A3 CLBLL_R_X45Y167/CLBLL_LL_B3 CLBLL_R_X45Y167/CLBLL_L_A5 CLBLL_R_X45Y167/CLBLL_L_B5 CLBLL_R_X45Y167/CLBLL_WR1END1 CLBLL_R_X45Y169/CLBLL_WR1END1 CLBLL_R_X45Y170/CLBLL_NW4END0 CLBLL_R_X45Y171/CLBLL_IMUX0 CLBLL_R_X45Y171/CLBLL_IMUX25 CLBLL_R_X45Y171/CLBLL_IMUX30 CLBLL_R_X45Y171/CLBLL_IMUX46 CLBLL_R_X45Y171/CLBLL_L_A3 CLBLL_R_X45Y171/CLBLL_L_B5 CLBLL_R_X45Y171/CLBLL_L_C5 CLBLL_R_X45Y171/CLBLL_L_D5 CLBLL_R_X45Y171/CLBLL_WR1END1 CLBLL_R_X45Y174/CLBLL_IMUX1 CLBLL_R_X45Y174/CLBLL_IMUX17 CLBLL_R_X45Y174/CLBLL_IMUX22 CLBLL_R_X45Y174/CLBLL_IMUX38 CLBLL_R_X45Y174/CLBLL_LL_A3 CLBLL_R_X45Y174/CLBLL_LL_B3 CLBLL_R_X45Y174/CLBLL_LL_C3 CLBLL_R_X45Y174/CLBLL_LL_D3 CLBLL_R_X45Y174/CLBLL_NW4END0 CLBLL_R_X45Y177/CLBLL_IMUX0 CLBLL_R_X45Y177/CLBLL_IMUX16 CLBLL_R_X45Y177/CLBLL_L_A3 CLBLL_R_X45Y177/CLBLL_L_B3 CLBLL_R_X45Y177/CLBLL_NE2A0 CLBLL_R_X45Y178/CLBLL_IMUX0 CLBLL_R_X45Y178/CLBLL_IMUX1 CLBLL_R_X45Y178/CLBLL_IMUX16 CLBLL_R_X45Y178/CLBLL_IMUX17 CLBLL_R_X45Y178/CLBLL_IMUX23 CLBLL_R_X45Y178/CLBLL_IMUX46 CLBLL_R_X45Y178/CLBLL_LL_A3 CLBLL_R_X45Y178/CLBLL_LL_B3 CLBLL_R_X45Y178/CLBLL_L_A3 CLBLL_R_X45Y178/CLBLL_L_B3 CLBLL_R_X45Y178/CLBLL_L_C3 CLBLL_R_X45Y178/CLBLL_L_D5 CLBLL_R_X45Y178/CLBLL_NE2A0 CLBLL_R_X45Y179/CLBLL_IMUX1 CLBLL_R_X45Y179/CLBLL_IMUX17 CLBLL_R_X45Y179/CLBLL_IMUX31 CLBLL_R_X45Y179/CLBLL_IMUX47 CLBLL_R_X45Y179/CLBLL_LL_A3 CLBLL_R_X45Y179/CLBLL_LL_B3 CLBLL_R_X45Y179/CLBLL_LL_C5 CLBLL_R_X45Y179/CLBLL_LL_D5 CLBLL_R_X45Y180/CLBLL_EE2BEG0 CLBLL_R_X45Y180/CLBLL_IMUX1 CLBLL_R_X45Y180/CLBLL_IMUX17 CLBLL_R_X45Y180/CLBLL_LL_A3 CLBLL_R_X45Y180/CLBLL_LL_B3 CLBLM_L_X46Y165/CLBLM_WW2END3 CLBLM_L_X46Y166/CLBLM_ER1BEG0 CLBLM_L_X46Y166/CLBLM_IMUX1 CLBLM_L_X46Y166/CLBLM_IMUX17 CLBLM_L_X46Y166/CLBLM_M_A3 CLBLM_L_X46Y166/CLBLM_M_B3 CLBLM_L_X46Y167/CLBLM_IMUX24 CLBLM_L_X46Y167/CLBLM_IMUX8 CLBLM_L_X46Y167/CLBLM_M_A5 CLBLM_L_X46Y167/CLBLM_M_B5 CLBLM_L_X46Y167/CLBLM_WR1END1 CLBLM_L_X46Y169/CLBLM_WR1END1 CLBLM_L_X46Y170/CLBLM_IMUX0 CLBLM_L_X46Y170/CLBLM_IMUX25 CLBLM_L_X46Y170/CLBLM_IMUX30 CLBLM_L_X46Y170/CLBLM_IMUX46 CLBLM_L_X46Y170/CLBLM_L_A3 CLBLM_L_X46Y170/CLBLM_L_B5 CLBLM_L_X46Y170/CLBLM_L_C5 CLBLM_L_X46Y170/CLBLM_L_D5 CLBLM_L_X46Y170/CLBLM_NW4END0 CLBLM_L_X46Y171/CLBLM_IMUX24 CLBLM_L_X46Y171/CLBLM_IMUX8 CLBLM_L_X46Y171/CLBLM_M_A5 CLBLM_L_X46Y171/CLBLM_M_B5 CLBLM_L_X46Y171/CLBLM_WR1END1 CLBLM_L_X46Y173/CLBLM_IMUX1 CLBLM_L_X46Y173/CLBLM_IMUX17 CLBLM_L_X46Y173/CLBLM_M_A3 CLBLM_L_X46Y173/CLBLM_M_B3 CLBLM_L_X46Y174/CLBLM_IMUX16 CLBLM_L_X46Y174/CLBLM_IMUX9 CLBLM_L_X46Y174/CLBLM_L_A5 CLBLM_L_X46Y174/CLBLM_L_B3 CLBLM_L_X46Y174/CLBLM_NW4END0 CLBLM_L_X46Y176/CLBLM_IMUX25 CLBLM_L_X46Y176/CLBLM_IMUX9 CLBLM_L_X46Y176/CLBLM_L_A5 CLBLM_L_X46Y176/CLBLM_L_B5 CLBLM_L_X46Y177/CLBLM_NE2A0 CLBLM_L_X46Y178/CLBLM_IMUX1 CLBLM_L_X46Y178/CLBLM_IMUX17 CLBLM_L_X46Y178/CLBLM_M_A3 CLBLM_L_X46Y178/CLBLM_M_B3 CLBLM_L_X46Y178/CLBLM_NE2A0 CLBLM_L_X46Y179/CLBLM_IMUX1 CLBLM_L_X46Y179/CLBLM_IMUX17 CLBLM_L_X46Y179/CLBLM_M_A3 CLBLM_L_X46Y179/CLBLM_M_B3 CLBLM_L_X46Y180/CLBLM_EE2BEG0 CLBLM_L_X46Y180/CLBLM_IMUX0 CLBLM_L_X46Y180/CLBLM_IMUX16 CLBLM_L_X46Y180/CLBLM_L_A3 CLBLM_L_X46Y180/CLBLM_L_B3 CLBLM_L_X50Y168/CLBLM_IMUX1 CLBLM_L_X50Y168/CLBLM_IMUX17 CLBLM_L_X50Y168/CLBLM_M_A3 CLBLM_L_X50Y168/CLBLM_M_B3 CLBLM_L_X50Y168/CLBLM_NE2A0 CLBLM_L_X50Y171/CLBLM_IMUX1 CLBLM_L_X50Y171/CLBLM_IMUX17 CLBLM_L_X50Y171/CLBLM_M_A3 CLBLM_L_X50Y171/CLBLM_M_B3 CLBLM_L_X50Y171/CLBLM_NE2A0 CLBLM_L_X50Y175/CLBLM_IMUX24 CLBLM_L_X50Y175/CLBLM_IMUX8 CLBLM_L_X50Y175/CLBLM_M_A5 CLBLM_L_X50Y175/CLBLM_M_B5 CLBLM_L_X50Y176/CLBLM_IMUX1 CLBLM_L_X50Y176/CLBLM_IMUX17 CLBLM_L_X50Y176/CLBLM_M_A3 CLBLM_L_X50Y176/CLBLM_M_B3 CLBLM_L_X50Y177/CLBLM_IMUX1 CLBLM_L_X50Y177/CLBLM_IMUX17 CLBLM_L_X50Y177/CLBLM_IMUX22 CLBLM_L_X50Y177/CLBLM_IMUX38 CLBLM_L_X50Y177/CLBLM_M_A3 CLBLM_L_X50Y177/CLBLM_M_B3 CLBLM_L_X50Y177/CLBLM_M_C3 CLBLM_L_X50Y177/CLBLM_M_D3 CLBLM_L_X50Y177/CLBLM_NE2A3 CLBLM_L_X50Y179/CLBLM_WR1END0 CLBLM_R_X43Y175/CLBLM_WW2A2 CLBLM_R_X43Y176/CLBLM_IMUX1 CLBLM_R_X43Y176/CLBLM_IMUX17 CLBLM_R_X43Y176/CLBLM_M_A3 CLBLM_R_X43Y176/CLBLM_M_B3 CLBLM_R_X43Y176/CLBLM_WR1END0 CLBLM_R_X43Y178/CLBLM_NW4END0 CLBLM_R_X47Y164/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y164/CLBLM_L_A CLBLM_R_X47Y167/CLBLM_EE2BEG0 CLBLM_R_X47Y167/CLBLM_IMUX1 CLBLM_R_X47Y167/CLBLM_IMUX17 CLBLM_R_X47Y167/CLBLM_IMUX22 CLBLM_R_X47Y167/CLBLM_IMUX38 CLBLM_R_X47Y167/CLBLM_M_A3 CLBLM_R_X47Y167/CLBLM_M_B3 CLBLM_R_X47Y167/CLBLM_M_C3 CLBLM_R_X47Y167/CLBLM_M_D3 CLBLM_R_X47Y170/CLBLM_NE4BEG0 CLBLM_R_X47Y171/CLBLM_IMUX1 CLBLM_R_X47Y171/CLBLM_IMUX17 CLBLM_R_X47Y171/CLBLM_M_A3 CLBLM_R_X47Y171/CLBLM_M_B3 CLBLM_R_X47Y172/CLBLM_IMUX1 CLBLM_R_X47Y172/CLBLM_IMUX17 CLBLM_R_X47Y172/CLBLM_IMUX31 CLBLM_R_X47Y172/CLBLM_IMUX47 CLBLM_R_X47Y172/CLBLM_M_A3 CLBLM_R_X47Y172/CLBLM_M_B3 CLBLM_R_X47Y172/CLBLM_M_C5 CLBLM_R_X47Y172/CLBLM_M_D5 CLBLM_R_X47Y173/CLBLM_EL1BEG3 CLBLM_R_X47Y173/CLBLM_IMUX1 CLBLM_R_X47Y173/CLBLM_IMUX17 CLBLM_R_X47Y173/CLBLM_M_A3 CLBLM_R_X47Y173/CLBLM_M_B3 CLBLM_R_X47Y174/CLBLM_IMUX1 CLBLM_R_X47Y174/CLBLM_IMUX17 CLBLM_R_X47Y174/CLBLM_M_A3 CLBLM_R_X47Y174/CLBLM_M_B3 CLBLM_R_X47Y176/CLBLM_IMUX1 CLBLM_R_X47Y176/CLBLM_IMUX17 CLBLM_R_X47Y176/CLBLM_M_A3 CLBLM_R_X47Y176/CLBLM_M_B3 CLBLM_R_X47Y176/CLBLM_NW2A1 CLBLM_R_X47Y180/CLBLM_EE2BEG0 CLBLM_R_X47Y180/CLBLM_IMUX1 CLBLM_R_X47Y180/CLBLM_IMUX16 CLBLM_R_X47Y180/CLBLM_IMUX17 CLBLM_R_X47Y180/CLBLM_IMUX9 CLBLM_R_X47Y180/CLBLM_L_A5 CLBLM_R_X47Y180/CLBLM_L_B3 CLBLM_R_X47Y180/CLBLM_M_A3 CLBLM_R_X47Y180/CLBLM_M_B3 CLBLM_R_X47Y181/CLBLM_EE2BEG0 CLBLM_R_X49Y168/CLBLM_IMUX0 CLBLM_R_X49Y168/CLBLM_IMUX16 CLBLM_R_X49Y168/CLBLM_L_A3 CLBLM_R_X49Y168/CLBLM_L_B3 CLBLM_R_X49Y168/CLBLM_NE2A0 CLBLM_R_X49Y171/CLBLM_IMUX1 CLBLM_R_X49Y171/CLBLM_IMUX17 CLBLM_R_X49Y171/CLBLM_M_A3 CLBLM_R_X49Y171/CLBLM_M_B3 CLBLM_R_X49Y171/CLBLM_NE2A0 CLBLM_R_X49Y172/CLBLM_IMUX0 CLBLM_R_X49Y172/CLBLM_IMUX1 CLBLM_R_X49Y172/CLBLM_IMUX16 CLBLM_R_X49Y172/CLBLM_IMUX17 CLBLM_R_X49Y172/CLBLM_L_A3 CLBLM_R_X49Y172/CLBLM_L_B3 CLBLM_R_X49Y172/CLBLM_M_A3 CLBLM_R_X49Y172/CLBLM_M_B3 CLBLM_R_X49Y173/CLBLM_IMUX1 CLBLM_R_X49Y173/CLBLM_IMUX17 CLBLM_R_X49Y173/CLBLM_M_A3 CLBLM_R_X49Y173/CLBLM_M_B3 CLBLM_R_X49Y174/CLBLM_IMUX1 CLBLM_R_X49Y174/CLBLM_IMUX17 CLBLM_R_X49Y174/CLBLM_IMUX22 CLBLM_R_X49Y174/CLBLM_IMUX38 CLBLM_R_X49Y174/CLBLM_M_A3 CLBLM_R_X49Y174/CLBLM_M_B3 CLBLM_R_X49Y174/CLBLM_M_C3 CLBLM_R_X49Y174/CLBLM_M_D3 CLBLM_R_X49Y176/CLBLM_IMUX1 CLBLM_R_X49Y176/CLBLM_IMUX17 CLBLM_R_X49Y176/CLBLM_M_A3 CLBLM_R_X49Y176/CLBLM_M_B3 CLBLM_R_X49Y177/CLBLM_NE2A3 CLBLM_R_X49Y179/CLBLM_IMUX24 CLBLM_R_X49Y179/CLBLM_IMUX8 CLBLM_R_X49Y179/CLBLM_M_A5 CLBLM_R_X49Y179/CLBLM_M_B5 CLBLM_R_X49Y179/CLBLM_WR1END0 CLBLM_R_X49Y180/CLBLM_IMUX25 CLBLM_R_X49Y180/CLBLM_IMUX9 CLBLM_R_X49Y180/CLBLM_L_A5 CLBLM_R_X49Y180/CLBLM_L_B5 CLBLM_R_X49Y181/CLBLM_IMUX1 CLBLM_R_X49Y181/CLBLM_IMUX17 CLBLM_R_X49Y181/CLBLM_IMUX25 CLBLM_R_X49Y181/CLBLM_IMUX9 CLBLM_R_X49Y181/CLBLM_L_A5 CLBLM_R_X49Y181/CLBLM_L_B5 CLBLM_R_X49Y181/CLBLM_M_A3 CLBLM_R_X49Y181/CLBLM_M_B3 DSP_L_X48Y165/DSP_EE2BEG0_2 DSP_L_X48Y170/DSP_EL1BEG3_3 DSP_L_X48Y170/DSP_NE4BEG0_0 DSP_L_X48Y175/DSP_NW2A1_1 DSP_L_X48Y180/DSP_EE2BEG0_0 DSP_L_X48Y180/DSP_EE2BEG0_1 HCLK_L_BOT_UTURN_X105Y182/B_TERM_UTURN_INT_SR1BEG3 HCLK_L_X110Y182/HCLK_NW6A0 HCLK_L_X125Y182/HCLK_NN2A0 HCLK_L_X125Y182/HCLK_NN2END_S2_0 HCLK_R_BOT_UTURN_X106Y182/B_TERM_UTURN_INT_SW2BEG3 HCLK_R_X111Y182/HCLK_NN2BEG3 HCLK_R_X111Y182/HCLK_NN6BEG0 HCLK_R_X111Y182/HCLK_NN6D0 HCLK_R_X111Y182/HCLK_NW2A3 HCLK_R_X116Y182/HCLK_NN6BEG0 HCLK_R_X122Y182/HCLK_NR1BEG0 INT_INTERFACE_L_X48Y167/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y170/INT_INTERFACE_NE4BEG0 INT_INTERFACE_L_X48Y173/INT_INTERFACE_EL1BEG3 INT_INTERFACE_L_X48Y176/INT_INTERFACE_NW2A1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y181/INT_INTERFACE_EE2BEG0 INT_L_X42Y175/FAN_BOUNCE_S3_6 INT_L_X42Y175/IMUX_L0 INT_L_X42Y175/IMUX_L16 INT_L_X42Y175/IMUX_L30 INT_L_X42Y175/IMUX_L46 INT_L_X42Y175/NL1BEG2 INT_L_X42Y175/NL1END0 INT_L_X42Y175/NW2END0 INT_L_X42Y175/SR1BEG3 INT_L_X42Y175/WL1END2 INT_L_X42Y175/WW2END2 INT_L_X42Y176/FAN_ALT6 INT_L_X42Y176/FAN_BOUNCE6 INT_L_X42Y176/IMUX_L22 INT_L_X42Y176/IMUX_L25 INT_L_X42Y176/IMUX_L38 INT_L_X42Y176/IMUX_L9 INT_L_X42Y176/NL1END2 INT_L_X42Y176/SR1END2 INT_L_X42Y177/FAN_ALT5 INT_L_X42Y177/FAN_BOUNCE5 INT_L_X42Y177/FAN_BOUNCE_S3_6 INT_L_X42Y177/IMUX_L1 INT_L_X42Y177/IMUX_L17 INT_L_X42Y177/SR1BEG2 INT_L_X42Y177/SR1END1 INT_L_X42Y177/WL1END2 INT_L_X42Y178/FAN_ALT6 INT_L_X42Y178/FAN_BOUNCE6 INT_L_X42Y178/IMUX_L1 INT_L_X42Y178/IMUX_L17 INT_L_X42Y178/IMUX_L25 INT_L_X42Y178/IMUX_L9 INT_L_X42Y178/NL1BEG0 INT_L_X42Y178/NL1END_S3_0 INT_L_X42Y178/SR1BEG1 INT_L_X42Y178/WR1END1 INT_L_X42Y179/NL1END0 INT_L_X42Y179/NN2BEG0 INT_L_X42Y180/NN2A0 INT_L_X42Y180/NN2END_S2_0 INT_L_X42Y181/IMUX_L1 INT_L_X42Y181/IMUX_L17 INT_L_X42Y181/IMUX_L22 INT_L_X42Y181/IMUX_L38 INT_L_X42Y181/NL1BEG_N3 INT_L_X42Y181/NN2END0 INT_L_X44Y174/NW6A0 INT_L_X44Y175/NW2END3 INT_L_X44Y175/NW6B0 INT_L_X44Y175/WR1BEG_S0 INT_L_X44Y175/WW2BEG2 INT_L_X44Y176/NW6C0 INT_L_X44Y176/WR1BEG0 INT_L_X44Y177/NW6D0 INT_L_X44Y178/NW6E0 INT_L_X46Y165/WW2A3 INT_L_X46Y166/ER1END0 INT_L_X46Y166/IMUX_L1 INT_L_X46Y166/IMUX_L17 INT_L_X46Y166/NL1BEG0 INT_L_X46Y166/NL1END_S3_0 INT_L_X46Y166/NW6A0 INT_L_X46Y166/WR1END1 INT_L_X46Y167/IMUX_L24 INT_L_X46Y167/IMUX_L8 INT_L_X46Y167/NL1END0 INT_L_X46Y167/NN2BEG0 INT_L_X46Y167/NW6B0 INT_L_X46Y167/WR1BEG1 INT_L_X46Y168/NN2A0 INT_L_X46Y168/NN2END_S2_0 INT_L_X46Y168/NW6C0 INT_L_X46Y169/FAN_BOUNCE_S3_2 INT_L_X46Y169/NE2BEG0 INT_L_X46Y169/NN2END0 INT_L_X46Y169/NW6D0 INT_L_X46Y169/WR1BEG1 INT_L_X46Y170/FAN_ALT2 INT_L_X46Y170/FAN_BOUNCE2 INT_L_X46Y170/FAN_BOUNCE_S3_0 INT_L_X46Y170/IMUX_L0 INT_L_X46Y170/IMUX_L25 INT_L_X46Y170/IMUX_L30 INT_L_X46Y170/IMUX_L46 INT_L_X46Y170/NE2A0 INT_L_X46Y170/NL1BEG0 INT_L_X46Y170/NL1END_S3_0 INT_L_X46Y170/NW6A0 INT_L_X46Y170/NW6E0 INT_L_X46Y170/WR1END1 INT_L_X46Y171/FAN_ALT0 INT_L_X46Y171/FAN_BOUNCE0 INT_L_X46Y171/IMUX_L24 INT_L_X46Y171/IMUX_L8 INT_L_X46Y171/NL1END0 INT_L_X46Y171/NN2BEG0 INT_L_X46Y171/NW6B0 INT_L_X46Y171/WR1BEG1 INT_L_X46Y172/NN2A0 INT_L_X46Y172/NN2END_S2_0 INT_L_X46Y172/NW6C0 INT_L_X46Y173/IMUX_L1 INT_L_X46Y173/IMUX_L17 INT_L_X46Y173/NN2END0 INT_L_X46Y173/NR1BEG0 INT_L_X46Y173/NW6D0 INT_L_X46Y174/IMUX_L16 INT_L_X46Y174/IMUX_L9 INT_L_X46Y174/NR1END0 INT_L_X46Y174/NW6E0 INT_L_X46Y176/IMUX_L25 INT_L_X46Y176/IMUX_L9 INT_L_X46Y176/NE2END_S3_0 INT_L_X46Y176/SL1END0 INT_L_X46Y177/NE2END0 INT_L_X46Y177/NE2END_S3_0 INT_L_X46Y177/NN2BEG0 INT_L_X46Y177/SL1BEG0 INT_L_X46Y178/IMUX_L1 INT_L_X46Y178/IMUX_L17 INT_L_X46Y178/NE2END0 INT_L_X46Y178/NN2A0 INT_L_X46Y178/NN2BEG0 INT_L_X46Y178/NN2END_S2_0 INT_L_X46Y179/IMUX_L1 INT_L_X46Y179/IMUX_L17 INT_L_X46Y179/NN2A0 INT_L_X46Y179/NN2END0 INT_L_X46Y179/NN2END_S2_0 INT_L_X46Y180/EE2A0 INT_L_X46Y180/IMUX_L0 INT_L_X46Y180/IMUX_L16 INT_L_X46Y180/NN2END0 INT_L_X48Y167/EE2A0 INT_L_X48Y170/NE6A0 INT_L_X48Y171/NE6B0 INT_L_X48Y172/NE6C0 INT_L_X48Y173/EL1END3 INT_L_X48Y173/NE2BEG3 INT_L_X48Y173/NE6D0 INT_L_X48Y174/NE2A3 INT_L_X48Y174/NE6E0 INT_L_X48Y175/NW2BEG1 INT_L_X48Y175/WR1END1 INT_L_X48Y176/NW2A1 INT_L_X48Y180/EE2A0 INT_L_X48Y181/EE2A0 INT_L_X50Y167/NE2END_S3_0 INT_L_X50Y168/IMUX_L1 INT_L_X50Y168/IMUX_L17 INT_L_X50Y168/NE2END0 INT_L_X50Y170/NE2END_S3_0 INT_L_X50Y171/IMUX_L1 INT_L_X50Y171/IMUX_L17 INT_L_X50Y171/NE2END0 INT_L_X50Y171/NN2BEG0 INT_L_X50Y172/NN2A0 INT_L_X50Y172/NN2END_S2_0 INT_L_X50Y173/NN2BEG0 INT_L_X50Y173/NN2END0 INT_L_X50Y174/NN2A0 INT_L_X50Y174/NN2END_S2_0 INT_L_X50Y175/IMUX_L24 INT_L_X50Y175/IMUX_L8 INT_L_X50Y175/NN2END0 INT_L_X50Y175/NR1BEG0 INT_L_X50Y176/IMUX_L1 INT_L_X50Y176/IMUX_L17 INT_L_X50Y176/NR1BEG0 INT_L_X50Y176/NR1END0 INT_L_X50Y177/IMUX_L1 INT_L_X50Y177/IMUX_L17 INT_L_X50Y177/IMUX_L22 INT_L_X50Y177/IMUX_L38 INT_L_X50Y177/NE2END3 INT_L_X50Y177/NR1BEG3 INT_L_X50Y177/NR1END0 INT_L_X50Y178/NR1END3 INT_L_X50Y178/WR1BEG_S0 INT_L_X50Y179/WR1BEG0 INT_R_X43Y175/NW2A0 INT_R_X43Y175/SW2BEG3 INT_R_X43Y175/WL1BEG2 INT_R_X43Y175/WR1END_S1_0 INT_R_X43Y175/WW2A2 INT_R_X43Y176/IMUX1 INT_R_X43Y176/IMUX17 INT_R_X43Y176/WR1END0 INT_R_X43Y177/NW6END_S0_0 INT_R_X43Y177/WL1BEG2 INT_R_X43Y178/NW6END0 INT_R_X43Y178/WR1BEG1 INT_R_X45Y165/ER1BEG_S0 INT_R_X45Y165/FAN_BOUNCE_S3_6 INT_R_X45Y165/WW2END3 INT_R_X45Y166/ER1BEG0 INT_R_X45Y166/FAN_ALT6 INT_R_X45Y166/FAN_BOUNCE6 INT_R_X45Y166/FAN_BOUNCE_S3_6 INT_R_X45Y166/IMUX0 INT_R_X45Y166/IMUX1 INT_R_X45Y166/IMUX16 INT_R_X45Y166/IMUX17 INT_R_X45Y166/SR1END1 INT_R_X45Y166/WW2END_N0_3 INT_R_X45Y167/FAN_ALT6 INT_R_X45Y167/FAN_BOUNCE6 INT_R_X45Y167/IMUX1 INT_R_X45Y167/IMUX17 INT_R_X45Y167/IMUX25 INT_R_X45Y167/IMUX9 INT_R_X45Y167/SR1BEG1 INT_R_X45Y167/WR1END1 INT_R_X45Y169/NL1BEG0 INT_R_X45Y169/NL1END_S3_0 INT_R_X45Y169/NW6END_S0_0 INT_R_X45Y169/WR1END1 INT_R_X45Y170/NL1END0 INT_R_X45Y170/NN6BEG0 INT_R_X45Y170/NR1BEG0 INT_R_X45Y170/NW6END0 INT_R_X45Y171/BYP_ALT4 INT_R_X45Y171/BYP_BOUNCE4 INT_R_X45Y171/IMUX0 INT_R_X45Y171/IMUX25 INT_R_X45Y171/IMUX30 INT_R_X45Y171/IMUX46 INT_R_X45Y171/NN6A0 INT_R_X45Y171/NR1END0 INT_R_X45Y171/WR1END1 INT_R_X45Y172/NN6B0 INT_R_X45Y173/NN6C0 INT_R_X45Y173/NW6END_S0_0 INT_R_X45Y174/FAN_ALT5 INT_R_X45Y174/FAN_BOUNCE5 INT_R_X45Y174/IMUX1 INT_R_X45Y174/IMUX17 INT_R_X45Y174/IMUX22 INT_R_X45Y174/IMUX38 INT_R_X45Y174/NL1BEG_N3 INT_R_X45Y174/NN2BEG3 INT_R_X45Y174/NN6BEG0 INT_R_X45Y174/NN6D0 INT_R_X45Y174/NW2BEG3 INT_R_X45Y174/NW6BEG0 INT_R_X45Y174/NW6END0 INT_R_X45Y175/NN2A3 INT_R_X45Y175/NN6A0 INT_R_X45Y175/NN6E0 INT_R_X45Y175/NN6END_S1_0 INT_R_X45Y175/NW2A3 INT_R_X45Y176/NE2BEG0 INT_R_X45Y176/NL1BEG2 INT_R_X45Y176/NN2BEG0 INT_R_X45Y176/NN2BEG3 INT_R_X45Y176/NN2END3 INT_R_X45Y176/NN6B0 INT_R_X45Y176/NN6END0 INT_R_X45Y176/NR1BEG0 INT_R_X45Y177/IMUX0 INT_R_X45Y177/IMUX16 INT_R_X45Y177/NE2A0 INT_R_X45Y177/NE2BEG0 INT_R_X45Y177/NL1BEG1 INT_R_X45Y177/NL1END2 INT_R_X45Y177/NN2A0 INT_R_X45Y177/NN2A3 INT_R_X45Y177/NN2END_S2_0 INT_R_X45Y177/NN6C0 INT_R_X45Y177/NR1END0 INT_R_X45Y178/IMUX0 INT_R_X45Y178/IMUX1 INT_R_X45Y178/IMUX16 INT_R_X45Y178/IMUX17 INT_R_X45Y178/IMUX23 INT_R_X45Y178/IMUX46 INT_R_X45Y178/NE2A0 INT_R_X45Y178/NL1END1 INT_R_X45Y178/NN2END0 INT_R_X45Y178/NN2END3 INT_R_X45Y178/NN6D0 INT_R_X45Y178/NR1BEG3 INT_R_X45Y179/BYP_ALT7 INT_R_X45Y179/BYP_BOUNCE7 INT_R_X45Y179/IMUX1 INT_R_X45Y179/IMUX17 INT_R_X45Y179/IMUX31 INT_R_X45Y179/IMUX47 INT_R_X45Y179/NN6E0 INT_R_X45Y179/NN6END_S1_0 INT_R_X45Y179/NR1END3 INT_R_X45Y179/SR1BEG_S0 INT_R_X45Y180/BYP_BOUNCE_N3_7 INT_R_X45Y180/EE2BEG0 INT_R_X45Y180/IMUX1 INT_R_X45Y180/IMUX17 INT_R_X45Y180/NN6END0 INT_R_X47Y164/LOGIC_OUTS8 INT_R_X47Y164/NN2BEG0 INT_R_X47Y165/NN2A0 INT_R_X47Y165/NN2END_S2_0 INT_R_X47Y165/WW2BEG3 INT_R_X47Y166/NN2END0 INT_R_X47Y166/NR1BEG0 INT_R_X47Y166/NW6BEG0 INT_R_X47Y166/WR1BEG1 INT_R_X47Y167/EE2BEG0 INT_R_X47Y167/IMUX1 INT_R_X47Y167/IMUX17 INT_R_X47Y167/IMUX22 INT_R_X47Y167/IMUX38 INT_R_X47Y167/NL1BEG_N3 INT_R_X47Y167/NR1END0 INT_R_X47Y169/NE2END_S3_0 INT_R_X47Y170/NE2END0 INT_R_X47Y170/NE6BEG0 INT_R_X47Y170/NN2BEG0 INT_R_X47Y170/NR1BEG0 INT_R_X47Y170/NW6BEG0 INT_R_X47Y170/WR1BEG1 INT_R_X47Y171/IMUX1 INT_R_X47Y171/IMUX17 INT_R_X47Y171/NN2A0 INT_R_X47Y171/NN2BEG0 INT_R_X47Y171/NN2END_S2_0 INT_R_X47Y171/NR1END0 INT_R_X47Y172/IMUX1 INT_R_X47Y172/IMUX17 INT_R_X47Y172/IMUX31 INT_R_X47Y172/IMUX47 INT_R_X47Y172/NN2A0 INT_R_X47Y172/NN2BEG0 INT_R_X47Y172/NN2END0 INT_R_X47Y172/NN2END_S2_0 INT_R_X47Y173/EL1BEG3 INT_R_X47Y173/IMUX1 INT_R_X47Y173/IMUX17 INT_R_X47Y173/NN2A0 INT_R_X47Y173/NN2END0 INT_R_X47Y173/NN2END_S2_0 INT_R_X47Y173/SR1BEG_S0 INT_R_X47Y174/EL1BEG_N3 INT_R_X47Y174/IMUX1 INT_R_X47Y174/IMUX17 INT_R_X47Y174/NN2END0 INT_R_X47Y174/NN6BEG0 INT_R_X47Y175/NN6A0 INT_R_X47Y176/IMUX1 INT_R_X47Y176/IMUX17 INT_R_X47Y176/NN6B0 INT_R_X47Y176/NW2END1 INT_R_X47Y177/NN6C0 INT_R_X47Y178/NN6D0 INT_R_X47Y179/NN6E0 INT_R_X47Y179/NN6END_S1_0 INT_R_X47Y180/EE2BEG0 INT_R_X47Y180/EE2END0 INT_R_X47Y180/FAN_ALT5 INT_R_X47Y180/FAN_BOUNCE5 INT_R_X47Y180/IMUX1 INT_R_X47Y180/IMUX16 INT_R_X47Y180/IMUX17 INT_R_X47Y180/IMUX9 INT_R_X47Y180/NL1BEG_N3 INT_R_X47Y180/NN6END0 INT_R_X47Y180/NR1BEG0 INT_R_X47Y181/EE2BEG0 INT_R_X47Y181/NR1END0 INT_R_X49Y167/EE2END0 INT_R_X49Y167/NE2BEG0 INT_R_X49Y167/NR1BEG0 INT_R_X49Y168/IMUX0 INT_R_X49Y168/IMUX16 INT_R_X49Y168/NE2A0 INT_R_X49Y168/NN2BEG0 INT_R_X49Y168/NR1END0 INT_R_X49Y169/NN2A0 INT_R_X49Y169/NN2END_S2_0 INT_R_X49Y170/NE2BEG0 INT_R_X49Y170/NN2END0 INT_R_X49Y170/NR1BEG0 INT_R_X49Y171/IMUX1 INT_R_X49Y171/IMUX17 INT_R_X49Y171/NE2A0 INT_R_X49Y171/NR1BEG0 INT_R_X49Y171/NR1END0 INT_R_X49Y172/IMUX0 INT_R_X49Y172/IMUX1 INT_R_X49Y172/IMUX16 INT_R_X49Y172/IMUX17 INT_R_X49Y172/NR1BEG0 INT_R_X49Y172/NR1END0 INT_R_X49Y173/IMUX1 INT_R_X49Y173/IMUX17 INT_R_X49Y173/NR1BEG0 INT_R_X49Y173/NR1END0 INT_R_X49Y174/IMUX1 INT_R_X49Y174/IMUX17 INT_R_X49Y174/IMUX22 INT_R_X49Y174/IMUX38 INT_R_X49Y174/NE2END3 INT_R_X49Y174/NE6END0 INT_R_X49Y174/NR1BEG0 INT_R_X49Y174/NR1END0 INT_R_X49Y175/NR1BEG0 INT_R_X49Y175/NR1END0 INT_R_X49Y175/WR1BEG1 INT_R_X49Y176/IMUX1 INT_R_X49Y176/IMUX17 INT_R_X49Y176/NE2BEG3 INT_R_X49Y176/NL1BEG_N3 INT_R_X49Y176/NR1END0 INT_R_X49Y177/NE2A3 INT_R_X49Y178/WR1END_S1_0 INT_R_X49Y179/IMUX24 INT_R_X49Y179/IMUX8 INT_R_X49Y179/WR1END0 INT_R_X49Y180/EE2END0 INT_R_X49Y180/IMUX25 INT_R_X49Y180/IMUX9 INT_R_X49Y181/EE2END0 INT_R_X49Y181/IMUX1 INT_R_X49Y181/IMUX17 INT_R_X49Y181/IMUX25 INT_R_X49Y181/IMUX9 VBRK_X113Y172/VBRK_WW2END3 VBRK_X113Y173/VBRK_ER1BEG0 VBRK_X113Y174/VBRK_WR1END1 VBRK_X113Y176/VBRK_WR1END1 VBRK_X113Y177/VBRK_NW4END0 VBRK_X113Y178/VBRK_WR1END1 VBRK_X113Y181/VBRK_NW4END0 VBRK_X113Y185/VBRK_NE2A0 VBRK_X113Y186/VBRK_NE2A0 VBRK_X113Y188/VBRK_EE2BEG0 VBRK_X118Y174/VBRK_EE2BEG0 VBRK_X118Y177/VBRK_NE4BEG0 VBRK_X118Y180/VBRK_EL1BEG3 VBRK_X118Y184/VBRK_NW2A1 VBRK_X118Y188/VBRK_EE2BEG0 VBRK_X118Y189/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X46Y166/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y166/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y174/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y174/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y176/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y176/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y178/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y178/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X50Y168/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y168/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y164/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y175/INT_L.NL1END0->>IMUX_L16 INT_L_X42Y175/INT_L.NW2END0->>IMUX_L0 INT_L_X42Y175/INT_L.WL1END2->>NL1BEG2 INT_L_X42Y175/INT_L.WW2END2->>IMUX_L30 INT_L_X42Y175/INT_L.WW2END2->>IMUX_L46 INT_L_X42Y175/INT_L.WW2END2->>SR1BEG3 INT_L_X42Y176/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X42Y176/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X42Y176/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X42Y176/INT_L.NL1END2->>FAN_ALT6 INT_L_X42Y176/INT_L.SR1END2->>IMUX_L22 INT_L_X42Y176/INT_L.SR1END2->>IMUX_L38 INT_L_X42Y177/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y177/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X42Y177/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X42Y177/INT_L.SR1END1->>SR1BEG2 INT_L_X42Y177/INT_L.WL1END2->>FAN_ALT5 INT_L_X42Y178/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X42Y178/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X42Y178/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X42Y178/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X42Y178/INT_L.WR1END1->>FAN_ALT6 INT_L_X42Y178/INT_L.WR1END1->>IMUX_L25 INT_L_X42Y178/INT_L.WR1END1->>NL1BEG0 INT_L_X42Y178/INT_L.WR1END1->>SR1BEG1 INT_L_X42Y179/INT_L.NL1END0->>NN2BEG0 INT_L_X42Y181/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X42Y181/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X42Y181/INT_L.NN2END0->>IMUX_L1 INT_L_X42Y181/INT_L.NN2END0->>IMUX_L17 INT_L_X42Y181/INT_L.NN2END0->>NL1BEG_N3 INT_L_X44Y175/INT_L.NW2END3->>WR1BEG_S0 INT_L_X44Y175/INT_L.NW2END3->>WW2BEG2 INT_L_X46Y166/INT_L.ER1END0->>IMUX_L1 INT_L_X46Y166/INT_L.ER1END0->>IMUX_L17 INT_L_X46Y166/INT_L.WR1END1->>NL1BEG0 INT_L_X46Y167/INT_L.NL1END0->>IMUX_L24 INT_L_X46Y167/INT_L.NL1END0->>IMUX_L8 INT_L_X46Y167/INT_L.NL1END0->>NN2BEG0 INT_L_X46Y167/INT_L.NL1END0->>WR1BEG1 INT_L_X46Y169/INT_L.NN2END0->>NE2BEG0 INT_L_X46Y169/INT_L.NN2END0->>WR1BEG1 INT_L_X46Y170/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y170/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X46Y170/INT_L.FAN_BOUNCE_S3_0->>IMUX_L30 INT_L_X46Y170/INT_L.FAN_BOUNCE_S3_0->>IMUX_L46 INT_L_X46Y170/INT_L.WR1END1->>FAN_ALT2 INT_L_X46Y170/INT_L.WR1END1->>IMUX_L25 INT_L_X46Y170/INT_L.WR1END1->>NL1BEG0 INT_L_X46Y171/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X46Y171/INT_L.NL1END0->>FAN_ALT0 INT_L_X46Y171/INT_L.NL1END0->>IMUX_L24 INT_L_X46Y171/INT_L.NL1END0->>IMUX_L8 INT_L_X46Y171/INT_L.NL1END0->>NN2BEG0 INT_L_X46Y171/INT_L.NL1END0->>WR1BEG1 INT_L_X46Y173/INT_L.NN2END0->>IMUX_L1 INT_L_X46Y173/INT_L.NN2END0->>IMUX_L17 INT_L_X46Y173/INT_L.NN2END0->>NR1BEG0 INT_L_X46Y174/INT_L.NR1END0->>IMUX_L16 INT_L_X46Y174/INT_L.NR1END0->>IMUX_L9 INT_L_X46Y176/INT_L.SL1END0->>IMUX_L25 INT_L_X46Y176/INT_L.SL1END0->>IMUX_L9 INT_L_X46Y177/INT_L.NE2END0->>NN2BEG0 INT_L_X46Y177/INT_L.NE2END0->>SL1BEG0 INT_L_X46Y178/INT_L.NE2END0->>IMUX_L1 INT_L_X46Y178/INT_L.NE2END0->>IMUX_L17 INT_L_X46Y178/INT_L.NE2END0->>NN2BEG0 INT_L_X46Y179/INT_L.NN2END0->>IMUX_L1 INT_L_X46Y179/INT_L.NN2END0->>IMUX_L17 INT_L_X46Y180/INT_L.NN2END0->>IMUX_L0 INT_L_X46Y180/INT_L.NN2END0->>IMUX_L16 INT_L_X48Y173/INT_L.EL1END3->>NE2BEG3 INT_L_X48Y175/INT_L.WR1END1->>NW2BEG1 INT_L_X50Y168/INT_L.NE2END0->>IMUX_L1 INT_L_X50Y168/INT_L.NE2END0->>IMUX_L17 INT_L_X50Y171/INT_L.NE2END0->>IMUX_L1 INT_L_X50Y171/INT_L.NE2END0->>IMUX_L17 INT_L_X50Y171/INT_L.NE2END0->>NN2BEG0 INT_L_X50Y173/INT_L.NN2END0->>NN2BEG0 INT_L_X50Y175/INT_L.NN2END0->>IMUX_L24 INT_L_X50Y175/INT_L.NN2END0->>IMUX_L8 INT_L_X50Y175/INT_L.NN2END0->>NR1BEG0 INT_L_X50Y176/INT_L.NR1END0->>IMUX_L1 INT_L_X50Y176/INT_L.NR1END0->>IMUX_L17 INT_L_X50Y176/INT_L.NR1END0->>NR1BEG0 INT_L_X50Y177/INT_L.NE2END3->>IMUX_L22 INT_L_X50Y177/INT_L.NE2END3->>IMUX_L38 INT_L_X50Y177/INT_L.NE2END3->>NR1BEG3 INT_L_X50Y177/INT_L.NR1END0->>IMUX_L1 INT_L_X50Y177/INT_L.NR1END0->>IMUX_L17 INT_L_X50Y178/INT_L.NR1END3->>WR1BEG_S0 INT_R_X43Y175/INT_R.WR1END_S1_0->>SW2BEG3 INT_R_X43Y175/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X43Y176/INT_R.WR1END0->>IMUX1 INT_R_X43Y176/INT_R.WR1END0->>IMUX17 INT_R_X43Y177/INT_R.NW6END_S0_0->>WL1BEG2 INT_R_X43Y178/INT_R.NW6END0->>WR1BEG1 INT_R_X45Y165/INT_R.WW2END3->>ER1BEG_S0 INT_R_X45Y166/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y166/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X45Y166/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X45Y166/INT_R.SR1END1->>FAN_ALT6 INT_R_X45Y166/INT_R.WW2END_N0_3->>IMUX0 INT_R_X45Y166/INT_R.WW2END_N0_3->>IMUX16 INT_R_X45Y167/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y167/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X45Y167/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X45Y167/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X45Y167/INT_R.WR1END1->>FAN_ALT6 INT_R_X45Y167/INT_R.WR1END1->>IMUX25 INT_R_X45Y167/INT_R.WR1END1->>SR1BEG1 INT_R_X45Y169/INT_R.WR1END1->>NL1BEG0 INT_R_X45Y170/INT_R.NL1END0->>NR1BEG0 INT_R_X45Y170/INT_R.NW6END0->>NN6BEG0 INT_R_X45Y171/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y171/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X45Y171/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X45Y171/INT_R.NR1END0->>IMUX0 INT_R_X45Y171/INT_R.WR1END1->>BYP_ALT4 INT_R_X45Y171/INT_R.WR1END1->>IMUX25 INT_R_X45Y174/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y174/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X45Y174/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X45Y174/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X45Y174/INT_R.NL1BEG_N3->>IMUX22 INT_R_X45Y174/INT_R.NL1BEG_N3->>IMUX38 INT_R_X45Y174/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y174/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X45Y174/INT_R.NW6END0->>NL1BEG_N3 INT_R_X45Y174/INT_R.NW6END0->>NN6BEG0 INT_R_X45Y174/INT_R.NW6END0->>NW6BEG0 INT_R_X45Y176/INT_R.NN2END3->>NL1BEG2 INT_R_X45Y176/INT_R.NN2END3->>NN2BEG3 INT_R_X45Y176/INT_R.NN6END0->>NE2BEG0 INT_R_X45Y176/INT_R.NN6END0->>NN2BEG0 INT_R_X45Y176/INT_R.NN6END0->>NR1BEG0 INT_R_X45Y177/INT_R.NL1END2->>NL1BEG1 INT_R_X45Y177/INT_R.NR1END0->>IMUX0 INT_R_X45Y177/INT_R.NR1END0->>IMUX16 INT_R_X45Y177/INT_R.NR1END0->>NE2BEG0 INT_R_X45Y178/INT_R.NL1END1->>IMUX1 INT_R_X45Y178/INT_R.NL1END1->>IMUX17 INT_R_X45Y178/INT_R.NN2END0->>IMUX0 INT_R_X45Y178/INT_R.NN2END0->>IMUX16 INT_R_X45Y178/INT_R.NN2END3->>IMUX23 INT_R_X45Y178/INT_R.NN2END3->>IMUX46 INT_R_X45Y178/INT_R.NN2END3->>NR1BEG3 INT_R_X45Y179/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X45Y179/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X45Y179/INT_R.NR1END3->>BYP_ALT7 INT_R_X45Y179/INT_R.NR1END3->>IMUX31 INT_R_X45Y179/INT_R.NR1END3->>IMUX47 INT_R_X45Y179/INT_R.SR1BEG_S0->>IMUX1 INT_R_X45Y179/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y180/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X45Y180/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X45Y180/INT_R.NN6END0->>EE2BEG0 INT_R_X47Y164/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X47Y165/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X47Y166/INT_R.NN2END0->>NR1BEG0 INT_R_X47Y166/INT_R.NN2END0->>NW6BEG0 INT_R_X47Y166/INT_R.NN2END0->>WR1BEG1 INT_R_X47Y167/INT_R.NL1BEG_N3->>IMUX22 INT_R_X47Y167/INT_R.NL1BEG_N3->>IMUX38 INT_R_X47Y167/INT_R.NR1END0->>EE2BEG0 INT_R_X47Y167/INT_R.NR1END0->>IMUX1 INT_R_X47Y167/INT_R.NR1END0->>IMUX17 INT_R_X47Y167/INT_R.NR1END0->>NL1BEG_N3 INT_R_X47Y170/INT_R.NE2END0->>NE6BEG0 INT_R_X47Y170/INT_R.NE2END0->>NN2BEG0 INT_R_X47Y170/INT_R.NE2END0->>NR1BEG0 INT_R_X47Y170/INT_R.NE2END0->>NW6BEG0 INT_R_X47Y170/INT_R.NE2END0->>WR1BEG1 INT_R_X47Y171/INT_R.NR1END0->>IMUX1 INT_R_X47Y171/INT_R.NR1END0->>IMUX17 INT_R_X47Y171/INT_R.NR1END0->>NN2BEG0 INT_R_X47Y172/INT_R.NN2END0->>IMUX1 INT_R_X47Y172/INT_R.NN2END0->>IMUX17 INT_R_X47Y172/INT_R.NN2END0->>NN2BEG0 INT_R_X47Y172/INT_R.NN2END_S2_0->>IMUX31 INT_R_X47Y172/INT_R.NN2END_S2_0->>IMUX47 INT_R_X47Y173/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X47Y173/INT_R.SR1BEG_S0->>IMUX1 INT_R_X47Y173/INT_R.SR1BEG_S0->>IMUX17 INT_R_X47Y174/INT_R.NN2END0->>EL1BEG_N3 INT_R_X47Y174/INT_R.NN2END0->>IMUX1 INT_R_X47Y174/INT_R.NN2END0->>IMUX17 INT_R_X47Y174/INT_R.NN2END0->>NN6BEG0 INT_R_X47Y176/INT_R.NW2END1->>IMUX1 INT_R_X47Y176/INT_R.NW2END1->>IMUX17 INT_R_X47Y180/INT_R.EE2END0->>IMUX16 INT_R_X47Y180/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y180/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X47Y180/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X47Y180/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X47Y180/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X47Y180/INT_R.NN6END0->>EE2BEG0 INT_R_X47Y180/INT_R.NN6END0->>NL1BEG_N3 INT_R_X47Y180/INT_R.NN6END0->>NR1BEG0 INT_R_X47Y181/INT_R.NR1END0->>EE2BEG0 INT_R_X49Y167/INT_R.EE2END0->>NE2BEG0 INT_R_X49Y167/INT_R.EE2END0->>NR1BEG0 INT_R_X49Y168/INT_R.NR1END0->>IMUX0 INT_R_X49Y168/INT_R.NR1END0->>IMUX16 INT_R_X49Y168/INT_R.NR1END0->>NN2BEG0 INT_R_X49Y170/INT_R.NN2END0->>NE2BEG0 INT_R_X49Y170/INT_R.NN2END0->>NR1BEG0 INT_R_X49Y171/INT_R.NR1END0->>IMUX1 INT_R_X49Y171/INT_R.NR1END0->>IMUX17 INT_R_X49Y171/INT_R.NR1END0->>NR1BEG0 INT_R_X49Y172/INT_R.NR1END0->>IMUX0 INT_R_X49Y172/INT_R.NR1END0->>IMUX1 INT_R_X49Y172/INT_R.NR1END0->>IMUX16 INT_R_X49Y172/INT_R.NR1END0->>IMUX17 INT_R_X49Y172/INT_R.NR1END0->>NR1BEG0 INT_R_X49Y173/INT_R.NR1END0->>IMUX1 INT_R_X49Y173/INT_R.NR1END0->>IMUX17 INT_R_X49Y173/INT_R.NR1END0->>NR1BEG0 INT_R_X49Y174/INT_R.NE2END3->>IMUX22 INT_R_X49Y174/INT_R.NE2END3->>IMUX38 INT_R_X49Y174/INT_R.NE6END0->>NR1BEG0 INT_R_X49Y174/INT_R.NR1END0->>IMUX1 INT_R_X49Y174/INT_R.NR1END0->>IMUX17 INT_R_X49Y175/INT_R.NR1END0->>NR1BEG0 INT_R_X49Y175/INT_R.NR1END0->>WR1BEG1 INT_R_X49Y176/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X49Y176/INT_R.NR1END0->>IMUX1 INT_R_X49Y176/INT_R.NR1END0->>IMUX17 INT_R_X49Y176/INT_R.NR1END0->>NL1BEG_N3 INT_R_X49Y179/INT_R.WR1END0->>IMUX24 INT_R_X49Y179/INT_R.WR1END0->>IMUX8 INT_R_X49Y180/INT_R.EE2END0->>IMUX25 INT_R_X49Y180/INT_R.EE2END0->>IMUX9 INT_R_X49Y181/INT_R.EE2END0->>IMUX1 INT_R_X49Y181/INT_R.EE2END0->>IMUX17 INT_R_X49Y181/INT_R.EE2END0->>IMUX25 INT_R_X49Y181/INT_R.EE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 129, 

apbx/conv_integer[0] - 
wires: BRAM_INT_INTERFACE_L_X44Y175/INT_INTERFACE_NW4END0 BRAM_INT_INTERFACE_L_X44Y175/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WW4END0 BRAM_INT_INTERFACE_L_X44Y180/INT_INTERFACE_WW4END0 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW4C1 BRAM_L_X44Y175/BRAM_NW4END0_0 BRAM_L_X44Y175/BRAM_SW2A0_1 BRAM_L_X44Y175/BRAM_WW2A0_0 BRAM_L_X44Y175/BRAM_WW4END0_1 BRAM_L_X44Y180/BRAM_WW4C1_1 BRAM_L_X44Y180/BRAM_WW4END0_0 CLBLL_L_X42Y175/CLBLL_IMUX23 CLBLL_L_X42Y175/CLBLL_IMUX25 CLBLL_L_X42Y175/CLBLL_IMUX39 CLBLL_L_X42Y175/CLBLL_IMUX9 CLBLL_L_X42Y175/CLBLL_L_A5 CLBLL_L_X42Y175/CLBLL_L_B5 CLBLL_L_X42Y175/CLBLL_L_C3 CLBLL_L_X42Y175/CLBLL_L_D3 CLBLL_L_X42Y176/CLBLL_IMUX0 CLBLL_L_X42Y176/CLBLL_IMUX16 CLBLL_L_X42Y176/CLBLL_IMUX31 CLBLL_L_X42Y176/CLBLL_IMUX47 CLBLL_L_X42Y176/CLBLL_LL_C5 CLBLL_L_X42Y176/CLBLL_LL_D5 CLBLL_L_X42Y176/CLBLL_L_A3 CLBLL_L_X42Y176/CLBLL_L_B3 CLBLL_L_X42Y177/CLBLL_IMUX24 CLBLL_L_X42Y177/CLBLL_IMUX8 CLBLL_L_X42Y177/CLBLL_LL_A5 CLBLL_L_X42Y177/CLBLL_LL_B5 CLBLL_L_X42Y178/CLBLL_IMUX0 CLBLL_L_X42Y178/CLBLL_IMUX16 CLBLL_L_X42Y178/CLBLL_IMUX24 CLBLL_L_X42Y178/CLBLL_IMUX8 CLBLL_L_X42Y178/CLBLL_LL_A5 CLBLL_L_X42Y178/CLBLL_LL_B5 CLBLL_L_X42Y178/CLBLL_L_A3 CLBLL_L_X42Y178/CLBLL_L_B3 CLBLL_L_X42Y181/CLBLL_IMUX24 CLBLL_L_X42Y181/CLBLL_IMUX31 CLBLL_L_X42Y181/CLBLL_IMUX47 CLBLL_L_X42Y181/CLBLL_IMUX8 CLBLL_L_X42Y181/CLBLL_LL_A5 CLBLL_L_X42Y181/CLBLL_LL_B5 CLBLL_L_X42Y181/CLBLL_LL_C5 CLBLL_L_X42Y181/CLBLL_LL_D5 CLBLL_R_X45Y166/CLBLL_IMUX24 CLBLL_R_X45Y166/CLBLL_IMUX25 CLBLL_R_X45Y166/CLBLL_IMUX8 CLBLL_R_X45Y166/CLBLL_IMUX9 CLBLL_R_X45Y166/CLBLL_LL_A5 CLBLL_R_X45Y166/CLBLL_LL_B5 CLBLL_R_X45Y166/CLBLL_L_A5 CLBLL_R_X45Y166/CLBLL_L_B5 CLBLL_R_X45Y166/CLBLL_NW2A1 CLBLL_R_X45Y166/CLBLL_WR1END1 CLBLL_R_X45Y166/CLBLL_WW2END3 CLBLL_R_X45Y167/CLBLL_IMUX0 CLBLL_R_X45Y167/CLBLL_IMUX16 CLBLL_R_X45Y167/CLBLL_IMUX24 CLBLL_R_X45Y167/CLBLL_IMUX8 CLBLL_R_X45Y167/CLBLL_LL_A5 CLBLL_R_X45Y167/CLBLL_LL_B5 CLBLL_R_X45Y167/CLBLL_L_A3 CLBLL_R_X45Y167/CLBLL_L_B3 CLBLL_R_X45Y171/CLBLL_IMUX16 CLBLL_R_X45Y171/CLBLL_IMUX23 CLBLL_R_X45Y171/CLBLL_IMUX39 CLBLL_R_X45Y171/CLBLL_IMUX9 CLBLL_R_X45Y171/CLBLL_L_A5 CLBLL_R_X45Y171/CLBLL_L_B3 CLBLL_R_X45Y171/CLBLL_L_C3 CLBLL_R_X45Y171/CLBLL_L_D3 CLBLL_R_X45Y171/CLBLL_NW4A1 CLBLL_R_X45Y171/CLBLL_SW2A3 CLBLL_R_X45Y174/CLBLL_IMUX24 CLBLL_R_X45Y174/CLBLL_IMUX31 CLBLL_R_X45Y174/CLBLL_IMUX47 CLBLL_R_X45Y174/CLBLL_IMUX8 CLBLL_R_X45Y174/CLBLL_LL_A5 CLBLL_R_X45Y174/CLBLL_LL_B5 CLBLL_R_X45Y174/CLBLL_LL_C5 CLBLL_R_X45Y174/CLBLL_LL_D5 CLBLL_R_X45Y174/CLBLL_NE4BEG0 CLBLL_R_X45Y174/CLBLL_NW2A0 CLBLL_R_X45Y175/CLBLL_NW2A0 CLBLL_R_X45Y176/CLBLL_WW4B0 CLBLL_R_X45Y177/CLBLL_IMUX25 CLBLL_R_X45Y177/CLBLL_IMUX9 CLBLL_R_X45Y177/CLBLL_L_A5 CLBLL_R_X45Y177/CLBLL_L_B5 CLBLL_R_X45Y177/CLBLL_WR1END1 CLBLL_R_X45Y178/CLBLL_IMUX24 CLBLL_R_X45Y178/CLBLL_IMUX25 CLBLL_R_X45Y178/CLBLL_IMUX30 CLBLL_R_X45Y178/CLBLL_IMUX39 CLBLL_R_X45Y178/CLBLL_IMUX8 CLBLL_R_X45Y178/CLBLL_IMUX9 CLBLL_R_X45Y178/CLBLL_LL_A5 CLBLL_R_X45Y178/CLBLL_LL_B5 CLBLL_R_X45Y178/CLBLL_L_A5 CLBLL_R_X45Y178/CLBLL_L_B5 CLBLL_R_X45Y178/CLBLL_L_C5 CLBLL_R_X45Y178/CLBLL_L_D3 CLBLL_R_X45Y178/CLBLL_SW2A3 CLBLL_R_X45Y178/CLBLL_WR1END1 CLBLL_R_X45Y179/CLBLL_IMUX22 CLBLL_R_X45Y179/CLBLL_IMUX24 CLBLL_R_X45Y179/CLBLL_IMUX38 CLBLL_R_X45Y179/CLBLL_IMUX8 CLBLL_R_X45Y179/CLBLL_LL_A5 CLBLL_R_X45Y179/CLBLL_LL_B5 CLBLL_R_X45Y179/CLBLL_LL_C3 CLBLL_R_X45Y179/CLBLL_LL_D3 CLBLL_R_X45Y180/CLBLL_IMUX24 CLBLL_R_X45Y180/CLBLL_IMUX8 CLBLL_R_X45Y180/CLBLL_LL_A5 CLBLL_R_X45Y180/CLBLL_LL_B5 CLBLL_R_X45Y180/CLBLL_NW2A0 CLBLL_R_X45Y180/CLBLL_WW4B0 CLBLL_R_X45Y181/CLBLL_WW4A1 CLBLM_L_X46Y166/CLBLM_IMUX24 CLBLM_L_X46Y166/CLBLM_IMUX8 CLBLM_L_X46Y166/CLBLM_M_A5 CLBLM_L_X46Y166/CLBLM_M_B5 CLBLM_L_X46Y166/CLBLM_NW2A1 CLBLM_L_X46Y166/CLBLM_WR1END1 CLBLM_L_X46Y166/CLBLM_WW2END3 CLBLM_L_X46Y167/CLBLM_IMUX1 CLBLM_L_X46Y167/CLBLM_IMUX17 CLBLM_L_X46Y167/CLBLM_M_A3 CLBLM_L_X46Y167/CLBLM_M_B3 CLBLM_L_X46Y170/CLBLM_IMUX16 CLBLM_L_X46Y170/CLBLM_IMUX23 CLBLM_L_X46Y170/CLBLM_IMUX39 CLBLM_L_X46Y170/CLBLM_IMUX9 CLBLM_L_X46Y170/CLBLM_L_A5 CLBLM_L_X46Y170/CLBLM_L_B3 CLBLM_L_X46Y170/CLBLM_L_C3 CLBLM_L_X46Y170/CLBLM_L_D3 CLBLM_L_X46Y171/CLBLM_IMUX1 CLBLM_L_X46Y171/CLBLM_IMUX17 CLBLM_L_X46Y171/CLBLM_M_A3 CLBLM_L_X46Y171/CLBLM_M_B3 CLBLM_L_X46Y171/CLBLM_NW4A1 CLBLM_L_X46Y171/CLBLM_SW2A3 CLBLM_L_X46Y173/CLBLM_IMUX24 CLBLM_L_X46Y173/CLBLM_IMUX8 CLBLM_L_X46Y173/CLBLM_M_A5 CLBLM_L_X46Y173/CLBLM_M_B5 CLBLM_L_X46Y174/CLBLM_IMUX0 CLBLM_L_X46Y174/CLBLM_IMUX25 CLBLM_L_X46Y174/CLBLM_L_A3 CLBLM_L_X46Y174/CLBLM_L_B5 CLBLM_L_X46Y174/CLBLM_NE4BEG0 CLBLM_L_X46Y174/CLBLM_NW2A0 CLBLM_L_X46Y175/CLBLM_NW2A0 CLBLM_L_X46Y176/CLBLM_IMUX0 CLBLM_L_X46Y176/CLBLM_IMUX16 CLBLM_L_X46Y176/CLBLM_L_A3 CLBLM_L_X46Y176/CLBLM_L_B3 CLBLM_L_X46Y176/CLBLM_WW4B0 CLBLM_L_X46Y177/CLBLM_WR1END1 CLBLM_L_X46Y178/CLBLM_IMUX24 CLBLM_L_X46Y178/CLBLM_IMUX8 CLBLM_L_X46Y178/CLBLM_M_A5 CLBLM_L_X46Y178/CLBLM_M_B5 CLBLM_L_X46Y178/CLBLM_SW2A3 CLBLM_L_X46Y178/CLBLM_WR1END1 CLBLM_L_X46Y179/CLBLM_IMUX24 CLBLM_L_X46Y179/CLBLM_IMUX8 CLBLM_L_X46Y179/CLBLM_M_A5 CLBLM_L_X46Y179/CLBLM_M_B5 CLBLM_L_X46Y180/CLBLM_IMUX25 CLBLM_L_X46Y180/CLBLM_IMUX9 CLBLM_L_X46Y180/CLBLM_L_A5 CLBLM_L_X46Y180/CLBLM_L_B5 CLBLM_L_X46Y180/CLBLM_NW2A0 CLBLM_L_X46Y180/CLBLM_WW4B0 CLBLM_L_X46Y181/CLBLM_WW4A1 CLBLM_L_X50Y168/CLBLM_EL1BEG0 CLBLM_L_X50Y168/CLBLM_IMUX24 CLBLM_L_X50Y168/CLBLM_IMUX8 CLBLM_L_X50Y168/CLBLM_M_A5 CLBLM_L_X50Y168/CLBLM_M_B5 CLBLM_L_X50Y171/CLBLM_IMUX24 CLBLM_L_X50Y171/CLBLM_IMUX8 CLBLM_L_X50Y171/CLBLM_M_A5 CLBLM_L_X50Y171/CLBLM_M_B5 CLBLM_L_X50Y171/CLBLM_SE2A0 CLBLM_L_X50Y175/CLBLM_IMUX1 CLBLM_L_X50Y175/CLBLM_IMUX17 CLBLM_L_X50Y175/CLBLM_M_A3 CLBLM_L_X50Y175/CLBLM_M_B3 CLBLM_L_X50Y175/CLBLM_NE2A1 CLBLM_L_X50Y176/CLBLM_IMUX24 CLBLM_L_X50Y176/CLBLM_IMUX8 CLBLM_L_X50Y176/CLBLM_M_A5 CLBLM_L_X50Y176/CLBLM_M_B5 CLBLM_L_X50Y176/CLBLM_NE2A0 CLBLM_L_X50Y177/CLBLM_IMUX24 CLBLM_L_X50Y177/CLBLM_IMUX31 CLBLM_L_X50Y177/CLBLM_IMUX47 CLBLM_L_X50Y177/CLBLM_IMUX8 CLBLM_L_X50Y177/CLBLM_M_A5 CLBLM_L_X50Y177/CLBLM_M_B5 CLBLM_L_X50Y177/CLBLM_M_C5 CLBLM_L_X50Y177/CLBLM_M_D5 CLBLM_L_X50Y177/CLBLM_NE2A0 CLBLM_R_X43Y175/CLBLM_NW4END0 CLBLM_R_X43Y175/CLBLM_WW2A0 CLBLM_R_X43Y176/CLBLM_IMUX24 CLBLM_R_X43Y176/CLBLM_IMUX8 CLBLM_R_X43Y176/CLBLM_M_A5 CLBLM_R_X43Y176/CLBLM_M_B5 CLBLM_R_X43Y176/CLBLM_SW2A0 CLBLM_R_X43Y176/CLBLM_WW4END0 CLBLM_R_X43Y180/CLBLM_WW4END0 CLBLM_R_X43Y181/CLBLM_WW4C1 CLBLM_R_X47Y164/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y164/CLBLM_M_B CLBLM_R_X47Y164/CLBLM_NE4BEG1 CLBLM_R_X47Y167/CLBLM_IMUX24 CLBLM_R_X47Y167/CLBLM_IMUX31 CLBLM_R_X47Y167/CLBLM_IMUX47 CLBLM_R_X47Y167/CLBLM_IMUX8 CLBLM_R_X47Y167/CLBLM_M_A5 CLBLM_R_X47Y167/CLBLM_M_B5 CLBLM_R_X47Y167/CLBLM_M_C5 CLBLM_R_X47Y167/CLBLM_M_D5 CLBLM_R_X47Y168/CLBLM_EE2BEG0 CLBLM_R_X47Y171/CLBLM_IMUX24 CLBLM_R_X47Y171/CLBLM_IMUX8 CLBLM_R_X47Y171/CLBLM_M_A5 CLBLM_R_X47Y171/CLBLM_M_B5 CLBLM_R_X47Y172/CLBLM_EE2BEG0 CLBLM_R_X47Y172/CLBLM_IMUX22 CLBLM_R_X47Y172/CLBLM_IMUX24 CLBLM_R_X47Y172/CLBLM_IMUX38 CLBLM_R_X47Y172/CLBLM_IMUX8 CLBLM_R_X47Y172/CLBLM_M_A5 CLBLM_R_X47Y172/CLBLM_M_B5 CLBLM_R_X47Y172/CLBLM_M_C3 CLBLM_R_X47Y172/CLBLM_M_D3 CLBLM_R_X47Y173/CLBLM_EE2BEG0 CLBLM_R_X47Y173/CLBLM_IMUX24 CLBLM_R_X47Y173/CLBLM_IMUX8 CLBLM_R_X47Y173/CLBLM_M_A5 CLBLM_R_X47Y173/CLBLM_M_B5 CLBLM_R_X47Y174/CLBLM_IMUX24 CLBLM_R_X47Y174/CLBLM_IMUX8 CLBLM_R_X47Y174/CLBLM_M_A5 CLBLM_R_X47Y174/CLBLM_M_B5 CLBLM_R_X47Y176/CLBLM_EE2BEG0 CLBLM_R_X47Y176/CLBLM_IMUX24 CLBLM_R_X47Y176/CLBLM_IMUX8 CLBLM_R_X47Y176/CLBLM_M_A5 CLBLM_R_X47Y176/CLBLM_M_B5 CLBLM_R_X47Y180/CLBLM_ER1BEG1 CLBLM_R_X47Y180/CLBLM_IMUX0 CLBLM_R_X47Y180/CLBLM_IMUX24 CLBLM_R_X47Y180/CLBLM_IMUX25 CLBLM_R_X47Y180/CLBLM_IMUX8 CLBLM_R_X47Y180/CLBLM_L_A3 CLBLM_R_X47Y180/CLBLM_L_B5 CLBLM_R_X47Y180/CLBLM_M_A5 CLBLM_R_X47Y180/CLBLM_M_B5 CLBLM_R_X47Y180/CLBLM_WW2END0 CLBLM_R_X49Y168/CLBLM_EL1BEG0 CLBLM_R_X49Y168/CLBLM_IMUX25 CLBLM_R_X49Y168/CLBLM_IMUX9 CLBLM_R_X49Y168/CLBLM_L_A5 CLBLM_R_X49Y168/CLBLM_L_B5 CLBLM_R_X49Y171/CLBLM_IMUX24 CLBLM_R_X49Y171/CLBLM_IMUX8 CLBLM_R_X49Y171/CLBLM_M_A5 CLBLM_R_X49Y171/CLBLM_M_B5 CLBLM_R_X49Y171/CLBLM_SE2A0 CLBLM_R_X49Y172/CLBLM_IMUX24 CLBLM_R_X49Y172/CLBLM_IMUX25 CLBLM_R_X49Y172/CLBLM_IMUX8 CLBLM_R_X49Y172/CLBLM_IMUX9 CLBLM_R_X49Y172/CLBLM_L_A5 CLBLM_R_X49Y172/CLBLM_L_B5 CLBLM_R_X49Y172/CLBLM_M_A5 CLBLM_R_X49Y172/CLBLM_M_B5 CLBLM_R_X49Y173/CLBLM_IMUX24 CLBLM_R_X49Y173/CLBLM_IMUX8 CLBLM_R_X49Y173/CLBLM_M_A5 CLBLM_R_X49Y173/CLBLM_M_B5 CLBLM_R_X49Y174/CLBLM_IMUX24 CLBLM_R_X49Y174/CLBLM_IMUX31 CLBLM_R_X49Y174/CLBLM_IMUX47 CLBLM_R_X49Y174/CLBLM_IMUX8 CLBLM_R_X49Y174/CLBLM_M_A5 CLBLM_R_X49Y174/CLBLM_M_B5 CLBLM_R_X49Y174/CLBLM_M_C5 CLBLM_R_X49Y174/CLBLM_M_D5 CLBLM_R_X49Y175/CLBLM_NE2A1 CLBLM_R_X49Y176/CLBLM_IMUX24 CLBLM_R_X49Y176/CLBLM_IMUX8 CLBLM_R_X49Y176/CLBLM_M_A5 CLBLM_R_X49Y176/CLBLM_M_B5 CLBLM_R_X49Y176/CLBLM_NE2A0 CLBLM_R_X49Y177/CLBLM_NE2A0 CLBLM_R_X49Y179/CLBLM_IMUX1 CLBLM_R_X49Y179/CLBLM_IMUX17 CLBLM_R_X49Y179/CLBLM_M_A3 CLBLM_R_X49Y179/CLBLM_M_B3 CLBLM_R_X49Y180/CLBLM_IMUX0 CLBLM_R_X49Y180/CLBLM_IMUX16 CLBLM_R_X49Y180/CLBLM_L_A3 CLBLM_R_X49Y180/CLBLM_L_B3 CLBLM_R_X49Y181/CLBLM_IMUX0 CLBLM_R_X49Y181/CLBLM_IMUX16 CLBLM_R_X49Y181/CLBLM_IMUX24 CLBLM_R_X49Y181/CLBLM_IMUX8 CLBLM_R_X49Y181/CLBLM_L_A3 CLBLM_R_X49Y181/CLBLM_L_B3 CLBLM_R_X49Y181/CLBLM_M_A5 CLBLM_R_X49Y181/CLBLM_M_B5 DSP_L_X48Y160/DSP_NE4BEG1_4 DSP_L_X48Y165/DSP_EE2BEG0_3 DSP_L_X48Y170/DSP_EE2BEG0_2 DSP_L_X48Y170/DSP_EE2BEG0_3 DSP_L_X48Y175/DSP_EE2BEG0_1 DSP_L_X48Y180/DSP_ER1BEG1_0 DSP_L_X48Y180/DSP_WW2END0_0 HCLK_L_X110Y182/HCLK_NW6D0 HCLK_L_X115Y182/HCLK_NE6A0 HCLK_L_X115Y182/HCLK_NN2BEG0 HCLK_L_X115Y182/HCLK_NW2A0 HCLK_L_X125Y182/HCLK_FAN_BOUNCE_S3_6 HCLK_R_BOT_UTURN_X106Y182/B_TERM_UTURN_INT_SW6END_N0_3 HCLK_R_X111Y182/HCLK_NN6C0 HCLK_R_X111Y182/HCLK_NW2END_S0_0 HCLK_R_X111Y182/HCLK_NW6D1 HCLK_R_X116Y182/HCLK_NN2BEG0 HCLK_R_X122Y182/HCLK_NE2BEG1 HCLK_R_X122Y182/HCLK_NL1BEG0 HCLK_R_X122Y182/HCLK_NL1END_S3_0 HCLK_R_X122Y182/HCLK_NN6BEG1 INT_INTERFACE_L_X48Y164/INT_INTERFACE_NE4BEG1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y172/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y173/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y176/INT_INTERFACE_EE2BEG0 INT_INTERFACE_L_X48Y180/INT_INTERFACE_ER1BEG1 INT_INTERFACE_L_X48Y180/INT_INTERFACE_WW2END0 INT_L_X42Y175/IMUX_L23 INT_L_X42Y175/IMUX_L25 INT_L_X42Y175/IMUX_L39 INT_L_X42Y175/IMUX_L9 INT_L_X42Y175/NL1BEG0 INT_L_X42Y175/NL1END_S3_0 INT_L_X42Y175/NW2END_S0_0 INT_L_X42Y175/WL1END3 INT_L_X42Y175/WR1END1 INT_L_X42Y175/WW2END0 INT_L_X42Y176/IMUX_L0 INT_L_X42Y176/IMUX_L16 INT_L_X42Y176/IMUX_L31 INT_L_X42Y176/IMUX_L47 INT_L_X42Y176/NL1END0 INT_L_X42Y176/NW2END0 INT_L_X42Y176/NW2END_S0_0 INT_L_X42Y176/WL1END_N1_3 INT_L_X42Y177/IMUX_L24 INT_L_X42Y177/IMUX_L8 INT_L_X42Y177/NW2END0 INT_L_X42Y177/NW2END_S0_0 INT_L_X42Y178/IMUX_L0 INT_L_X42Y178/IMUX_L16 INT_L_X42Y178/IMUX_L24 INT_L_X42Y178/IMUX_L8 INT_L_X42Y178/NW2END0 INT_L_X42Y180/NW2END_S0_0 INT_L_X42Y181/GFAN1 INT_L_X42Y181/IMUX_L24 INT_L_X42Y181/IMUX_L31 INT_L_X42Y181/IMUX_L47 INT_L_X42Y181/IMUX_L8 INT_L_X42Y181/NW2END0 INT_L_X42Y181/WW4END1 INT_L_X44Y171/NW6A0 INT_L_X44Y172/NW6B0 INT_L_X44Y173/NW6C0 INT_L_X44Y174/NW6D0 INT_L_X44Y175/NW6E0 INT_L_X44Y175/NW6END1 INT_L_X44Y175/WW2BEG0 INT_L_X44Y176/SW2A0 INT_L_X44Y176/WW4C0 INT_L_X44Y177/SW2BEG0 INT_L_X44Y177/WR1END1 INT_L_X44Y180/WW4C0 INT_L_X44Y181/WW4B1 INT_L_X46Y165/NL1BEG0 INT_L_X46Y165/NL1END_S3_0 INT_L_X46Y165/NW2BEG1 INT_L_X46Y165/NW2END1 INT_L_X46Y165/NW2END_S0_0 INT_L_X46Y166/EL1BEG3 INT_L_X46Y166/IMUX_L24 INT_L_X46Y166/IMUX_L8 INT_L_X46Y166/NL1END0 INT_L_X46Y166/NR1BEG0 INT_L_X46Y166/NW2A1 INT_L_X46Y166/NW2END0 INT_L_X46Y166/WR1BEG1 INT_L_X46Y166/WW2A3 INT_L_X46Y167/EL1BEG_N3 INT_L_X46Y167/IMUX_L1 INT_L_X46Y167/IMUX_L17 INT_L_X46Y167/NL1BEG0 INT_L_X46Y167/NL1END_S3_0 INT_L_X46Y167/NR1END0 INT_L_X46Y167/WR1END1 INT_L_X46Y168/NL1END0 INT_L_X46Y168/NN2BEG0 INT_L_X46Y169/NN2A0 INT_L_X46Y169/NN2END_S2_0 INT_L_X46Y170/BYP_ALT5 INT_L_X46Y170/BYP_BOUNCE5 INT_L_X46Y170/IMUX_L16 INT_L_X46Y170/IMUX_L23 INT_L_X46Y170/IMUX_L39 INT_L_X46Y170/IMUX_L9 INT_L_X46Y170/NL1BEG1 INT_L_X46Y170/NN2END0 INT_L_X46Y170/WR1END2 INT_L_X46Y171/IMUX_L1 INT_L_X46Y171/IMUX_L17 INT_L_X46Y171/NL1END1 INT_L_X46Y171/NW2END1 INT_L_X46Y171/NW6BEG1 INT_L_X46Y171/SW2A3 INT_L_X46Y172/NW2END_S0_0 INT_L_X46Y172/SW2BEG3 INT_L_X46Y173/IMUX_L24 INT_L_X46Y173/IMUX_L8 INT_L_X46Y173/NW2BEG0 INT_L_X46Y173/NW2END0 INT_L_X46Y173/NW2END_S0_0 INT_L_X46Y174/IMUX_L0 INT_L_X46Y174/IMUX_L25 INT_L_X46Y174/NE6A0 INT_L_X46Y174/NN2BEG0 INT_L_X46Y174/NW2A0 INT_L_X46Y174/NW2BEG0 INT_L_X46Y174/NW2END0 INT_L_X46Y174/WR1END1 INT_L_X46Y175/NE6B0 INT_L_X46Y175/NN2A0 INT_L_X46Y175/NN2END_S2_0 INT_L_X46Y175/NW2A0 INT_L_X46Y176/IMUX_L0 INT_L_X46Y176/IMUX_L16 INT_L_X46Y176/NE6C0 INT_L_X46Y176/NN2BEG0 INT_L_X46Y176/NN2END0 INT_L_X46Y176/NW2END_S0_0 INT_L_X46Y176/WW4A0 INT_L_X46Y177/NE6D0 INT_L_X46Y177/NN2A0 INT_L_X46Y177/NN2END_S2_0 INT_L_X46Y177/NW2END0 INT_L_X46Y177/WR1BEG1 INT_L_X46Y178/IMUX_L24 INT_L_X46Y178/IMUX_L8 INT_L_X46Y178/NE6E0 INT_L_X46Y178/NN2END0 INT_L_X46Y178/NR1BEG0 INT_L_X46Y178/SW2A3 INT_L_X46Y178/WR1BEG1 INT_L_X46Y179/IMUX_L24 INT_L_X46Y179/IMUX_L8 INT_L_X46Y179/NE2BEG0 INT_L_X46Y179/NR1BEG0 INT_L_X46Y179/NR1END0 INT_L_X46Y179/NW2BEG0 INT_L_X46Y179/SW2BEG3 INT_L_X46Y179/WL1END3 INT_L_X46Y180/IMUX_L25 INT_L_X46Y180/IMUX_L9 INT_L_X46Y180/NE2A0 INT_L_X46Y180/NR1END0 INT_L_X46Y180/NW2A0 INT_L_X46Y180/WL1END_N1_3 INT_L_X46Y180/WW4A0 INT_L_X46Y181/NW2END1 INT_L_X46Y181/WW4BEG1 INT_L_X48Y164/NE6A1 INT_L_X48Y165/NE6B1 INT_L_X48Y166/NE6C1 INT_L_X48Y167/NE6D1 INT_L_X48Y168/EE2A0 INT_L_X48Y168/NE6E1 INT_L_X48Y172/EE2A0 INT_L_X48Y173/EE2A0 INT_L_X48Y176/EE2A0 INT_L_X48Y180/EL1BEG0 INT_L_X48Y180/ER1END1 INT_L_X48Y180/WW2A0 INT_L_X50Y167/EL1END_S3_0 INT_L_X50Y168/EL1END0 INT_L_X50Y168/IMUX_L24 INT_L_X50Y168/IMUX_L8 INT_L_X50Y171/IMUX_L24 INT_L_X50Y171/IMUX_L8 INT_L_X50Y171/SE2END0 INT_L_X50Y174/FAN_BOUNCE_S3_6 INT_L_X50Y175/FAN_ALT6 INT_L_X50Y175/FAN_BOUNCE6 INT_L_X50Y175/IMUX_L1 INT_L_X50Y175/IMUX_L17 INT_L_X50Y175/NE2END1 INT_L_X50Y175/NE2END_S3_0 INT_L_X50Y176/IMUX_L24 INT_L_X50Y176/IMUX_L8 INT_L_X50Y176/NE2END0 INT_L_X50Y176/NE2END_S3_0 INT_L_X50Y176/NN2BEG0 INT_L_X50Y177/IMUX_L24 INT_L_X50Y177/IMUX_L31 INT_L_X50Y177/IMUX_L47 INT_L_X50Y177/IMUX_L8 INT_L_X50Y177/NE2END0 INT_L_X50Y177/NN2A0 INT_L_X50Y177/NN2END_S2_0 INT_L_X50Y178/NN2END0 INT_R_X43Y175/FAN_BOUNCE_S3_2 INT_R_X43Y175/NN2BEG0 INT_R_X43Y175/NW2BEG0 INT_R_X43Y175/NW6END0 INT_R_X43Y175/SW6END_N0_3 INT_R_X43Y175/WL1BEG3 INT_R_X43Y175/WR1BEG1 INT_R_X43Y175/WW2A0 INT_R_X43Y175/WW4END_S0_0 INT_R_X43Y176/FAN_ALT2 INT_R_X43Y176/FAN_BOUNCE2 INT_R_X43Y176/IMUX24 INT_R_X43Y176/IMUX8 INT_R_X43Y176/NN2A0 INT_R_X43Y176/NN2END_S2_0 INT_R_X43Y176/NW2A0 INT_R_X43Y176/NW2BEG0 INT_R_X43Y176/SW2END0 INT_R_X43Y176/WL1BEG_N3 INT_R_X43Y176/WW4END0 INT_R_X43Y177/NN2END0 INT_R_X43Y177/NW2A0 INT_R_X43Y177/NW2BEG0 INT_R_X43Y178/NW2A0 INT_R_X43Y179/WW4END_S0_0 INT_R_X43Y180/NW2BEG0 INT_R_X43Y180/WW4END0 INT_R_X43Y181/NW2A0 INT_R_X43Y181/WW4C1 INT_R_X45Y165/FAN_BOUNCE_S3_2 INT_R_X45Y166/FAN_ALT2 INT_R_X45Y166/FAN_BOUNCE2 INT_R_X45Y166/IMUX24 INT_R_X45Y166/IMUX25 INT_R_X45Y166/IMUX8 INT_R_X45Y166/IMUX9 INT_R_X45Y166/NW2END1 INT_R_X45Y166/WR1END1 INT_R_X45Y166/WW2END3 INT_R_X45Y167/IMUX0 INT_R_X45Y167/IMUX16 INT_R_X45Y167/IMUX24 INT_R_X45Y167/IMUX8 INT_R_X45Y167/NN2BEG0 INT_R_X45Y167/WW2END_N0_3 INT_R_X45Y168/NN2A0 INT_R_X45Y168/NN2END_S2_0 INT_R_X45Y169/NN2BEG0 INT_R_X45Y169/NN2END0 INT_R_X45Y170/NN2A0 INT_R_X45Y170/NN2END_S2_0 INT_R_X45Y171/IMUX16 INT_R_X45Y171/IMUX23 INT_R_X45Y171/IMUX39 INT_R_X45Y171/IMUX9 INT_R_X45Y171/NN2END0 INT_R_X45Y171/NN6BEG0 INT_R_X45Y171/NW6A1 INT_R_X45Y171/NW6BEG0 INT_R_X45Y171/SW2END3 INT_R_X45Y172/NN6A0 INT_R_X45Y172/NW6B1 INT_R_X45Y172/SW2END_N0_3 INT_R_X45Y173/NN6B0 INT_R_X45Y173/NW2END_S0_0 INT_R_X45Y173/NW6C1 INT_R_X45Y174/IMUX24 INT_R_X45Y174/IMUX31 INT_R_X45Y174/IMUX47 INT_R_X45Y174/IMUX8 INT_R_X45Y174/NE6BEG0 INT_R_X45Y174/NN6C0 INT_R_X45Y174/NW2END0 INT_R_X45Y174/NW2END_S0_0 INT_R_X45Y174/NW6D1 INT_R_X45Y175/NN2BEG0 INT_R_X45Y175/NN6D0 INT_R_X45Y175/NW2END0 INT_R_X45Y175/NW6E1 INT_R_X45Y176/NN2A0 INT_R_X45Y176/NN2END_S2_0 INT_R_X45Y176/NN6E0 INT_R_X45Y176/NN6END_S1_0 INT_R_X45Y176/WW4B0 INT_R_X45Y177/IMUX25 INT_R_X45Y177/IMUX9 INT_R_X45Y177/NL1BEG_N3 INT_R_X45Y177/NN2BEG3 INT_R_X45Y177/NN2END0 INT_R_X45Y177/NN6END0 INT_R_X45Y177/NR1BEG0 INT_R_X45Y177/WR1BEG1 INT_R_X45Y177/WR1END1 INT_R_X45Y178/IMUX24 INT_R_X45Y178/IMUX25 INT_R_X45Y178/IMUX30 INT_R_X45Y178/IMUX39 INT_R_X45Y178/IMUX8 INT_R_X45Y178/IMUX9 INT_R_X45Y178/NL1BEG0 INT_R_X45Y178/NL1BEG_N3 INT_R_X45Y178/NL1END_S3_0 INT_R_X45Y178/NN2A3 INT_R_X45Y178/NR1END0 INT_R_X45Y178/SW2END3 INT_R_X45Y178/WR1END1 INT_R_X45Y179/IMUX22 INT_R_X45Y179/IMUX24 INT_R_X45Y179/IMUX38 INT_R_X45Y179/IMUX8 INT_R_X45Y179/NL1END0 INT_R_X45Y179/NN2END3 INT_R_X45Y179/NW2END_S0_0 INT_R_X45Y179/SW2END_N0_3 INT_R_X45Y180/IMUX24 INT_R_X45Y180/IMUX8 INT_R_X45Y180/NW2END0 INT_R_X45Y180/WW4B0 INT_R_X45Y181/WW4A1 INT_R_X47Y164/LOGIC_OUTS13 INT_R_X47Y164/NE6BEG1 INT_R_X47Y164/NL1BEG0 INT_R_X47Y164/NL1END_S3_0 INT_R_X47Y164/NN6BEG1 INT_R_X47Y164/NW2BEG1 INT_R_X47Y165/NL1END0 INT_R_X47Y165/NN2BEG0 INT_R_X47Y165/NN6A1 INT_R_X47Y165/NW2A1 INT_R_X47Y165/NW2BEG0 INT_R_X47Y166/EL1END3 INT_R_X47Y166/NN2A0 INT_R_X47Y166/NN2END_S2_0 INT_R_X47Y166/NN6B1 INT_R_X47Y166/NR1BEG3 INT_R_X47Y166/NW2A0 INT_R_X47Y166/WW2BEG3 INT_R_X47Y167/IMUX24 INT_R_X47Y167/IMUX31 INT_R_X47Y167/IMUX47 INT_R_X47Y167/IMUX8 INT_R_X47Y167/NN2END0 INT_R_X47Y167/NN6C1 INT_R_X47Y167/NR1BEG0 INT_R_X47Y167/NR1END3 INT_R_X47Y167/WR1BEG1 INT_R_X47Y168/EE2BEG0 INT_R_X47Y168/NN6D1 INT_R_X47Y168/NR1END0 INT_R_X47Y169/NN6E1 INT_R_X47Y170/NL1BEG0 INT_R_X47Y170/NL1END_S3_0 INT_R_X47Y170/NN6END1 INT_R_X47Y170/NR1BEG1 INT_R_X47Y170/NW2BEG1 INT_R_X47Y170/WR1BEG2 INT_R_X47Y171/IMUX24 INT_R_X47Y171/IMUX8 INT_R_X47Y171/NL1BEG0 INT_R_X47Y171/NL1END0 INT_R_X47Y171/NL1END_S3_0 INT_R_X47Y171/NR1END1 INT_R_X47Y171/NW2A1 INT_R_X47Y172/EE2BEG0 INT_R_X47Y172/IMUX22 INT_R_X47Y172/IMUX24 INT_R_X47Y172/IMUX38 INT_R_X47Y172/IMUX8 INT_R_X47Y172/NL1BEG_N3 INT_R_X47Y172/NL1END0 INT_R_X47Y172/NR1BEG0 INT_R_X47Y172/NW2BEG0 INT_R_X47Y173/EE2BEG0 INT_R_X47Y173/IMUX24 INT_R_X47Y173/IMUX8 INT_R_X47Y173/NR1BEG0 INT_R_X47Y173/NR1END0 INT_R_X47Y173/NW2A0 INT_R_X47Y173/NW2BEG0 INT_R_X47Y174/IMUX24 INT_R_X47Y174/IMUX8 INT_R_X47Y174/NN2BEG0 INT_R_X47Y174/NR1END0 INT_R_X47Y174/NW2A0 INT_R_X47Y174/WR1BEG1 INT_R_X47Y175/NN2A0 INT_R_X47Y175/NN2END_S2_0 INT_R_X47Y176/EE2BEG0 INT_R_X47Y176/IMUX24 INT_R_X47Y176/IMUX8 INT_R_X47Y176/NN2END0 INT_R_X47Y176/NW2BEG0 INT_R_X47Y176/WW4BEG0 INT_R_X47Y177/NW2A0 INT_R_X47Y178/NE6END0 INT_R_X47Y178/NN2BEG0 INT_R_X47Y179/NE2END_S3_0 INT_R_X47Y179/NN2A0 INT_R_X47Y179/NN2END_S2_0 INT_R_X47Y179/WL1BEG3 INT_R_X47Y180/ER1BEG1 INT_R_X47Y180/IMUX0 INT_R_X47Y180/IMUX24 INT_R_X47Y180/IMUX25 INT_R_X47Y180/IMUX8 INT_R_X47Y180/NE2END0 INT_R_X47Y180/NN2END0 INT_R_X47Y180/NW2BEG1 INT_R_X47Y180/WL1BEG_N3 INT_R_X47Y180/WW2END0 INT_R_X47Y180/WW4BEG0 INT_R_X47Y181/NW2A1 INT_R_X49Y168/EE2END0 INT_R_X49Y168/EL1BEG0 INT_R_X49Y168/IMUX25 INT_R_X49Y168/IMUX9 INT_R_X49Y168/NE6END1 INT_R_X49Y168/NN6BEG1 INT_R_X49Y169/NN6A1 INT_R_X49Y170/NN6B1 INT_R_X49Y171/IMUX24 INT_R_X49Y171/IMUX8 INT_R_X49Y171/NN6C1 INT_R_X49Y171/SE2A0 INT_R_X49Y171/SL1END0 INT_R_X49Y172/EE2END0 INT_R_X49Y172/IMUX24 INT_R_X49Y172/IMUX25 INT_R_X49Y172/IMUX8 INT_R_X49Y172/IMUX9 INT_R_X49Y172/NN2BEG0 INT_R_X49Y172/NN6D1 INT_R_X49Y172/SE2BEG0 INT_R_X49Y172/SL1BEG0 INT_R_X49Y173/EE2END0 INT_R_X49Y173/IMUX24 INT_R_X49Y173/IMUX8 INT_R_X49Y173/NN2A0 INT_R_X49Y173/NN2END_S2_0 INT_R_X49Y173/NN6E1 INT_R_X49Y174/IMUX24 INT_R_X49Y174/IMUX31 INT_R_X49Y174/IMUX47 INT_R_X49Y174/IMUX8 INT_R_X49Y174/NE2BEG1 INT_R_X49Y174/NL1BEG0 INT_R_X49Y174/NL1END_S3_0 INT_R_X49Y174/NN2END0 INT_R_X49Y174/NN6BEG1 INT_R_X49Y174/NN6END1 INT_R_X49Y175/NE2A1 INT_R_X49Y175/NE2BEG0 INT_R_X49Y175/NL1END0 INT_R_X49Y175/NN6A1 INT_R_X49Y176/EE2END0 INT_R_X49Y176/IMUX24 INT_R_X49Y176/IMUX8 INT_R_X49Y176/NE2A0 INT_R_X49Y176/NE2BEG0 INT_R_X49Y176/NN6B1 INT_R_X49Y177/NE2A0 INT_R_X49Y177/NN6C1 INT_R_X49Y178/NN6D1 INT_R_X49Y179/EL1END_S3_0 INT_R_X49Y179/IMUX1 INT_R_X49Y179/IMUX17 INT_R_X49Y179/NN6E1 INT_R_X49Y179/SL1END0 INT_R_X49Y180/EL1END0 INT_R_X49Y180/IMUX0 INT_R_X49Y180/IMUX16 INT_R_X49Y180/NL1BEG0 INT_R_X49Y180/NL1END_S3_0 INT_R_X49Y180/NN6END1 INT_R_X49Y180/SL1BEG0 INT_R_X49Y180/WW2BEG0 INT_R_X49Y181/IMUX0 INT_R_X49Y181/IMUX16 INT_R_X49Y181/IMUX24 INT_R_X49Y181/IMUX8 INT_R_X49Y181/NL1END0 VBRK_X113Y173/VBRK_NW2A1 VBRK_X113Y173/VBRK_WR1END1 VBRK_X113Y173/VBRK_WW2END3 VBRK_X113Y178/VBRK_NW4A1 VBRK_X113Y178/VBRK_SW2A3 VBRK_X113Y181/VBRK_NE4BEG0 VBRK_X113Y181/VBRK_NW2A0 VBRK_X113Y183/VBRK_NW2A0 VBRK_X113Y184/VBRK_WW4B0 VBRK_X113Y185/VBRK_WR1END1 VBRK_X113Y186/VBRK_SW2A3 VBRK_X113Y186/VBRK_WR1END1 VBRK_X113Y188/VBRK_NW2A0 VBRK_X113Y188/VBRK_WW4B0 VBRK_X113Y189/VBRK_WW4A1 VBRK_X118Y171/VBRK_NE4BEG1 VBRK_X118Y175/VBRK_EE2BEG0 VBRK_X118Y179/VBRK_EE2BEG0 VBRK_X118Y180/VBRK_EE2BEG0 VBRK_X118Y184/VBRK_EE2BEG0 VBRK_X118Y188/VBRK_ER1BEG1 VBRK_X118Y188/VBRK_WW2END0 
pips: CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y175/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y181/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y174/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y179/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y166/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y166/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y171/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y171/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y174/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y174/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y176/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y176/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y178/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y178/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X50Y168/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y168/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y171/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y171/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X50Y175/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X50Y177/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y164/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y167/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y172/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y173/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y176/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y176/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y180/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y175/INT_L.NW2END_S0_0->>IMUX_L23 INT_L_X42Y175/INT_L.NW2END_S0_0->>IMUX_L39 INT_L_X42Y175/INT_L.WR1END1->>IMUX_L25 INT_L_X42Y175/INT_L.WR1END1->>NL1BEG0 INT_L_X42Y175/INT_L.WW2END0->>IMUX_L9 INT_L_X42Y176/INT_L.NL1END0->>IMUX_L0 INT_L_X42Y176/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X42Y176/INT_L.NW2END_S0_0->>IMUX_L47 INT_L_X42Y176/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X42Y177/INT_L.NW2END0->>IMUX_L24 INT_L_X42Y177/INT_L.NW2END0->>IMUX_L8 INT_L_X42Y178/INT_L.NW2END0->>IMUX_L0 INT_L_X42Y178/INT_L.NW2END0->>IMUX_L16 INT_L_X42Y178/INT_L.NW2END0->>IMUX_L24 INT_L_X42Y178/INT_L.NW2END0->>IMUX_L8 INT_L_X42Y181/INT_L.GFAN1->>IMUX_L31 INT_L_X42Y181/INT_L.GFAN1->>IMUX_L47 INT_L_X42Y181/INT_L.NW2END0->>IMUX_L24 INT_L_X42Y181/INT_L.NW2END0->>IMUX_L8 INT_L_X42Y181/INT_L.WW4END1->>GFAN1 INT_L_X44Y175/INT_L.NW6END1->>WW2BEG0 INT_L_X44Y177/INT_L.WR1END1->>SW2BEG0 INT_L_X46Y165/INT_L.NW2END1->>NL1BEG0 INT_L_X46Y165/INT_L.NW2END1->>NW2BEG1 INT_L_X46Y166/INT_L.NL1END0->>NR1BEG0 INT_L_X46Y166/INT_L.NW2END0->>IMUX_L24 INT_L_X46Y166/INT_L.NW2END0->>IMUX_L8 INT_L_X46Y166/INT_L.NW2END0->>WR1BEG1 INT_L_X46Y167/INT_L.NR1END0->>EL1BEG_N3 INT_L_X46Y167/INT_L.NR1END0->>IMUX_L1 INT_L_X46Y167/INT_L.NR1END0->>IMUX_L17 INT_L_X46Y167/INT_L.WR1END1->>NL1BEG0 INT_L_X46Y168/INT_L.NL1END0->>NN2BEG0 INT_L_X46Y170/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y170/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X46Y170/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X46Y170/INT_L.NN2END0->>IMUX_L16 INT_L_X46Y170/INT_L.NN2END0->>IMUX_L9 INT_L_X46Y170/INT_L.WR1END2->>BYP_ALT5 INT_L_X46Y170/INT_L.WR1END2->>NL1BEG1 INT_L_X46Y171/INT_L.NL1END1->>IMUX_L1 INT_L_X46Y171/INT_L.NL1END1->>IMUX_L17 INT_L_X46Y171/INT_L.NW2END1->>NW6BEG1 INT_L_X46Y172/INT_L.NW2END_S0_0->>SW2BEG3 INT_L_X46Y173/INT_L.NW2END0->>IMUX_L24 INT_L_X46Y173/INT_L.NW2END0->>IMUX_L8 INT_L_X46Y173/INT_L.NW2END0->>NW2BEG0 INT_L_X46Y174/INT_L.NW2END0->>IMUX_L0 INT_L_X46Y174/INT_L.NW2END0->>NN2BEG0 INT_L_X46Y174/INT_L.NW2END0->>NW2BEG0 INT_L_X46Y174/INT_L.WR1END1->>IMUX_L25 INT_L_X46Y176/INT_L.NN2END0->>IMUX_L0 INT_L_X46Y176/INT_L.NN2END0->>IMUX_L16 INT_L_X46Y176/INT_L.NN2END0->>NN2BEG0 INT_L_X46Y177/INT_L.NW2END0->>WR1BEG1 INT_L_X46Y178/INT_L.NN2END0->>IMUX_L24 INT_L_X46Y178/INT_L.NN2END0->>IMUX_L8 INT_L_X46Y178/INT_L.NN2END0->>NR1BEG0 INT_L_X46Y178/INT_L.NN2END0->>WR1BEG1 INT_L_X46Y179/INT_L.NR1END0->>IMUX_L24 INT_L_X46Y179/INT_L.NR1END0->>IMUX_L8 INT_L_X46Y179/INT_L.NR1END0->>NE2BEG0 INT_L_X46Y179/INT_L.NR1END0->>NR1BEG0 INT_L_X46Y179/INT_L.NR1END0->>NW2BEG0 INT_L_X46Y179/INT_L.WL1END3->>SW2BEG3 INT_L_X46Y180/INT_L.NR1END0->>IMUX_L25 INT_L_X46Y180/INT_L.NR1END0->>IMUX_L9 INT_L_X46Y181/INT_L.NW2END1->>WW4BEG1 INT_L_X48Y180/INT_L.ER1END1->>EL1BEG0 INT_L_X50Y168/INT_L.EL1END0->>IMUX_L24 INT_L_X50Y168/INT_L.EL1END0->>IMUX_L8 INT_L_X50Y171/INT_L.SE2END0->>IMUX_L24 INT_L_X50Y171/INT_L.SE2END0->>IMUX_L8 INT_L_X50Y175/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X50Y175/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X50Y175/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X50Y175/INT_L.NE2END1->>FAN_ALT6 INT_L_X50Y176/INT_L.NE2END0->>IMUX_L24 INT_L_X50Y176/INT_L.NE2END0->>IMUX_L8 INT_L_X50Y176/INT_L.NE2END0->>NN2BEG0 INT_L_X50Y177/INT_L.NE2END0->>IMUX_L24 INT_L_X50Y177/INT_L.NE2END0->>IMUX_L8 INT_L_X50Y177/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X50Y177/INT_L.NN2END_S2_0->>IMUX_L47 INT_R_X43Y175/INT_R.NW6END0->>NN2BEG0 INT_R_X43Y175/INT_R.NW6END0->>NW2BEG0 INT_R_X43Y175/INT_R.NW6END0->>WR1BEG1 INT_R_X43Y176/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y176/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X43Y176/INT_R.SW2END0->>FAN_ALT2 INT_R_X43Y176/INT_R.SW2END0->>IMUX24 INT_R_X43Y176/INT_R.SW2END0->>WL1BEG_N3 INT_R_X43Y176/INT_R.WW4END0->>NW2BEG0 INT_R_X43Y177/INT_R.NN2END0->>NW2BEG0 INT_R_X43Y180/INT_R.WW4END0->>NW2BEG0 INT_R_X45Y166/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y166/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X45Y166/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X45Y166/INT_R.NW2END1->>IMUX9 INT_R_X45Y166/INT_R.WR1END1->>FAN_ALT2 INT_R_X45Y166/INT_R.WR1END1->>IMUX25 INT_R_X45Y167/INT_R.WW2END_N0_3->>IMUX0 INT_R_X45Y167/INT_R.WW2END_N0_3->>IMUX16 INT_R_X45Y167/INT_R.WW2END_N0_3->>IMUX24 INT_R_X45Y167/INT_R.WW2END_N0_3->>IMUX8 INT_R_X45Y167/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X45Y169/INT_R.NN2END0->>NN2BEG0 INT_R_X45Y171/INT_R.NN2END0->>IMUX16 INT_R_X45Y171/INT_R.NN2END0->>IMUX9 INT_R_X45Y171/INT_R.NN2END0->>NN6BEG0 INT_R_X45Y171/INT_R.NN2END0->>NW6BEG0 INT_R_X45Y171/INT_R.SW2END3->>IMUX23 INT_R_X45Y171/INT_R.SW2END3->>IMUX39 INT_R_X45Y174/INT_R.NW2END0->>IMUX24 INT_R_X45Y174/INT_R.NW2END0->>IMUX8 INT_R_X45Y174/INT_R.NW2END0->>NE6BEG0 INT_R_X45Y174/INT_R.NW2END_S0_0->>IMUX31 INT_R_X45Y174/INT_R.NW2END_S0_0->>IMUX47 INT_R_X45Y175/INT_R.NW2END0->>NN2BEG0 INT_R_X45Y177/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X45Y177/INT_R.NN2END0->>IMUX9 INT_R_X45Y177/INT_R.NN6END0->>NL1BEG_N3 INT_R_X45Y177/INT_R.NN6END0->>NR1BEG0 INT_R_X45Y177/INT_R.NN6END0->>WR1BEG1 INT_R_X45Y177/INT_R.WR1END1->>IMUX25 INT_R_X45Y178/INT_R.NL1BEG_N3->>IMUX30 INT_R_X45Y178/INT_R.NR1END0->>IMUX24 INT_R_X45Y178/INT_R.NR1END0->>IMUX25 INT_R_X45Y178/INT_R.NR1END0->>IMUX8 INT_R_X45Y178/INT_R.NR1END0->>IMUX9 INT_R_X45Y178/INT_R.NR1END0->>NL1BEG_N3 INT_R_X45Y178/INT_R.SW2END3->>IMUX39 INT_R_X45Y178/INT_R.WR1END1->>NL1BEG0 INT_R_X45Y179/INT_R.NL1END0->>IMUX24 INT_R_X45Y179/INT_R.NL1END0->>IMUX8 INT_R_X45Y179/INT_R.NN2END3->>IMUX22 INT_R_X45Y179/INT_R.NN2END3->>IMUX38 INT_R_X45Y180/INT_R.NW2END0->>IMUX24 INT_R_X45Y180/INT_R.NW2END0->>IMUX8 INT_R_X47Y164/INT_R.LOGIC_OUTS13->>NE6BEG1 INT_R_X47Y164/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X47Y164/INT_R.LOGIC_OUTS13->>NN6BEG1 INT_R_X47Y164/INT_R.LOGIC_OUTS13->>NW2BEG1 INT_R_X47Y165/INT_R.NL1END0->>NN2BEG0 INT_R_X47Y165/INT_R.NL1END0->>NW2BEG0 INT_R_X47Y166/INT_R.EL1END3->>NR1BEG3 INT_R_X47Y166/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X47Y167/INT_R.NN2END0->>IMUX24 INT_R_X47Y167/INT_R.NN2END0->>IMUX8 INT_R_X47Y167/INT_R.NN2END0->>NR1BEG0 INT_R_X47Y167/INT_R.NN2END0->>WR1BEG1 INT_R_X47Y167/INT_R.NR1END3->>IMUX31 INT_R_X47Y167/INT_R.NR1END3->>IMUX47 INT_R_X47Y168/INT_R.NR1END0->>EE2BEG0 INT_R_X47Y170/INT_R.NN6END1->>NL1BEG0 INT_R_X47Y170/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y170/INT_R.NN6END1->>NW2BEG1 INT_R_X47Y170/INT_R.NN6END1->>WR1BEG2 INT_R_X47Y171/INT_R.NL1END0->>IMUX24 INT_R_X47Y171/INT_R.NL1END0->>IMUX8 INT_R_X47Y171/INT_R.NR1END1->>NL1BEG0 INT_R_X47Y172/INT_R.NL1BEG_N3->>IMUX22 INT_R_X47Y172/INT_R.NL1BEG_N3->>IMUX38 INT_R_X47Y172/INT_R.NL1END0->>EE2BEG0 INT_R_X47Y172/INT_R.NL1END0->>IMUX24 INT_R_X47Y172/INT_R.NL1END0->>IMUX8 INT_R_X47Y172/INT_R.NL1END0->>NL1BEG_N3 INT_R_X47Y172/INT_R.NL1END0->>NR1BEG0 INT_R_X47Y172/INT_R.NL1END0->>NW2BEG0 INT_R_X47Y173/INT_R.NR1END0->>EE2BEG0 INT_R_X47Y173/INT_R.NR1END0->>IMUX24 INT_R_X47Y173/INT_R.NR1END0->>IMUX8 INT_R_X47Y173/INT_R.NR1END0->>NR1BEG0 INT_R_X47Y173/INT_R.NR1END0->>NW2BEG0 INT_R_X47Y174/INT_R.NR1END0->>IMUX24 INT_R_X47Y174/INT_R.NR1END0->>IMUX8 INT_R_X47Y174/INT_R.NR1END0->>NN2BEG0 INT_R_X47Y174/INT_R.NR1END0->>WR1BEG1 INT_R_X47Y176/INT_R.NN2END0->>EE2BEG0 INT_R_X47Y176/INT_R.NN2END0->>IMUX24 INT_R_X47Y176/INT_R.NN2END0->>IMUX8 INT_R_X47Y176/INT_R.NN2END0->>NW2BEG0 INT_R_X47Y176/INT_R.NN2END0->>WW4BEG0 INT_R_X47Y178/INT_R.NE6END0->>NN2BEG0 INT_R_X47Y180/INT_R.NE2END0->>IMUX24 INT_R_X47Y180/INT_R.NE2END0->>IMUX8 INT_R_X47Y180/INT_R.NE2END0->>WW4BEG0 INT_R_X47Y180/INT_R.NN2END0->>IMUX0 INT_R_X47Y180/INT_R.WW2END0->>ER1BEG1 INT_R_X47Y180/INT_R.WW2END0->>IMUX25 INT_R_X47Y180/INT_R.WW2END0->>NW2BEG1 INT_R_X47Y180/INT_R.WW2END0->>WL1BEG_N3 INT_R_X49Y168/INT_R.EE2END0->>IMUX25 INT_R_X49Y168/INT_R.EE2END0->>IMUX9 INT_R_X49Y168/INT_R.NE6END1->>EL1BEG0 INT_R_X49Y168/INT_R.NE6END1->>NN6BEG1 INT_R_X49Y171/INT_R.SL1END0->>IMUX24 INT_R_X49Y171/INT_R.SL1END0->>IMUX8 INT_R_X49Y172/INT_R.EE2END0->>IMUX24 INT_R_X49Y172/INT_R.EE2END0->>IMUX25 INT_R_X49Y172/INT_R.EE2END0->>IMUX8 INT_R_X49Y172/INT_R.EE2END0->>IMUX9 INT_R_X49Y172/INT_R.EE2END0->>NN2BEG0 INT_R_X49Y172/INT_R.EE2END0->>SE2BEG0 INT_R_X49Y172/INT_R.EE2END0->>SL1BEG0 INT_R_X49Y173/INT_R.EE2END0->>IMUX24 INT_R_X49Y173/INT_R.EE2END0->>IMUX8 INT_R_X49Y174/INT_R.NL1END_S3_0->>IMUX31 INT_R_X49Y174/INT_R.NL1END_S3_0->>IMUX47 INT_R_X49Y174/INT_R.NN2END0->>IMUX24 INT_R_X49Y174/INT_R.NN2END0->>IMUX8 INT_R_X49Y174/INT_R.NN6END1->>NE2BEG1 INT_R_X49Y174/INT_R.NN6END1->>NL1BEG0 INT_R_X49Y174/INT_R.NN6END1->>NN6BEG1 INT_R_X49Y175/INT_R.NL1END0->>NE2BEG0 INT_R_X49Y176/INT_R.EE2END0->>IMUX24 INT_R_X49Y176/INT_R.EE2END0->>IMUX8 INT_R_X49Y176/INT_R.EE2END0->>NE2BEG0 INT_R_X49Y179/INT_R.SL1END0->>IMUX1 INT_R_X49Y179/INT_R.SL1END0->>IMUX17 INT_R_X49Y180/INT_R.EL1END0->>IMUX0 INT_R_X49Y180/INT_R.EL1END0->>IMUX16 INT_R_X49Y180/INT_R.EL1END0->>SL1BEG0 INT_R_X49Y180/INT_R.NN6END1->>NL1BEG0 INT_R_X49Y180/INT_R.NN6END1->>WW2BEG0 INT_R_X49Y181/INT_R.NL1END0->>IMUX0 INT_R_X49Y181/INT_R.NL1END0->>IMUX16 INT_R_X49Y181/INT_R.NL1END0->>IMUX24 INT_R_X49Y181/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 129, 

syncrregs.r[p][0][prdata][0]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][0]_i_5_n_0 - 
wires: CLBLM_R_X47Y177/CLBLM_IMUX20 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y177/CLBLM_L_C2 CLBLM_R_X47Y177/CLBLM_M_AMUX INT_R_X47Y177/IMUX20 INT_R_X47Y177/LOGIC_OUTS20 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y177/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][0]_i_6_n_0 - 
wires: CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y176/CLBLM_L_AMUX CLBLM_R_X47Y177/CLBLM_IMUX34 CLBLM_R_X47Y177/CLBLM_L_C6 INT_L_X46Y177/EL1BEG1 INT_L_X46Y177/NW2END2 INT_R_X47Y176/LOGIC_OUTS16 INT_R_X47Y176/NW2BEG2 INT_R_X47Y177/EL1END1 INT_R_X47Y177/IMUX34 INT_R_X47Y177/NW2A2 
pips: CLBLM_R_X47Y176/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y177/INT_L.NW2END2->>EL1BEG1 INT_R_X47Y176/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X47Y177/INT_R.EL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][0]_i_7_n_0 - 
wires: CLBLM_R_X47Y177/CLBLM_IMUX30 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y177/CLBLM_L_C5 CLBLM_R_X47Y177/CLBLM_M_CMUX INT_R_X47Y177/IMUX30 INT_R_X47Y177/LOGIC_OUTS22 INT_R_X47Y177/NL1BEG_N3 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y177/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y177/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y177/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][0]_i_8_n_0 - 
wires: CLBLM_R_X47Y177/CLBLM_IMUX21 CLBLM_R_X47Y177/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y177/CLBLM_L_AMUX CLBLM_R_X47Y177/CLBLM_L_C4 INT_R_X47Y177/IMUX21 INT_R_X47Y177/LOGIC_OUTS16 
pips: CLBLM_R_X47Y177/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y177/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y177/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][0]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_2_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_IMUX29 CLBLL_R_X45Y180/CLBLL_LL_C2 CLBLL_R_X45Y181/CLBLL_LL_C CLBLL_R_X45Y181/CLBLL_LOGIC_OUTS14 INT_R_X45Y180/IMUX29 INT_R_X45Y180/SL1END2 INT_R_X45Y181/LOGIC_OUTS14 INT_R_X45Y181/SL1BEG2 
pips: CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y181/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y180/INT_R.SL1END2->>IMUX29 INT_R_X45Y181/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][10]_i_3_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_IMUX28 CLBLL_R_X45Y180/CLBLL_LL_AMUX CLBLL_R_X45Y180/CLBLL_LL_C4 CLBLL_R_X45Y180/CLBLL_LOGIC_OUTS20 INT_R_X45Y180/IMUX28 INT_R_X45Y180/LOGIC_OUTS20 
pips: CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y180/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y180/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][10]_i_4_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_IMUX35 CLBLL_R_X45Y180/CLBLL_LL_C6 CLBLL_R_X45Y180/CLBLL_WL1END1 CLBLM_L_X46Y180/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y180/CLBLM_L_AMUX CLBLM_L_X46Y180/CLBLM_WL1END1 INT_L_X46Y180/LOGIC_OUTS_L16 INT_L_X46Y180/WL1BEG1 INT_R_X45Y180/IMUX35 INT_R_X45Y180/WL1END1 VBRK_X113Y188/VBRK_WL1END1 
pips: CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X46Y180/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y180/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X45Y180/INT_R.WL1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][10]_i_5_n_0 - 
wires: CLBLL_R_X45Y181/CLBLL_IMUX29 CLBLL_R_X45Y181/CLBLL_LL_C2 CLBLL_R_X45Y181/CLBLL_WR1END3 CLBLM_L_X46Y181/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y181/CLBLM_M_AMUX CLBLM_L_X46Y181/CLBLM_WR1END3 INT_L_X46Y181/LOGIC_OUTS_L20 INT_L_X46Y181/WR1BEG3 INT_R_X45Y181/IMUX29 INT_R_X45Y181/WR1END3 VBRK_X113Y189/VBRK_WR1END3 
pips: CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X46Y181/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y181/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X45Y181/INT_R.WR1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][10]_i_6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y180/BRAM_EL1BEG1_1 CLBLL_R_X45Y181/CLBLL_IMUX22 CLBLL_R_X45Y181/CLBLL_LL_C3 CLBLM_R_X43Y181/CLBLM_EL1BEG1 CLBLM_R_X43Y181/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y181/CLBLM_L_AMUX INT_L_X44Y181/EL1END1 INT_L_X44Y181/ER1BEG2 INT_R_X43Y181/EL1BEG1 INT_R_X43Y181/LOGIC_OUTS16 INT_R_X45Y181/ER1END2 INT_R_X45Y181/IMUX22 
pips: CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X43Y181/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X44Y181/INT_L.EL1END1->>ER1BEG2 INT_R_X43Y181/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X45Y181/INT_R.ER1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][10]_i_7_n_0 - 
wires: CLBLL_R_X45Y181/CLBLL_IMUX31 CLBLL_R_X45Y181/CLBLL_LL_C5 CLBLL_R_X45Y181/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y181/CLBLL_L_AMUX INT_R_X45Y181/BYP_ALT3 INT_R_X45Y181/BYP_BOUNCE3 INT_R_X45Y181/IMUX31 INT_R_X45Y181/LOGIC_OUTS16 INT_R_X45Y182/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y181/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y181/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y181/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X45Y181/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][10]_i_8_n_0 - 
wires: CLBLL_R_X45Y181/CLBLL_IMUX28 CLBLL_R_X45Y181/CLBLL_LL_AMUX CLBLL_R_X45Y181/CLBLL_LL_C4 CLBLL_R_X45Y181/CLBLL_LOGIC_OUTS20 INT_R_X45Y181/IMUX28 INT_R_X45Y181/LOGIC_OUTS20 
pips: CLBLL_R_X45Y181/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y181/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y181/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][10]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_2_n_0 - 
wires: CLBLM_R_X41Y181/CLBLM_IMUX20 CLBLM_R_X41Y181/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y181/CLBLM_L_C2 CLBLM_R_X41Y181/CLBLM_L_D INT_R_X41Y181/FAN_ALT1 INT_R_X41Y181/FAN_BOUNCE1 INT_R_X41Y181/IMUX20 INT_R_X41Y181/LOGIC_OUTS11 
pips: CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y181/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y181/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y181/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X41Y181/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][11]_i_3_n_0 - 
wires: CLBLL_L_X42Y181/CLBLL_LL_AMUX CLBLL_L_X42Y181/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y181/CLBLL_WR1END3 CLBLM_R_X41Y181/CLBLM_IMUX30 CLBLM_R_X41Y181/CLBLM_L_C5 CLBLM_R_X41Y181/CLBLM_WR1END3 INT_L_X42Y181/LOGIC_OUTS_L20 INT_L_X42Y181/WR1BEG3 INT_R_X41Y181/IMUX30 INT_R_X41Y181/WR1END3 
pips: CLBLL_L_X42Y181/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X42Y181/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X41Y181/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][11]_i_4_n_0 - 
wires: CLBLL_L_X42Y181/CLBLL_LL_CMUX CLBLL_L_X42Y181/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y181/CLBLL_WR1END1 CLBLM_R_X41Y181/CLBLM_IMUX34 CLBLM_R_X41Y181/CLBLM_L_C6 CLBLM_R_X41Y181/CLBLM_WR1END1 INT_L_X42Y181/LOGIC_OUTS_L22 INT_L_X42Y181/WR1BEG1 INT_R_X41Y181/IMUX34 INT_R_X41Y181/WR1END1 
pips: CLBLL_L_X42Y181/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X42Y181/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X41Y181/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][11]_i_5_n_0 - 
wires: CLBLM_R_X41Y181/CLBLM_IMUX36 CLBLM_R_X41Y181/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y181/CLBLM_L_D2 CLBLM_R_X41Y181/CLBLM_M_AMUX INT_R_X41Y181/IMUX36 INT_R_X41Y181/LOGIC_OUTS20 
pips: CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y181/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y181/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][11]_i_6_n_0 - 
wires: CLBLM_R_X41Y181/CLBLM_IMUX37 CLBLM_R_X41Y181/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y181/CLBLM_L_AMUX CLBLM_R_X41Y181/CLBLM_L_D4 INT_R_X41Y181/IMUX37 INT_R_X41Y181/LOGIC_OUTS16 
pips: CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y181/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y181/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][11]_i_7_n_0 - 
wires: CLBLM_R_X41Y180/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y180/CLBLM_L_AMUX CLBLM_R_X41Y181/CLBLM_IMUX41 CLBLM_R_X41Y181/CLBLM_L_D1 INT_L_X40Y181/EL1BEG1 INT_L_X40Y181/NW2END2 INT_R_X41Y180/LOGIC_OUTS16 INT_R_X41Y180/NW2BEG2 INT_R_X41Y181/EL1END1 INT_R_X41Y181/IMUX41 INT_R_X41Y181/NW2A2 
pips: CLBLM_R_X41Y180/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X40Y181/INT_L.NW2END2->>EL1BEG1 INT_R_X41Y180/INT_R.LOGIC_OUTS16->>NW2BEG2 INT_R_X41Y181/INT_R.EL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][11]_i_8_n_0 - 
wires: CLBLM_R_X41Y181/CLBLM_IMUX39 CLBLM_R_X41Y181/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y181/CLBLM_L_D3 CLBLM_R_X41Y181/CLBLM_M_CMUX INT_R_X41Y181/FAN_BOUNCE_S3_4 INT_R_X41Y181/IMUX39 INT_R_X41Y181/LOGIC_OUTS22 INT_R_X41Y181/NR1BEG0 INT_R_X41Y182/FAN_ALT4 INT_R_X41Y182/FAN_BOUNCE4 INT_R_X41Y182/NR1END0 
pips: CLBLM_R_X41Y181/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y181/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y181/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X41Y181/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X41Y182/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y182/INT_R.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][11]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_2_n_0 - 
wires: CLBLM_L_X50Y181/CLBLM_LOGIC_OUTS14 CLBLM_L_X50Y181/CLBLM_M_C CLBLM_L_X50Y181/CLBLM_WL1END1 CLBLM_R_X49Y181/CLBLM_IMUX20 CLBLM_R_X49Y181/CLBLM_L_C2 CLBLM_R_X49Y181/CLBLM_WL1END1 INT_L_X50Y181/LOGIC_OUTS_L14 INT_L_X50Y181/WL1BEG1 INT_R_X49Y181/IMUX20 INT_R_X49Y181/WL1END1 
pips: CLBLM_L_X50Y181/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X50Y181/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X49Y181/INT_R.WL1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][12]_i_3_n_0 - 
wires: CLBLM_R_X49Y181/CLBLM_IMUX34 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y181/CLBLM_L_C6 CLBLM_R_X49Y181/CLBLM_M_AMUX INT_R_X49Y181/FAN_ALT7 INT_R_X49Y181/FAN_BOUNCE7 INT_R_X49Y181/IMUX34 INT_R_X49Y181/LOGIC_OUTS20 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X49Y181/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y181/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y181/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X49Y181/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][12]_i_4_n_0 - 
wires: CLBLM_R_X49Y181/CLBLM_IMUX21 CLBLM_R_X49Y181/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y181/CLBLM_L_AMUX CLBLM_R_X49Y181/CLBLM_L_C4 INT_R_X49Y181/IMUX21 INT_R_X49Y181/LOGIC_OUTS16 
pips: CLBLM_R_X49Y181/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y181/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y181/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][12]_i_5_n_0 - 
wires: CLBLM_L_X50Y180/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y180/CLBLM_M_AMUX CLBLM_L_X50Y181/CLBLM_IMUX31 CLBLM_L_X50Y181/CLBLM_M_C5 INT_L_X50Y180/LOGIC_OUTS_L20 INT_L_X50Y180/NR1BEG2 INT_L_X50Y181/BYP_ALT3 INT_L_X50Y181/BYP_BOUNCE3 INT_L_X50Y181/IMUX_L31 INT_L_X50Y181/NR1END2 INT_L_X50Y182/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X50Y180/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X50Y180/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X50Y181/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X50Y181/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X50Y181/INT_L.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][12]_i_6_n_0 - 
wires: CLBLM_L_X50Y181/CLBLM_IMUX28 CLBLM_L_X50Y181/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y181/CLBLM_M_AMUX CLBLM_L_X50Y181/CLBLM_M_C4 INT_L_X50Y181/IMUX_L28 INT_L_X50Y181/LOGIC_OUTS_L20 
pips: CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X50Y181/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X50Y181/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][12]_i_7_n_0 - 
wires: CLBLM_L_X50Y180/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y180/CLBLM_M_CMUX CLBLM_L_X50Y181/CLBLM_IMUX32 CLBLM_L_X50Y181/CLBLM_M_C1 INT_L_X50Y180/LOGIC_OUTS_L22 INT_L_X50Y180/NR1BEG0 INT_L_X50Y181/IMUX_L32 INT_L_X50Y181/NR1END0 
pips: CLBLM_L_X50Y180/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X50Y180/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X50Y181/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][12]_i_8_n_0 - 
wires: CLBLM_L_X50Y181/CLBLM_IMUX29 CLBLM_L_X50Y181/CLBLM_LOGIC_OUTS16 CLBLM_L_X50Y181/CLBLM_L_AMUX CLBLM_L_X50Y181/CLBLM_M_C2 INT_L_X50Y181/IMUX_L29 INT_L_X50Y181/LOGIC_OUTS_L16 
pips: CLBLM_L_X50Y181/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X50Y181/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X50Y181/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][12]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_2_n_0 - 
wires: CLBLL_L_X42Y178/CLBLL_IMUX29 CLBLL_L_X42Y178/CLBLL_LL_C2 CLBLL_L_X42Y178/CLBLL_SE2A2 CLBLM_R_X41Y178/CLBLM_SE2A2 CLBLM_R_X41Y179/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y179/CLBLM_L_C INT_L_X42Y178/IMUX_L29 INT_L_X42Y178/SE2END2 INT_R_X41Y178/SE2A2 INT_R_X41Y179/LOGIC_OUTS10 INT_R_X41Y179/SE2BEG2 
pips: CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X41Y179/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X42Y178/INT_L.SE2END2->>IMUX_L29 INT_R_X41Y179/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][13]_i_3_n_0 - 
wires: CLBLL_L_X42Y178/CLBLL_IMUX28 CLBLL_L_X42Y178/CLBLL_LL_AMUX CLBLL_L_X42Y178/CLBLL_LL_C4 CLBLL_L_X42Y178/CLBLL_LOGIC_OUTS20 INT_L_X42Y178/IMUX_L28 INT_L_X42Y178/LOGIC_OUTS_L20 
pips: CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y178/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y178/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][13]_i_4_n_0 - 
wires: CLBLL_L_X42Y178/CLBLL_IMUX35 CLBLL_L_X42Y178/CLBLL_LL_C6 CLBLL_L_X42Y178/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y178/CLBLL_L_AMUX INT_L_X42Y178/FAN_ALT5 INT_L_X42Y178/FAN_BOUNCE5 INT_L_X42Y178/IMUX_L35 INT_L_X42Y178/LOGIC_OUTS_L16 
pips: CLBLL_L_X42Y178/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y178/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y178/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y178/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X42Y178/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][13]_i_5_n_0 - 
wires: CLBLM_R_X41Y179/CLBLM_IMUX20 CLBLM_R_X41Y179/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y179/CLBLM_L_C2 CLBLM_R_X41Y179/CLBLM_M_AMUX INT_R_X41Y179/IMUX20 INT_R_X41Y179/LOGIC_OUTS20 
pips: CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X41Y179/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y179/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][13]_i_6_n_0 - 
wires: CLBLM_R_X41Y179/CLBLM_IMUX33 CLBLM_R_X41Y179/CLBLM_L_C1 CLBLM_R_X41Y180/CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y180/CLBLM_L_CMUX INT_R_X41Y179/IMUX33 INT_R_X41Y179/SL1END0 INT_R_X41Y180/LOGIC_OUTS18 INT_R_X41Y180/SL1BEG0 
pips: CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X41Y180/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X41Y179/INT_R.SL1END0->>IMUX33 INT_R_X41Y180/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][13]_i_7_n_0 - 
wires: CLBLM_R_X41Y179/CLBLM_IMUX30 CLBLM_R_X41Y179/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y179/CLBLM_L_C5 CLBLM_R_X41Y179/CLBLM_M_CMUX INT_R_X41Y179/IMUX30 INT_R_X41Y179/LOGIC_OUTS22 INT_R_X41Y179/NL1BEG_N3 
pips: CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y179/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y179/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X41Y179/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][13]_i_8_n_0 - 
wires: CLBLM_R_X41Y179/CLBLM_IMUX21 CLBLM_R_X41Y179/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y179/CLBLM_L_AMUX CLBLM_R_X41Y179/CLBLM_L_C4 INT_R_X41Y179/IMUX21 INT_R_X41Y179/LOGIC_OUTS16 
pips: CLBLM_R_X41Y179/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y179/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y179/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][13]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_2_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_IMUX45 CLBLL_R_X45Y180/CLBLL_LL_D2 CLBLL_R_X45Y180/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y180/CLBLL_L_C INT_R_X45Y180/IMUX45 INT_R_X45Y180/LOGIC_OUTS10 
pips: CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y180/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X45Y180/INT_R.LOGIC_OUTS10->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][14]_i_3_n_0 - 
wires: CLBLL_R_X45Y179/CLBLL_LL_AMUX CLBLL_R_X45Y179/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y180/CLBLL_IMUX44 CLBLL_R_X45Y180/CLBLL_LL_D4 INT_R_X45Y179/LOGIC_OUTS20 INT_R_X45Y179/NR1BEG2 INT_R_X45Y180/IMUX44 INT_R_X45Y180/NR1END2 
pips: CLBLL_R_X45Y179/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_R_X45Y179/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X45Y180/INT_R.NR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][14]_i_4_n_0 - 
wires: CLBLL_R_X45Y179/CLBLL_LL_CMUX CLBLL_R_X45Y179/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y180/CLBLL_IMUX47 CLBLL_R_X45Y180/CLBLL_LL_D5 INT_R_X45Y179/LOGIC_OUTS22 INT_R_X45Y179/NN2BEG0 INT_R_X45Y180/IMUX47 INT_R_X45Y180/NN2A0 INT_R_X45Y180/NN2END_S2_0 INT_R_X45Y181/NN2END0 
pips: CLBLL_R_X45Y179/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X45Y179/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X45Y180/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][14]_i_5_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_IMUX20 CLBLL_R_X45Y180/CLBLL_L_C2 CLBLL_R_X45Y181/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y181/CLBLL_L_CMUX INT_R_X45Y180/IMUX20 INT_R_X45Y180/SR1END1 INT_R_X45Y181/LOGIC_OUTS18 INT_R_X45Y181/SR1BEG1 
pips: CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y181/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y180/INT_R.SR1END1->>IMUX20 INT_R_X45Y181/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][14]_i_6_n_0 - 
wires: CLBLL_R_X45Y179/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y179/CLBLL_L_AMUX CLBLL_R_X45Y180/CLBLL_IMUX34 CLBLL_R_X45Y180/CLBLL_L_C6 INT_R_X45Y179/LOGIC_OUTS16 INT_R_X45Y179/NL1BEG1 INT_R_X45Y180/IMUX34 INT_R_X45Y180/NL1END1 
pips: CLBLL_R_X45Y179/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X45Y179/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X45Y180/INT_R.NL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][14]_i_7_n_0 - 
wires: CLBLL_R_X45Y179/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y179/CLBLL_L_CMUX CLBLL_R_X45Y180/CLBLL_IMUX30 CLBLL_R_X45Y180/CLBLL_L_C5 INT_L_X44Y179/EL1BEG3 INT_L_X44Y179/NW2END_S0_0 INT_L_X44Y180/EL1BEG_N3 INT_L_X44Y180/NW2END0 INT_R_X45Y179/EL1END3 INT_R_X45Y179/LOGIC_OUTS18 INT_R_X45Y179/NR1BEG3 INT_R_X45Y179/NW2BEG0 INT_R_X45Y180/IMUX30 INT_R_X45Y180/NR1END3 INT_R_X45Y180/NW2A0 
pips: CLBLL_R_X45Y179/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X44Y180/INT_L.NW2END0->>EL1BEG_N3 INT_R_X45Y179/INT_R.EL1END3->>NR1BEG3 INT_R_X45Y179/INT_R.LOGIC_OUTS18->>NW2BEG0 INT_R_X45Y180/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][14]_i_8_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_IMUX21 CLBLL_R_X45Y180/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y180/CLBLL_L_AMUX CLBLL_R_X45Y180/CLBLL_L_C4 INT_R_X45Y180/IMUX21 INT_R_X45Y180/LOGIC_OUTS16 
pips: CLBLL_R_X45Y180/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y180/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y180/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][14]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_2_n_0 - 
wires: CLBLL_R_X45Y176/CLBLL_LL_C CLBLL_R_X45Y176/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y178/CLBLL_IMUX29 CLBLL_R_X45Y178/CLBLL_LL_C2 INT_R_X45Y176/LOGIC_OUTS14 INT_R_X45Y176/NR1BEG2 INT_R_X45Y177/NR1BEG2 INT_R_X45Y177/NR1END2 INT_R_X45Y178/IMUX29 INT_R_X45Y178/NR1END2 
pips: CLBLL_R_X45Y176/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X45Y176/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X45Y177/INT_R.NR1END2->>NR1BEG2 INT_R_X45Y178/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][15]_i_3_n_0 - 
wires: CLBLL_R_X45Y178/CLBLL_IMUX31 CLBLL_R_X45Y178/CLBLL_LL_C5 CLBLL_R_X45Y178/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y178/CLBLL_L_AMUX INT_R_X45Y178/BYP_ALT3 INT_R_X45Y178/BYP_BOUNCE3 INT_R_X45Y178/IMUX31 INT_R_X45Y178/LOGIC_OUTS16 INT_R_X45Y179/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y178/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y178/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y178/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X45Y178/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][15]_i_4_n_0 - 
wires: CLBLL_R_X45Y178/CLBLL_IMUX28 CLBLL_R_X45Y178/CLBLL_LL_AMUX CLBLL_R_X45Y178/CLBLL_LL_C4 CLBLL_R_X45Y178/CLBLL_LOGIC_OUTS20 INT_R_X45Y178/IMUX28 INT_R_X45Y178/LOGIC_OUTS20 
pips: CLBLL_R_X45Y178/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y178/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y178/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][15]_i_5_n_0 - 
wires: CLBLL_R_X45Y176/CLBLL_IMUX31 CLBLL_R_X45Y176/CLBLL_LL_C5 CLBLL_R_X45Y177/CLBLL_LL_AMUX CLBLL_R_X45Y177/CLBLL_LOGIC_OUTS20 INT_R_X45Y176/IMUX31 INT_R_X45Y176/SR1END3 INT_R_X45Y177/LOGIC_OUTS20 INT_R_X45Y177/SR1BEG3 INT_R_X45Y177/SR1END_N3_3 
pips: CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y177/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y176/INT_R.SR1END3->>IMUX31 INT_R_X45Y177/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][15]_i_6_n_0 - 
wires: CLBLL_R_X45Y176/CLBLL_IMUX29 CLBLL_R_X45Y176/CLBLL_LL_C2 CLBLL_R_X45Y176/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y176/CLBLL_L_AMUX INT_R_X45Y176/IMUX29 INT_R_X45Y176/LOGIC_OUTS16 
pips: CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y176/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y176/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][15]_i_7_n_0 - 
wires: CLBLL_R_X45Y176/CLBLL_IMUX28 CLBLL_R_X45Y176/CLBLL_LL_AMUX CLBLL_R_X45Y176/CLBLL_LL_C4 CLBLL_R_X45Y176/CLBLL_LOGIC_OUTS20 INT_R_X45Y176/IMUX28 INT_R_X45Y176/LOGIC_OUTS20 
pips: CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y176/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y176/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][15]_i_8_n_0 - 
wires: CLBLL_R_X45Y176/CLBLL_IMUX22 CLBLL_R_X45Y176/CLBLL_LL_C3 CLBLL_R_X45Y176/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y176/CLBLL_L_CMUX INT_R_X45Y176/IMUX22 INT_R_X45Y176/LOGIC_OUTS18 INT_R_X45Y176/NL1BEG_N3 
pips: CLBLL_R_X45Y176/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y176/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y176/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X45Y176/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][15]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_2_n_0 - 
wires: CLBLL_R_X45Y167/CLBLL_IMUX20 CLBLL_R_X45Y167/CLBLL_L_C2 CLBLL_R_X45Y169/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y169/CLBLL_L_C INT_R_X45Y167/FAN_ALT1 INT_R_X45Y167/FAN_BOUNCE1 INT_R_X45Y167/IMUX20 INT_R_X45Y167/SS2END2 INT_R_X45Y168/SS2A2 INT_R_X45Y169/LOGIC_OUTS10 INT_R_X45Y169/SS2BEG2 
pips: CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y169/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X45Y167/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y167/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X45Y167/INT_R.SS2END2->>FAN_ALT1 INT_R_X45Y169/INT_R.LOGIC_OUTS10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][16]_i_3_n_0 - 
wires: CLBLL_R_X45Y167/CLBLL_IMUX34 CLBLL_R_X45Y167/CLBLL_LL_AMUX CLBLL_R_X45Y167/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y167/CLBLL_L_C6 INT_R_X45Y167/FAN_ALT7 INT_R_X45Y167/FAN_BOUNCE7 INT_R_X45Y167/IMUX34 INT_R_X45Y167/LOGIC_OUTS20 
pips: CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y167/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y167/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y167/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X45Y167/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][16]_i_4_n_0 - 
wires: CLBLL_R_X45Y167/CLBLL_IMUX21 CLBLL_R_X45Y167/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y167/CLBLL_L_AMUX CLBLL_R_X45Y167/CLBLL_L_C4 INT_R_X45Y167/IMUX21 INT_R_X45Y167/LOGIC_OUTS16 
pips: CLBLL_R_X45Y167/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y167/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y167/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][16]_i_5_n_0 - 
wires: CLBLL_R_X45Y169/CLBLL_IMUX34 CLBLL_R_X45Y169/CLBLL_LL_AMUX CLBLL_R_X45Y169/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y169/CLBLL_L_C6 INT_R_X45Y169/FAN_ALT7 INT_R_X45Y169/FAN_BOUNCE7 INT_R_X45Y169/IMUX34 INT_R_X45Y169/LOGIC_OUTS20 
pips: CLBLL_R_X45Y169/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y169/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y169/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y169/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X45Y169/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][16]_i_6_n_0 - 
wires: CLBLL_R_X45Y169/CLBLL_IMUX23 CLBLL_R_X45Y169/CLBLL_L_C3 CLBLL_R_X45Y169/CLBLL_WR1END3 CLBLM_L_X46Y169/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y169/CLBLM_M_AMUX CLBLM_L_X46Y169/CLBLM_WR1END3 INT_L_X46Y169/LOGIC_OUTS_L20 INT_L_X46Y169/WR1BEG3 INT_R_X45Y169/IMUX23 INT_R_X45Y169/WR1END3 VBRK_X113Y176/VBRK_WR1END3 
pips: CLBLL_R_X45Y169/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X46Y169/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y169/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X45Y169/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][16]_i_7_n_0 - 
wires: CLBLL_R_X45Y169/CLBLL_IMUX30 CLBLL_R_X45Y169/CLBLL_LL_CMUX CLBLL_R_X45Y169/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y169/CLBLL_L_C5 INT_R_X45Y169/IMUX30 INT_R_X45Y169/LOGIC_OUTS22 INT_R_X45Y169/NL1BEG_N3 
pips: CLBLL_R_X45Y169/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y169/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X45Y169/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X45Y169/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][16]_i_8_n_0 - 
wires: CLBLL_R_X45Y169/CLBLL_IMUX21 CLBLL_R_X45Y169/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y169/CLBLL_L_AMUX CLBLL_R_X45Y169/CLBLL_L_C4 INT_R_X45Y169/IMUX21 INT_R_X45Y169/LOGIC_OUTS16 
pips: CLBLL_R_X45Y169/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y169/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y169/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][16]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_2_n_0 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX20 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y171/CLBLM_L_C2 CLBLM_R_X47Y171/CLBLM_L_D INT_R_X47Y171/FAN_ALT1 INT_R_X47Y171/FAN_BOUNCE1 INT_R_X47Y171/IMUX20 INT_R_X47Y171/LOGIC_OUTS11 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X47Y171/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y171/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X47Y171/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][17]_i_3_n_0 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX30 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y171/CLBLM_L_C5 CLBLM_R_X47Y171/CLBLM_M_AMUX INT_R_X47Y171/BYP_ALT2 INT_R_X47Y171/BYP_BOUNCE2 INT_R_X47Y171/IMUX30 INT_R_X47Y171/LOGIC_OUTS20 INT_R_X47Y172/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y171/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y171/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X47Y171/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X47Y171/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][17]_i_4_n_0 - 
wires: CLBLM_L_X46Y171/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y171/CLBLM_M_AMUX CLBLM_R_X47Y171/CLBLM_IMUX34 CLBLM_R_X47Y171/CLBLM_L_C6 INT_L_X46Y171/EL1BEG1 INT_L_X46Y171/LOGIC_OUTS_L20 INT_R_X47Y171/EL1END1 INT_R_X47Y171/IMUX34 
pips: CLBLM_L_X46Y171/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y171/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_R_X47Y171/INT_R.EL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][17]_i_5_n_0 - 
wires: CLBLM_R_X47Y170/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y170/CLBLM_L_AMUX CLBLM_R_X47Y171/CLBLM_IMUX42 CLBLM_R_X47Y171/CLBLM_L_D6 INT_R_X47Y170/LOGIC_OUTS16 INT_R_X47Y170/NL1BEG1 INT_R_X47Y171/IMUX42 INT_R_X47Y171/NL1END1 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X47Y170/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X47Y171/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][17]_i_6_n_0 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX46 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y171/CLBLM_L_D5 CLBLM_R_X47Y171/CLBLM_M_CMUX INT_R_X47Y171/IMUX46 INT_R_X47Y171/LOGIC_OUTS22 INT_R_X47Y171/NL1BEG_N3 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y171/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y171/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y171/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][17]_i_7_n_0 - 
wires: CLBLM_R_X47Y170/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y170/CLBLM_L_CMUX CLBLM_R_X47Y171/CLBLM_IMUX39 CLBLM_R_X47Y171/CLBLM_L_D3 INT_R_X47Y170/LOGIC_OUTS18 INT_R_X47Y170/NL1BEG_N3 INT_R_X47Y170/NR1BEG3 INT_R_X47Y171/IMUX39 INT_R_X47Y171/NR1END3 
pips: CLBLM_R_X47Y170/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_R_X47Y170/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X47Y170/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X47Y171/INT_R.NR1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][17]_i_8_n_0 - 
wires: CLBLM_R_X47Y171/CLBLM_IMUX37 CLBLM_R_X47Y171/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y171/CLBLM_L_AMUX CLBLM_R_X47Y171/CLBLM_L_D4 INT_R_X47Y171/IMUX37 INT_R_X47Y171/LOGIC_OUTS16 
pips: CLBLM_R_X47Y171/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X47Y171/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y171/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][17]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_2_n_0 - 
wires: CLBLL_R_X45Y175/CLBLL_IMUX29 CLBLL_R_X45Y175/CLBLL_LL_C2 CLBLL_R_X45Y175/CLBLL_LL_D CLBLL_R_X45Y175/CLBLL_LOGIC_OUTS15 INT_R_X45Y175/FAN_ALT3 INT_R_X45Y175/FAN_BOUNCE3 INT_R_X45Y175/IMUX29 INT_R_X45Y175/LOGIC_OUTS15 
pips: CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y175/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y175/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y175/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X45Y175/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][18]_i_3_n_0 - 
wires: CLBLL_R_X45Y174/CLBLL_LL_AMUX CLBLL_R_X45Y174/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y175/CLBLL_IMUX28 CLBLL_R_X45Y175/CLBLL_LL_C4 HCLK_R_X111Y182/HCLK_NR1BEG2 INT_R_X45Y174/LOGIC_OUTS20 INT_R_X45Y174/NR1BEG2 INT_R_X45Y175/IMUX28 INT_R_X45Y175/NR1END2 
pips: CLBLL_R_X45Y174/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X45Y174/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X45Y175/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][18]_i_4_n_0 - 
wires: CLBLL_R_X45Y174/CLBLL_LL_CMUX CLBLL_R_X45Y174/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y175/CLBLL_IMUX31 CLBLL_R_X45Y175/CLBLL_LL_C5 HCLK_R_X111Y182/HCLK_NN2BEG0 INT_R_X45Y174/LOGIC_OUTS22 INT_R_X45Y174/NN2BEG0 INT_R_X45Y175/IMUX31 INT_R_X45Y175/NN2A0 INT_R_X45Y175/NN2END_S2_0 INT_R_X45Y176/NN2END0 
pips: CLBLL_R_X45Y174/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_R_X45Y174/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X45Y175/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][18]_i_5_n_0 - 
wires: CLBLL_R_X45Y174/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y174/CLBLL_L_AMUX CLBLL_R_X45Y175/CLBLL_IMUX40 CLBLL_R_X45Y175/CLBLL_LL_D1 HCLK_R_X111Y182/HCLK_FAN_BOUNCE_S3_2 HCLK_R_X111Y182/HCLK_NL1BEG1 INT_R_X45Y174/FAN_BOUNCE_S3_2 INT_R_X45Y174/LOGIC_OUTS16 INT_R_X45Y174/NL1BEG1 INT_R_X45Y175/FAN_ALT2 INT_R_X45Y175/FAN_BOUNCE2 INT_R_X45Y175/IMUX40 INT_R_X45Y175/NL1END1 
pips: CLBLL_R_X45Y174/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X45Y174/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X45Y175/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y175/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X45Y175/INT_R.NL1END1->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][18]_i_6_n_0 - 
wires: CLBLL_R_X45Y175/CLBLL_IMUX45 CLBLL_R_X45Y175/CLBLL_LL_D2 CLBLL_R_X45Y175/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y175/CLBLL_L_AMUX INT_R_X45Y175/IMUX45 INT_R_X45Y175/LOGIC_OUTS16 
pips: CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y175/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y175/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][18]_i_7_n_0 - 
wires: CLBLL_R_X45Y175/CLBLL_IMUX44 CLBLL_R_X45Y175/CLBLL_LL_AMUX CLBLL_R_X45Y175/CLBLL_LL_D4 CLBLL_R_X45Y175/CLBLL_LOGIC_OUTS20 INT_R_X45Y175/IMUX44 INT_R_X45Y175/LOGIC_OUTS20 
pips: CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y175/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y175/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][18]_i_8_n_0 - 
wires: CLBLL_R_X45Y175/CLBLL_IMUX38 CLBLL_R_X45Y175/CLBLL_LL_D3 CLBLL_R_X45Y175/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y175/CLBLL_L_CMUX INT_L_X44Y175/EL1BEG3 INT_L_X44Y175/NW2END_S0_0 INT_L_X44Y176/EL1BEG_N3 INT_L_X44Y176/NW2END0 INT_R_X45Y175/EL1END3 INT_R_X45Y175/IMUX38 INT_R_X45Y175/LOGIC_OUTS18 INT_R_X45Y175/NW2BEG0 INT_R_X45Y176/NW2A0 
pips: CLBLL_R_X45Y175/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y175/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X44Y176/INT_L.NW2END0->>EL1BEG_N3 INT_R_X45Y175/INT_R.EL1END3->>IMUX38 INT_R_X45Y175/INT_R.LOGIC_OUTS18->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][18]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_2_n_0 - 
wires: CLBLL_R_X45Y173/CLBLL_EE2BEG2 CLBLL_R_X45Y173/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y173/CLBLL_L_C CLBLM_L_X46Y173/CLBLM_EE2BEG2 CLBLM_R_X47Y173/CLBLM_EL1BEG1 CLBLM_R_X49Y173/CLBLM_IMUX22 CLBLM_R_X49Y173/CLBLM_M_C3 DSP_L_X48Y170/DSP_EL1BEG1_3 INT_INTERFACE_L_X48Y173/INT_INTERFACE_EL1BEG1 INT_L_X46Y173/EE2A2 INT_L_X48Y173/EL1END1 INT_L_X48Y173/ER1BEG2 INT_R_X45Y173/EE2BEG2 INT_R_X45Y173/LOGIC_OUTS10 INT_R_X47Y173/EE2END2 INT_R_X47Y173/EL1BEG1 INT_R_X49Y173/ER1END2 INT_R_X49Y173/IMUX22 VBRK_X113Y180/VBRK_EE2BEG2 VBRK_X118Y180/VBRK_EL1BEG1 
pips: CLBLL_R_X45Y173/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X48Y173/INT_L.EL1END1->>ER1BEG2 INT_R_X45Y173/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X47Y173/INT_R.EE2END2->>EL1BEG1 INT_R_X49Y173/INT_R.ER1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][19]_i_3_n_0 - 
wires: CLBLM_R_X49Y173/CLBLM_IMUX31 CLBLM_R_X49Y173/CLBLM_M_C5 CLBLM_R_X49Y174/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y174/CLBLM_M_AMUX INT_R_X49Y173/IMUX31 INT_R_X49Y173/SR1END3 INT_R_X49Y174/LOGIC_OUTS20 INT_R_X49Y174/SR1BEG3 INT_R_X49Y174/SR1END_N3_3 
pips: CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X49Y174/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y173/INT_R.SR1END3->>IMUX31 INT_R_X49Y174/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][19]_i_4_n_0 - 
wires: CLBLM_R_X49Y173/CLBLM_IMUX28 CLBLM_R_X49Y173/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y173/CLBLM_M_AMUX CLBLM_R_X49Y173/CLBLM_M_C4 INT_R_X49Y173/IMUX28 INT_R_X49Y173/LOGIC_OUTS20 
pips: CLBLM_R_X49Y173/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X49Y173/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y173/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][19]_i_5_n_0 - 
wires: CLBLL_R_X45Y173/CLBLL_IMUX20 CLBLL_R_X45Y173/CLBLL_LL_AMUX CLBLL_R_X45Y173/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y173/CLBLL_L_C2 INT_R_X45Y173/IMUX20 INT_R_X45Y173/LOGIC_OUTS20 
pips: CLBLL_R_X45Y173/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y173/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y173/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][19]_i_6_n_0 - 
wires: CLBLL_R_X45Y173/CLBLL_IMUX30 CLBLL_R_X45Y173/CLBLL_LL_CMUX CLBLL_R_X45Y173/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y173/CLBLL_L_C5 INT_R_X45Y173/IMUX30 INT_R_X45Y173/LOGIC_OUTS22 INT_R_X45Y173/NL1BEG_N3 
pips: CLBLL_R_X45Y173/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y173/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X45Y173/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X45Y173/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][19]_i_7_n_0 - 
wires: CLBLL_R_X45Y173/CLBLL_IMUX33 CLBLL_R_X45Y173/CLBLL_L_C1 CLBLL_R_X45Y174/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y174/CLBLL_L_CMUX INT_R_X45Y173/IMUX33 INT_R_X45Y173/SL1END0 INT_R_X45Y174/LOGIC_OUTS18 INT_R_X45Y174/SL1BEG0 
pips: CLBLL_R_X45Y173/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y174/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y173/INT_R.SL1END0->>IMUX33 INT_R_X45Y174/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][19]_i_8_n_0 - 
wires: CLBLL_R_X45Y173/CLBLL_IMUX21 CLBLL_R_X45Y173/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y173/CLBLL_L_AMUX CLBLL_R_X45Y173/CLBLL_L_C4 INT_R_X45Y173/IMUX21 INT_R_X45Y173/LOGIC_OUTS16 
pips: CLBLL_R_X45Y173/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y173/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y173/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][19]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_2_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_IMUX23 CLBLL_L_X42Y176/CLBLL_L_C3 CLBLL_L_X42Y177/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y177/CLBLL_L_C INT_L_X42Y176/IMUX_L23 INT_L_X42Y176/SR1END3 INT_L_X42Y177/LOGIC_OUTS_L10 INT_L_X42Y177/SR1BEG3 INT_L_X42Y177/SR1END_N3_3 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y177/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X42Y176/INT_L.SR1END3->>IMUX_L23 INT_L_X42Y177/INT_L.LOGIC_OUTS_L10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][1]_i_3_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_IMUX30 CLBLL_L_X42Y176/CLBLL_L_C5 CLBLM_R_X43Y176/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y176/CLBLM_M_AMUX INT_L_X42Y176/IMUX_L30 INT_L_X42Y176/WR1END3 INT_R_X43Y176/LOGIC_OUTS20 INT_R_X43Y176/WR1BEG3 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X43Y176/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y176/INT_L.WR1END3->>IMUX_L30 INT_R_X43Y176/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][1]_i_4_n_0 - 
wires: CLBLL_L_X42Y175/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y175/CLBLL_L_AMUX CLBLL_L_X42Y176/CLBLL_IMUX34 CLBLL_L_X42Y176/CLBLL_L_C6 INT_L_X42Y175/LOGIC_OUTS_L16 INT_L_X42Y175/NL1BEG1 INT_L_X42Y176/IMUX_L34 INT_L_X42Y176/NL1END1 
pips: CLBLL_L_X42Y175/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X42Y175/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X42Y176/INT_L.NL1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][1]_i_5_n_0 - 
wires: CLBLL_L_X42Y177/CLBLL_IMUX23 CLBLL_L_X42Y177/CLBLL_L_C3 CLBLM_R_X43Y177/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y177/CLBLM_M_AMUX INT_L_X42Y177/IMUX_L23 INT_L_X42Y177/WR1END3 INT_R_X43Y177/LOGIC_OUTS20 INT_R_X43Y177/WR1BEG3 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X43Y177/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y177/INT_L.WR1END3->>IMUX_L23 INT_R_X43Y177/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][1]_i_6_n_0 - 
wires: CLBLL_L_X42Y177/CLBLL_IMUX33 CLBLL_L_X42Y177/CLBLL_L_C1 CLBLL_L_X42Y178/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y178/CLBLL_L_CMUX INT_L_X42Y177/IMUX_L33 INT_L_X42Y177/SL1END0 INT_L_X42Y178/LOGIC_OUTS_L18 INT_L_X42Y178/SL1BEG0 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y178/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X42Y177/INT_L.SL1END0->>IMUX_L33 INT_L_X42Y178/INT_L.LOGIC_OUTS_L18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][1]_i_7_n_0 - 
wires: CLBLL_L_X42Y177/CLBLL_IMUX34 CLBLL_L_X42Y177/CLBLL_L_C6 CLBLM_R_X43Y177/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y177/CLBLM_M_CMUX INT_L_X42Y177/IMUX_L34 INT_L_X42Y177/WR1END1 INT_R_X43Y177/LOGIC_OUTS22 INT_R_X43Y177/WR1BEG1 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X43Y177/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X42Y177/INT_L.WR1END1->>IMUX_L34 INT_R_X43Y177/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][1]_i_8_n_0 - 
wires: CLBLL_L_X42Y177/CLBLL_IMUX21 CLBLL_L_X42Y177/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y177/CLBLL_L_AMUX CLBLL_L_X42Y177/CLBLL_L_C4 INT_L_X42Y177/IMUX_L21 INT_L_X42Y177/LOGIC_OUTS_L16 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y177/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y177/INT_L.LOGIC_OUTS_L16->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][1]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_2_n_0 - 
wires: CLBLM_R_X49Y168/CLBLM_IMUX23 CLBLM_R_X49Y168/CLBLM_L_C3 CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y169/CLBLM_L_C INT_R_X49Y168/IMUX23 INT_R_X49Y168/SR1END3 INT_R_X49Y169/LOGIC_OUTS10 INT_R_X49Y169/SR1BEG3 INT_R_X49Y169/SR1END_N3_3 
pips: CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y169/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X49Y168/INT_R.SR1END3->>IMUX23 INT_R_X49Y169/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][20]_i_3_n_0 - 
wires: CLBLM_L_X50Y168/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y168/CLBLM_M_AMUX CLBLM_L_X50Y168/CLBLM_WL1END1 CLBLM_R_X49Y168/CLBLM_IMUX34 CLBLM_R_X49Y168/CLBLM_L_C6 CLBLM_R_X49Y168/CLBLM_WL1END1 INT_L_X50Y168/LOGIC_OUTS_L20 INT_L_X50Y168/WL1BEG1 INT_R_X49Y168/IMUX34 INT_R_X49Y168/WL1END1 
pips: CLBLM_L_X50Y168/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X50Y168/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X49Y168/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][20]_i_4_n_0 - 
wires: CLBLM_R_X49Y168/CLBLM_IMUX21 CLBLM_R_X49Y168/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y168/CLBLM_L_AMUX CLBLM_R_X49Y168/CLBLM_L_C4 INT_R_X49Y168/IMUX21 INT_R_X49Y168/LOGIC_OUTS16 
pips: CLBLM_R_X49Y168/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y168/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y168/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][20]_i_5_n_0 - 
wires: CLBLM_R_X49Y169/CLBLM_IMUX20 CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y169/CLBLM_L_C2 CLBLM_R_X49Y169/CLBLM_M_AMUX INT_R_X49Y169/IMUX20 INT_R_X49Y169/LOGIC_OUTS20 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y169/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y169/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][20]_i_6_n_0 - 
wires: CLBLM_L_X50Y169/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y169/CLBLM_M_AMUX CLBLM_L_X50Y169/CLBLM_WL1END1 CLBLM_R_X49Y169/CLBLM_IMUX34 CLBLM_R_X49Y169/CLBLM_L_C6 CLBLM_R_X49Y169/CLBLM_WL1END1 INT_L_X50Y169/LOGIC_OUTS_L20 INT_L_X50Y169/WL1BEG1 INT_R_X49Y169/IMUX34 INT_R_X49Y169/WL1END1 
pips: CLBLM_L_X50Y169/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y169/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X50Y169/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X49Y169/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][20]_i_7_n_0 - 
wires: CLBLM_R_X49Y169/CLBLM_IMUX30 CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y169/CLBLM_L_C5 CLBLM_R_X49Y169/CLBLM_M_CMUX INT_R_X49Y169/IMUX30 INT_R_X49Y169/LOGIC_OUTS22 INT_R_X49Y169/NL1BEG_N3 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y169/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y169/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X49Y169/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][20]_i_8_n_0 - 
wires: CLBLM_R_X49Y169/CLBLM_IMUX21 CLBLM_R_X49Y169/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y169/CLBLM_L_AMUX CLBLM_R_X49Y169/CLBLM_L_C4 INT_R_X49Y169/IMUX21 INT_R_X49Y169/LOGIC_OUTS16 
pips: CLBLM_R_X49Y169/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y169/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y169/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][20]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_2_n_0 - 
wires: CLBLM_R_X49Y171/CLBLM_IMUX20 CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y171/CLBLM_L_C2 CLBLM_R_X49Y171/CLBLM_L_D INT_R_X49Y171/FAN_ALT1 INT_R_X49Y171/FAN_BOUNCE1 INT_R_X49Y171/IMUX20 INT_R_X49Y171/LOGIC_OUTS11 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y171/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X49Y171/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y171/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X49Y171/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][21]_i_3_n_0 - 
wires: CLBLM_L_X50Y171/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y171/CLBLM_M_AMUX CLBLM_L_X50Y171/CLBLM_WR1END3 CLBLM_R_X49Y171/CLBLM_IMUX30 CLBLM_R_X49Y171/CLBLM_L_C5 CLBLM_R_X49Y171/CLBLM_WR1END3 INT_L_X50Y171/LOGIC_OUTS_L20 INT_L_X50Y171/WR1BEG3 INT_R_X49Y171/IMUX30 INT_R_X49Y171/WR1END3 
pips: CLBLM_L_X50Y171/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X50Y171/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X49Y171/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][21]_i_4_n_0 - 
wires: CLBLM_R_X49Y171/CLBLM_IMUX34 CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y171/CLBLM_L_C6 CLBLM_R_X49Y171/CLBLM_M_AMUX INT_R_X49Y171/FAN_ALT7 INT_R_X49Y171/FAN_BOUNCE7 INT_R_X49Y171/IMUX34 INT_R_X49Y171/LOGIC_OUTS20 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X49Y171/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y171/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y171/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X49Y171/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][21]_i_5_n_0 - 
wires: CLBLM_R_X49Y170/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y170/CLBLM_L_AMUX CLBLM_R_X49Y171/CLBLM_IMUX36 CLBLM_R_X49Y171/CLBLM_L_D2 INT_R_X49Y170/LOGIC_OUTS16 INT_R_X49Y170/NR1BEG2 INT_R_X49Y171/IMUX36 INT_R_X49Y171/NR1END2 
pips: CLBLM_R_X49Y170/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_R_X49Y170/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X49Y171/INT_R.NR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][21]_i_6_n_0 - 
wires: CLBLM_L_X50Y171/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y171/CLBLM_M_CMUX CLBLM_L_X50Y172/CLBLM_NW2A0 CLBLM_R_X49Y171/CLBLM_IMUX39 CLBLM_R_X49Y171/CLBLM_L_D3 CLBLM_R_X49Y172/CLBLM_NW2A0 INT_L_X50Y171/LOGIC_OUTS_L22 INT_L_X50Y171/NW2BEG0 INT_L_X50Y172/NW2A0 INT_R_X49Y171/IMUX39 INT_R_X49Y171/NW2END_S0_0 INT_R_X49Y172/NW2END0 
pips: CLBLM_L_X50Y171/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X50Y171/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X49Y171/INT_R.NW2END_S0_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][21]_i_7_n_0 - 
wires: CLBLM_R_X49Y170/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y170/CLBLM_L_CMUX CLBLM_R_X49Y171/CLBLM_IMUX46 CLBLM_R_X49Y171/CLBLM_L_D5 INT_R_X49Y170/LOGIC_OUTS18 INT_R_X49Y170/NL1BEG_N3 INT_R_X49Y170/NR1BEG3 INT_R_X49Y171/IMUX46 INT_R_X49Y171/NR1END3 
pips: CLBLM_R_X49Y170/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X49Y170/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X49Y170/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X49Y171/INT_R.NR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][21]_i_8_n_0 - 
wires: CLBLM_R_X49Y171/CLBLM_IMUX37 CLBLM_R_X49Y171/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y171/CLBLM_L_AMUX CLBLM_R_X49Y171/CLBLM_L_D4 INT_R_X49Y171/IMUX37 INT_R_X49Y171/LOGIC_OUTS16 
pips: CLBLM_R_X49Y171/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X49Y171/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y171/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][21]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_2_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_EL1BEG2 CLBLL_L_X42Y176/CLBLL_IMUX36 CLBLL_L_X42Y176/CLBLL_L_D2 CLBLM_R_X41Y176/CLBLM_EL1BEG2 CLBLM_R_X41Y176/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y176/CLBLM_L_D INT_L_X42Y176/EL1END2 INT_L_X42Y176/IMUX_L36 INT_R_X41Y176/EL1BEG2 INT_R_X41Y176/LOGIC_OUTS11 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X41Y176/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X42Y176/INT_L.EL1END2->>IMUX_L36 INT_R_X41Y176/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][22]_i_3_n_0 - 
wires: CLBLL_L_X42Y175/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y175/CLBLL_L_CMUX CLBLL_L_X42Y176/CLBLL_IMUX39 CLBLL_L_X42Y176/CLBLL_L_D3 INT_L_X42Y175/LOGIC_OUTS_L18 INT_L_X42Y175/NN2BEG0 INT_L_X42Y176/IMUX_L39 INT_L_X42Y176/NN2A0 INT_L_X42Y176/NN2END_S2_0 INT_L_X42Y177/NN2END0 
pips: CLBLL_L_X42Y175/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 INT_L_X42Y175/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X42Y176/INT_L.NN2END_S2_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][22]_i_4_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_IMUX37 CLBLL_L_X42Y176/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y176/CLBLL_L_AMUX CLBLL_L_X42Y176/CLBLL_L_D4 INT_L_X42Y176/IMUX_L37 INT_L_X42Y176/LOGIC_OUTS_L16 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y176/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X42Y176/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][22]_i_5_n_0 - 
wires: CLBLM_R_X41Y176/CLBLM_IMUX36 CLBLM_R_X41Y176/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y176/CLBLM_L_D2 CLBLM_R_X41Y176/CLBLM_M_AMUX INT_R_X41Y176/IMUX36 INT_R_X41Y176/LOGIC_OUTS20 
pips: CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y176/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y176/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][22]_i_6_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_LL_AMUX CLBLL_L_X42Y176/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y176/CLBLL_WL1END1 CLBLM_R_X41Y176/CLBLM_IMUX42 CLBLM_R_X41Y176/CLBLM_L_D6 CLBLM_R_X41Y176/CLBLM_WL1END1 INT_L_X42Y176/LOGIC_OUTS_L20 INT_L_X42Y176/WL1BEG1 INT_R_X41Y176/IMUX42 INT_R_X41Y176/WL1END1 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X42Y176/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X41Y176/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][22]_i_7_n_0 - 
wires: CLBLM_R_X41Y176/CLBLM_IMUX46 CLBLM_R_X41Y176/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y176/CLBLM_L_D5 CLBLM_R_X41Y176/CLBLM_M_CMUX INT_R_X41Y176/IMUX46 INT_R_X41Y176/LOGIC_OUTS22 INT_R_X41Y176/NL1BEG_N3 
pips: CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y176/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y176/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X41Y176/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][22]_i_8_n_0 - 
wires: CLBLM_R_X41Y176/CLBLM_IMUX37 CLBLM_R_X41Y176/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y176/CLBLM_L_AMUX CLBLM_R_X41Y176/CLBLM_L_D4 INT_R_X41Y176/IMUX37 INT_R_X41Y176/LOGIC_OUTS16 
pips: CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y176/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y176/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][22]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_2_n_0 - 
wires: CLBLL_R_X45Y177/CLBLL_IMUX20 CLBLL_R_X45Y177/CLBLL_L_C2 CLBLL_R_X45Y177/CLBLL_WL1END1 CLBLM_L_X46Y177/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y177/CLBLM_M_C CLBLM_L_X46Y177/CLBLM_WL1END1 INT_L_X46Y177/LOGIC_OUTS_L14 INT_L_X46Y177/WL1BEG1 INT_R_X45Y177/IMUX20 INT_R_X45Y177/WL1END1 VBRK_X113Y185/VBRK_WL1END1 
pips: CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X46Y177/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y177/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X45Y177/INT_R.WL1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][23]_i_3_n_0 - 
wires: CLBLL_R_X45Y177/CLBLL_IMUX34 CLBLL_R_X45Y177/CLBLL_L_C6 CLBLL_R_X45Y178/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y178/CLBLL_L_CMUX INT_L_X44Y177/ER1BEG1 INT_L_X44Y177/SW2END0 INT_R_X45Y177/ER1END1 INT_R_X45Y177/IMUX34 INT_R_X45Y177/SW2A0 INT_R_X45Y178/LOGIC_OUTS18 INT_R_X45Y178/SW2BEG0 
pips: CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y178/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X44Y177/INT_L.SW2END0->>ER1BEG1 INT_R_X45Y177/INT_R.ER1END1->>IMUX34 INT_R_X45Y178/INT_R.LOGIC_OUTS18->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][23]_i_4_n_0 - 
wires: CLBLL_R_X45Y177/CLBLL_IMUX21 CLBLL_R_X45Y177/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y177/CLBLL_L_AMUX CLBLL_R_X45Y177/CLBLL_L_C4 INT_R_X45Y177/IMUX21 INT_R_X45Y177/LOGIC_OUTS16 
pips: CLBLL_R_X45Y177/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y177/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y177/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][23]_i_5_n_0 - 
wires: CLBLM_L_X46Y177/CLBLM_IMUX29 CLBLM_L_X46Y177/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y177/CLBLM_L_AMUX CLBLM_L_X46Y177/CLBLM_M_C2 INT_L_X46Y177/IMUX_L29 INT_L_X46Y177/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y177/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y177/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y177/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][23]_i_6_n_0 - 
wires: CLBLL_R_X45Y177/CLBLL_EL1BEG3 CLBLL_R_X45Y178/CLBLL_NW2A0 CLBLM_L_X46Y177/CLBLM_EL1BEG3 CLBLM_L_X46Y177/CLBLM_IMUX22 CLBLM_L_X46Y177/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y177/CLBLM_L_CMUX CLBLM_L_X46Y177/CLBLM_M_C3 CLBLM_L_X46Y178/CLBLM_NW2A0 INT_L_X46Y177/EL1END3 INT_L_X46Y177/IMUX_L22 INT_L_X46Y177/LOGIC_OUTS_L18 INT_L_X46Y177/NW2BEG0 INT_L_X46Y178/NW2A0 INT_R_X45Y177/EL1BEG3 INT_R_X45Y177/NW2END_S0_0 INT_R_X45Y178/EL1BEG_N3 INT_R_X45Y178/NW2END0 VBRK_X113Y185/VBRK_EL1BEG3 VBRK_X113Y186/VBRK_NW2A0 
pips: CLBLM_L_X46Y177/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y177/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y177/INT_L.EL1END3->>IMUX_L22 INT_L_X46Y177/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_R_X45Y178/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][23]_i_7_n_0 - 
wires: CLBLM_L_X46Y177/CLBLM_IMUX32 CLBLM_L_X46Y177/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y177/CLBLM_M_AMUX CLBLM_L_X46Y177/CLBLM_M_C1 INT_L_X46Y177/FAN_ALT7 INT_L_X46Y177/FAN_BOUNCE7 INT_L_X46Y177/IMUX_L32 INT_L_X46Y177/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y177/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y177/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y177/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y177/INT_L.FAN_BOUNCE7->>IMUX_L32 INT_L_X46Y177/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][23]_i_8_n_0 - 
wires: CLBLM_L_X46Y176/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y176/CLBLM_M_AMUX CLBLM_L_X46Y177/CLBLM_IMUX28 CLBLM_L_X46Y177/CLBLM_M_C4 INT_L_X46Y176/LOGIC_OUTS_L20 INT_L_X46Y176/NR1BEG2 INT_L_X46Y177/IMUX_L28 INT_L_X46Y177/NR1END2 
pips: CLBLM_L_X46Y176/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y177/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X46Y176/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X46Y177/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][23]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_2_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_IMUX31 CLBLL_R_X45Y171/CLBLL_LL_C5 CLBLL_R_X45Y171/CLBLL_LL_D CLBLL_R_X45Y171/CLBLL_LOGIC_OUTS15 INT_R_X45Y171/IMUX31 INT_R_X45Y171/LOGIC_OUTS15 
pips: CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y171/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y171/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][24]_i_3_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_IMUX29 CLBLL_R_X45Y171/CLBLL_LL_C2 CLBLL_R_X45Y171/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y171/CLBLL_L_AMUX INT_R_X45Y171/IMUX29 INT_R_X45Y171/LOGIC_OUTS16 
pips: CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y171/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y171/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][24]_i_4_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_IMUX35 CLBLL_R_X45Y171/CLBLL_LL_C6 CLBLL_R_X45Y171/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y171/CLBLL_L_CMUX INT_R_X45Y171/FAN_ALT5 INT_R_X45Y171/FAN_BOUNCE5 INT_R_X45Y171/IMUX35 INT_R_X45Y171/LOGIC_OUTS18 INT_R_X45Y171/NL1BEG_N3 
pips: CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y171/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X45Y171/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y171/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X45Y171/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X45Y171/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][24]_i_5_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_IMUX45 CLBLL_R_X45Y171/CLBLL_LL_D2 CLBLL_R_X45Y172/CLBLL_LL_AMUX CLBLL_R_X45Y172/CLBLL_LOGIC_OUTS20 INT_R_X45Y171/IMUX45 INT_R_X45Y171/SL1END2 INT_R_X45Y172/LOGIC_OUTS20 INT_R_X45Y172/SL1BEG2 
pips: CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X45Y172/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y171/INT_R.SL1END2->>IMUX45 INT_R_X45Y172/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][24]_i_6_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_IMUX47 CLBLL_R_X45Y171/CLBLL_LL_D5 CLBLL_R_X45Y172/CLBLL_NW2A0 CLBLM_L_X46Y171/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y171/CLBLM_M_CMUX CLBLM_L_X46Y172/CLBLM_NW2A0 INT_L_X46Y171/LOGIC_OUTS_L22 INT_L_X46Y171/NW2BEG0 INT_L_X46Y172/NW2A0 INT_R_X45Y171/IMUX47 INT_R_X45Y171/NW2END_S0_0 INT_R_X45Y172/NW2END0 VBRK_X113Y179/VBRK_NW2A0 
pips: CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X46Y171/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y171/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X45Y171/INT_R.NW2END_S0_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][24]_i_7_n_0 - 
wires: CLBLL_R_X45Y170/CLBLL_LL_AMUX CLBLL_R_X45Y170/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y171/CLBLL_IMUX38 CLBLL_R_X45Y171/CLBLL_LL_D3 CLBLL_R_X45Y171/CLBLL_NE2A2 CLBLL_R_X45Y171/CLBLL_WR1END3 CLBLM_L_X46Y171/CLBLM_NE2A2 CLBLM_L_X46Y171/CLBLM_WR1END3 INT_L_X46Y171/NE2END2 INT_L_X46Y171/WR1BEG3 INT_R_X45Y170/LOGIC_OUTS20 INT_R_X45Y170/NE2BEG2 INT_R_X45Y171/IMUX38 INT_R_X45Y171/NE2A2 INT_R_X45Y171/WR1END3 VBRK_X113Y178/VBRK_NE2A2 VBRK_X113Y178/VBRK_WR1END3 
pips: CLBLL_R_X45Y170/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X46Y171/INT_L.NE2END2->>WR1BEG3 INT_R_X45Y170/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X45Y171/INT_R.WR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][24]_i_8_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_IMUX44 CLBLL_R_X45Y171/CLBLL_LL_AMUX CLBLL_R_X45Y171/CLBLL_LL_D4 CLBLL_R_X45Y171/CLBLL_LOGIC_OUTS20 INT_R_X45Y171/IMUX44 INT_R_X45Y171/LOGIC_OUTS20 
pips: CLBLL_R_X45Y171/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y171/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y171/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][24]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_2_n_0 - 
wires: CLBLL_R_X45Y166/CLBLL_IMUX23 CLBLL_R_X45Y166/CLBLL_L_C3 CLBLL_R_X45Y168/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y168/CLBLL_L_C INT_R_X45Y166/IMUX23 INT_R_X45Y166/SR1END3 INT_R_X45Y167/SL1END2 INT_R_X45Y167/SR1BEG3 INT_R_X45Y167/SR1END_N3_3 INT_R_X45Y168/LOGIC_OUTS10 INT_R_X45Y168/SL1BEG2 
pips: CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y168/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X45Y166/INT_R.SR1END3->>IMUX23 INT_R_X45Y167/INT_R.SL1END2->>SR1BEG3 INT_R_X45Y168/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][25]_i_3_n_0 - 
wires: CLBLL_R_X45Y166/CLBLL_IMUX30 CLBLL_R_X45Y166/CLBLL_LL_AMUX CLBLL_R_X45Y166/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y166/CLBLL_L_C5 INT_R_X45Y166/BYP_ALT2 INT_R_X45Y166/BYP_BOUNCE2 INT_R_X45Y166/IMUX30 INT_R_X45Y166/LOGIC_OUTS20 INT_R_X45Y167/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y166/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y166/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X45Y166/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X45Y166/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][25]_i_4_n_0 - 
wires: CLBLL_R_X45Y166/CLBLL_IMUX21 CLBLL_R_X45Y166/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y166/CLBLL_L_AMUX CLBLL_R_X45Y166/CLBLL_L_C4 INT_R_X45Y166/IMUX21 INT_R_X45Y166/LOGIC_OUTS16 
pips: CLBLL_R_X45Y166/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y166/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y166/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][25]_i_5_n_0 - 
wires: CLBLL_R_X45Y168/CLBLL_IMUX34 CLBLL_R_X45Y168/CLBLL_L_C6 CLBLL_R_X45Y168/CLBLL_WL1END1 CLBLM_L_X46Y168/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y168/CLBLM_M_AMUX CLBLM_L_X46Y168/CLBLM_WL1END1 INT_L_X46Y168/LOGIC_OUTS_L20 INT_L_X46Y168/WL1BEG1 INT_R_X45Y168/IMUX34 INT_R_X45Y168/WL1END1 VBRK_X113Y175/VBRK_WL1END1 
pips: CLBLL_R_X45Y168/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X46Y168/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y168/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X45Y168/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][25]_i_6_n_0 - 
wires: CLBLL_R_X45Y168/CLBLL_IMUX20 CLBLL_R_X45Y168/CLBLL_LL_AMUX CLBLL_R_X45Y168/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y168/CLBLL_L_C2 INT_R_X45Y168/IMUX20 INT_R_X45Y168/LOGIC_OUTS20 
pips: CLBLL_R_X45Y168/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y168/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y168/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][25]_i_7_n_0 - 
wires: CLBLL_R_X45Y168/CLBLL_IMUX21 CLBLL_R_X45Y168/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y168/CLBLL_L_AMUX CLBLL_R_X45Y168/CLBLL_L_C4 INT_R_X45Y168/IMUX21 INT_R_X45Y168/LOGIC_OUTS16 
pips: CLBLL_R_X45Y168/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y168/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y168/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][25]_i_8_n_0 - 
wires: CLBLL_R_X45Y168/CLBLL_IMUX30 CLBLL_R_X45Y168/CLBLL_LL_CMUX CLBLL_R_X45Y168/CLBLL_LOGIC_OUTS22 CLBLL_R_X45Y168/CLBLL_L_C5 INT_R_X45Y168/IMUX30 INT_R_X45Y168/LOGIC_OUTS22 INT_R_X45Y168/NL1BEG_N3 
pips: CLBLL_R_X45Y168/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y168/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X45Y168/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X45Y168/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][25]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_2_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_WW2END2 CLBLM_R_X41Y176/CLBLM_IMUX30 CLBLM_R_X41Y176/CLBLM_L_C5 CLBLM_R_X41Y176/CLBLM_WW2END2 CLBLM_R_X43Y176/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y176/CLBLM_L_C INT_L_X42Y176/WW2A2 INT_R_X41Y176/IMUX30 INT_R_X41Y176/WW2END2 INT_R_X43Y176/LOGIC_OUTS10 INT_R_X43Y176/WW2BEG2 
pips: CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y176/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y176/INT_R.WW2END2->>IMUX30 INT_R_X43Y176/INT_R.LOGIC_OUTS10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][26]_i_3_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_SW2A2 CLBLL_L_X42Y177/CLBLL_LL_AMUX CLBLL_L_X42Y177/CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y176/CLBLM_IMUX21 CLBLM_R_X41Y176/CLBLM_L_C4 CLBLM_R_X41Y176/CLBLM_SW2A2 INT_L_X42Y176/SW2A2 INT_L_X42Y177/LOGIC_OUTS_L20 INT_L_X42Y177/SW2BEG2 INT_R_X41Y176/IMUX21 INT_R_X41Y176/SW2END2 
pips: CLBLL_L_X42Y177/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X42Y177/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X41Y176/INT_R.SW2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][26]_i_4_n_0 - 
wires: CLBLL_L_X42Y176/CLBLL_LL_CMUX CLBLL_L_X42Y176/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y176/CLBLL_WR1END1 CLBLM_R_X41Y176/CLBLM_IMUX34 CLBLM_R_X41Y176/CLBLM_L_C6 CLBLM_R_X41Y176/CLBLM_WR1END1 INT_L_X42Y176/LOGIC_OUTS_L22 INT_L_X42Y176/WR1BEG1 INT_R_X41Y176/IMUX34 INT_R_X41Y176/WR1END1 
pips: CLBLL_L_X42Y176/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X41Y176/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X42Y176/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X41Y176/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][26]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WR1END2 BRAM_L_X44Y175/BRAM_WR1END2_1 CLBLL_R_X45Y176/CLBLL_WW2A0 CLBLM_L_X46Y176/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y176/CLBLM_M_CMUX CLBLM_L_X46Y176/CLBLM_WW2A0 CLBLM_R_X43Y176/CLBLM_IMUX20 CLBLM_R_X43Y176/CLBLM_L_C2 CLBLM_R_X43Y176/CLBLM_WR1END2 INT_L_X44Y176/WR1BEG2 INT_L_X44Y176/WW2END0 INT_L_X46Y176/LOGIC_OUTS_L22 INT_L_X46Y176/WW2BEG0 INT_R_X43Y176/IMUX20 INT_R_X43Y176/WR1END2 INT_R_X45Y176/WW2A0 VBRK_X113Y184/VBRK_WW2A0 
pips: CLBLM_L_X46Y176/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X44Y176/INT_L.WW2END0->>WR1BEG2 INT_L_X46Y176/INT_L.LOGIC_OUTS_L22->>WW2BEG0 INT_R_X43Y176/INT_R.WR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][26]_i_6_n_0 - 
wires: CLBLM_R_X43Y176/CLBLM_IMUX23 CLBLM_R_X43Y176/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y176/CLBLM_L_C3 CLBLM_R_X43Y176/CLBLM_M_CMUX HCLK_R_BOT_UTURN_X106Y182/B_TERM_UTURN_INT_SS2A0 INT_R_X43Y175/NN2END3 INT_R_X43Y175/NR1BEG3 INT_R_X43Y175/SS2A0 INT_R_X43Y176/IMUX23 INT_R_X43Y176/LOGIC_OUTS22 INT_R_X43Y176/NR1END3 INT_R_X43Y176/SS2BEG0 
pips: CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y176/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y175/INT_R.NN2END3->>NR1BEG3 INT_R_X43Y176/INT_R.LOGIC_OUTS22->>SS2BEG0 INT_R_X43Y176/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][26]_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WR1END3 BRAM_L_X44Y175/BRAM_NE2A2_1 BRAM_L_X44Y175/BRAM_WR1END3_1 CLBLM_R_X43Y175/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y175/CLBLM_L_AMUX CLBLM_R_X43Y176/CLBLM_IMUX30 CLBLM_R_X43Y176/CLBLM_L_C5 CLBLM_R_X43Y176/CLBLM_NE2A2 CLBLM_R_X43Y176/CLBLM_WR1END3 INT_L_X44Y176/NE2END2 INT_L_X44Y176/WR1BEG3 INT_R_X43Y175/LOGIC_OUTS16 INT_R_X43Y175/NE2BEG2 INT_R_X43Y176/IMUX30 INT_R_X43Y176/NE2A2 INT_R_X43Y176/WR1END3 
pips: CLBLM_R_X43Y175/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X44Y176/INT_L.NE2END2->>WR1BEG3 INT_R_X43Y175/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X43Y176/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][26]_i_8_n_0 - 
wires: CLBLM_R_X43Y176/CLBLM_IMUX21 CLBLM_R_X43Y176/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y176/CLBLM_L_AMUX CLBLM_R_X43Y176/CLBLM_L_C4 INT_R_X43Y176/IMUX21 INT_R_X43Y176/LOGIC_OUTS16 
pips: CLBLM_R_X43Y176/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y176/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y176/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][26]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_2_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y172/CLBLM_M_C CLBLM_L_X46Y173/CLBLM_IMUX29 CLBLM_L_X46Y173/CLBLM_M_C2 INT_L_X46Y172/LOGIC_OUTS_L14 INT_L_X46Y172/NR1BEG2 INT_L_X46Y173/IMUX_L29 INT_L_X46Y173/NR1END2 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X46Y172/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X46Y173/INT_L.NR1END2->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][27]_i_3_n_0 - 
wires: CLBLM_L_X46Y173/CLBLM_IMUX28 CLBLM_L_X46Y173/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y173/CLBLM_M_AMUX CLBLM_L_X46Y173/CLBLM_M_C4 INT_L_X46Y173/IMUX_L28 INT_L_X46Y173/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y173/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y173/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][27]_i_4_n_0 - 
wires: CLBLM_L_X46Y173/CLBLM_IMUX35 CLBLM_L_X46Y173/CLBLM_M_C6 CLBLM_R_X47Y173/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y173/CLBLM_M_AMUX INT_L_X46Y173/IMUX_L35 INT_L_X46Y173/WL1END1 INT_R_X47Y173/LOGIC_OUTS20 INT_R_X47Y173/WL1BEG1 
pips: CLBLM_L_X46Y173/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y173/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y173/INT_L.WL1END1->>IMUX_L35 INT_R_X47Y173/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][27]_i_5_n_0 - 
wires: CLBLL_R_X45Y172/CLBLL_ER1BEG3 CLBLL_R_X45Y172/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y172/CLBLL_L_AMUX CLBLM_L_X46Y172/CLBLM_ER1BEG3 CLBLM_L_X46Y172/CLBLM_IMUX31 CLBLM_L_X46Y172/CLBLM_M_C5 INT_L_X46Y172/ER1END3 INT_L_X46Y172/IMUX_L31 INT_L_X46Y173/ER1END_N3_3 INT_R_X45Y172/ER1BEG3 INT_R_X45Y172/LOGIC_OUTS16 VBRK_X113Y179/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y172/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y172/INT_L.ER1END3->>IMUX_L31 INT_R_X45Y172/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][27]_i_6_n_0 - 
wires: CLBLL_R_X45Y171/CLBLL_EL1BEG3 CLBLL_R_X45Y172/CLBLL_LL_CMUX CLBLL_R_X45Y172/CLBLL_LOGIC_OUTS22 CLBLM_L_X46Y171/CLBLM_EL1BEG3 CLBLM_L_X46Y172/CLBLM_IMUX22 CLBLM_L_X46Y172/CLBLM_M_C3 INT_L_X46Y171/EL1END3 INT_L_X46Y171/NR1BEG3 INT_L_X46Y172/IMUX_L22 INT_L_X46Y172/NR1END3 INT_R_X45Y171/EL1BEG3 INT_R_X45Y172/EL1BEG_N3 INT_R_X45Y172/LOGIC_OUTS22 VBRK_X113Y178/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y172/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X46Y171/INT_L.EL1END3->>NR1BEG3 INT_L_X46Y172/INT_L.NR1END3->>IMUX_L22 INT_R_X45Y172/INT_R.LOGIC_OUTS22->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][27]_i_7_n_0 - 
wires: CLBLL_R_X45Y172/CLBLL_ER1BEG1 CLBLL_R_X45Y172/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y172/CLBLL_L_CMUX CLBLM_L_X46Y172/CLBLM_ER1BEG1 CLBLM_L_X46Y172/CLBLM_IMUX35 CLBLM_L_X46Y172/CLBLM_M_C6 INT_L_X46Y172/ER1END1 INT_L_X46Y172/IMUX_L35 INT_R_X45Y172/ER1BEG1 INT_R_X45Y172/LOGIC_OUTS18 VBRK_X113Y179/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y172/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y172/INT_L.ER1END1->>IMUX_L35 INT_R_X45Y172/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][27]_i_8_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_IMUX28 CLBLM_L_X46Y172/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y172/CLBLM_M_AMUX CLBLM_L_X46Y172/CLBLM_M_C4 INT_L_X46Y172/IMUX_L28 INT_L_X46Y172/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y172/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y172/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][27]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_2_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_IMUX20 CLBLM_L_X46Y172/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y172/CLBLM_L_C2 CLBLM_L_X46Y172/CLBLM_L_D INT_L_X46Y172/FAN_ALT1 INT_L_X46Y172/FAN_BOUNCE1 INT_L_X46Y172/IMUX_L20 INT_L_X46Y172/LOGIC_OUTS_L11 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y172/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y172/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y172/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X46Y172/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][28]_i_3_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_IMUX30 CLBLM_L_X46Y172/CLBLM_L_C5 CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y172/CLBLM_M_AMUX INT_L_X46Y172/IMUX_L30 INT_L_X46Y172/WR1END3 INT_R_X47Y172/LOGIC_OUTS20 INT_R_X47Y172/WR1BEG3 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y172/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y172/INT_L.WR1END3->>IMUX_L30 INT_R_X47Y172/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][28]_i_4_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_IMUX34 CLBLM_L_X46Y172/CLBLM_L_C6 CLBLM_R_X47Y172/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y172/CLBLM_M_CMUX INT_L_X46Y172/IMUX_L34 INT_L_X46Y172/WR1END1 INT_R_X47Y172/LOGIC_OUTS22 INT_R_X47Y172/WR1BEG1 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y172/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y172/INT_L.WR1END1->>IMUX_L34 INT_R_X47Y172/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][28]_i_5_n_0 - 
wires: CLBLM_L_X46Y171/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y171/CLBLM_L_AMUX CLBLM_L_X46Y172/CLBLM_IMUX36 CLBLM_L_X46Y172/CLBLM_L_D2 INT_L_X46Y171/LOGIC_OUTS_L16 INT_L_X46Y171/NR1BEG2 INT_L_X46Y172/IMUX_L36 INT_L_X46Y172/NR1END2 
pips: CLBLM_L_X46Y171/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X46Y171/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X46Y172/INT_L.NR1END2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][28]_i_6_n_0 - 
wires: CLBLM_L_X46Y171/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y171/CLBLM_L_CMUX CLBLM_L_X46Y172/CLBLM_IMUX41 CLBLM_L_X46Y172/CLBLM_L_D1 INT_L_X46Y171/LOGIC_OUTS_L18 INT_L_X46Y171/NR1BEG0 INT_L_X46Y172/IMUX_L41 INT_L_X46Y172/NR1END0 
pips: CLBLM_L_X46Y171/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X46Y171/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X46Y172/INT_L.NR1END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][28]_i_7_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_IMUX39 CLBLM_L_X46Y172/CLBLM_L_D3 CLBLM_L_X46Y173/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y173/CLBLM_L_AMUX INT_L_X46Y172/IMUX_L39 INT_L_X46Y172/SR1END3 INT_L_X46Y173/LOGIC_OUTS_L16 INT_L_X46Y173/SR1BEG3 INT_L_X46Y173/SR1END_N3_3 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y173/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y172/INT_L.SR1END3->>IMUX_L39 INT_L_X46Y173/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][28]_i_8_n_0 - 
wires: CLBLM_L_X46Y172/CLBLM_IMUX37 CLBLM_L_X46Y172/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y172/CLBLM_L_AMUX CLBLM_L_X46Y172/CLBLM_L_D4 INT_L_X46Y172/IMUX_L37 INT_L_X46Y172/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y172/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X46Y172/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y172/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][28]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_2_n_0 - 
wires: CLBLM_L_X46Y170/CLBLM_IMUX31 CLBLM_L_X46Y170/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y170/CLBLM_M_C5 CLBLM_L_X46Y170/CLBLM_M_D INT_L_X46Y170/IMUX_L31 INT_L_X46Y170/LOGIC_OUTS_L15 
pips: CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y170/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y170/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][29]_i_3_n_0 - 
wires: CLBLM_L_X46Y170/CLBLM_IMUX29 CLBLM_L_X46Y170/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y170/CLBLM_L_AMUX CLBLM_L_X46Y170/CLBLM_M_C2 INT_L_X46Y170/IMUX_L29 INT_L_X46Y170/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y170/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y170/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][29]_i_4_n_0 - 
wires: CLBLM_L_X46Y170/CLBLM_IMUX35 CLBLM_L_X46Y170/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y170/CLBLM_L_CMUX CLBLM_L_X46Y170/CLBLM_M_C6 INT_L_X46Y170/FAN_ALT5 INT_L_X46Y170/FAN_BOUNCE5 INT_L_X46Y170/IMUX_L35 INT_L_X46Y170/LOGIC_OUTS_L18 INT_L_X46Y170/NL1BEG_N3 
pips: CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y170/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y170/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y170/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X46Y170/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X46Y170/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][29]_i_5_n_0 - 
wires: CLBLL_R_X45Y170/CLBLL_ER1BEG3 CLBLL_R_X45Y170/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y170/CLBLL_L_AMUX CLBLM_L_X46Y170/CLBLM_ER1BEG3 CLBLM_L_X46Y170/CLBLM_IMUX38 CLBLM_L_X46Y170/CLBLM_M_D3 INT_L_X46Y170/ER1END3 INT_L_X46Y170/IMUX_L38 INT_L_X46Y171/ER1END_N3_3 INT_R_X45Y170/ER1BEG3 INT_R_X45Y170/LOGIC_OUTS16 VBRK_X113Y177/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y170/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X46Y170/INT_L.ER1END3->>IMUX_L38 INT_R_X45Y170/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][29]_i_6_n_0 - 
wires: CLBLM_L_X46Y169/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y169/CLBLM_M_CMUX CLBLM_L_X46Y170/CLBLM_IMUX40 CLBLM_L_X46Y170/CLBLM_M_D1 INT_L_X46Y169/LOGIC_OUTS_L22 INT_L_X46Y169/NR1BEG0 INT_L_X46Y170/IMUX_L40 INT_L_X46Y170/NR1END0 
pips: CLBLM_L_X46Y169/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y169/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X46Y170/INT_L.NR1END0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][29]_i_7_n_0 - 
wires: CLBLL_R_X45Y170/CLBLL_ER1BEG1 CLBLL_R_X45Y170/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y170/CLBLL_L_CMUX CLBLM_L_X46Y170/CLBLM_ER1BEG1 CLBLM_L_X46Y170/CLBLM_IMUX43 CLBLM_L_X46Y170/CLBLM_M_D6 INT_L_X46Y170/ER1END1 INT_L_X46Y170/IMUX_L43 INT_R_X45Y170/ER1BEG1 INT_R_X45Y170/LOGIC_OUTS18 VBRK_X113Y177/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y170/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y170/INT_L.ER1END1->>IMUX_L43 INT_R_X45Y170/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][29]_i_8_n_0 - 
wires: CLBLM_L_X46Y170/CLBLM_IMUX44 CLBLM_L_X46Y170/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y170/CLBLM_M_AMUX CLBLM_L_X46Y170/CLBLM_M_D4 INT_L_X46Y170/IMUX_L44 INT_L_X46Y170/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y170/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y170/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y170/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][29]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_2_n_0 - 
wires: CLBLM_L_X50Y176/CLBLM_IMUX33 CLBLM_L_X50Y176/CLBLM_LOGIC_OUTS11 CLBLM_L_X50Y176/CLBLM_L_C1 CLBLM_L_X50Y176/CLBLM_L_D INT_L_X50Y176/IMUX_L33 INT_L_X50Y176/LOGIC_OUTS_L11 INT_L_X50Y176/SR1BEG_S0 
pips: CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X50Y176/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X50Y176/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X50Y176/INT_L.SR1BEG_S0->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][2]_i_3_n_0 - 
wires: CLBLM_L_X50Y175/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y175/CLBLM_M_AMUX CLBLM_L_X50Y176/CLBLM_IMUX21 CLBLM_L_X50Y176/CLBLM_L_C4 INT_L_X50Y175/LOGIC_OUTS_L20 INT_L_X50Y175/NN2BEG2 INT_L_X50Y176/IMUX_L21 INT_L_X50Y176/NN2A2 INT_L_X50Y176/SR1END2 INT_L_X50Y177/NN2END2 INT_L_X50Y177/SR1BEG2 
pips: CLBLM_L_X50Y175/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X50Y175/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X50Y176/INT_L.SR1END2->>IMUX_L21 INT_L_X50Y177/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][2]_i_4_n_0 - 
wires: CLBLM_L_X50Y176/CLBLM_IMUX34 CLBLM_L_X50Y176/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y176/CLBLM_L_C6 CLBLM_L_X50Y176/CLBLM_M_AMUX INT_L_X50Y176/FAN_ALT7 INT_L_X50Y176/FAN_BOUNCE7 INT_L_X50Y176/IMUX_L34 INT_L_X50Y176/LOGIC_OUTS_L20 
pips: CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X50Y176/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X50Y176/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X50Y176/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X50Y176/INT_L.LOGIC_OUTS_L20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][2]_i_5_n_0 - 
wires: CLBLM_L_X50Y175/CLBLM_LOGIC_OUTS16 CLBLM_L_X50Y175/CLBLM_L_AMUX CLBLM_L_X50Y176/CLBLM_EL1BEG1 CLBLM_L_X50Y176/CLBLM_IMUX41 CLBLM_L_X50Y176/CLBLM_L_D1 CLBLM_L_X50Y176/CLBLM_NW2A2 CLBLM_R_X49Y176/CLBLM_EL1BEG1 CLBLM_R_X49Y176/CLBLM_NW2A2 INT_L_X50Y175/LOGIC_OUTS_L16 INT_L_X50Y175/NW2BEG2 INT_L_X50Y176/EL1END1 INT_L_X50Y176/IMUX_L41 INT_L_X50Y176/NW2A2 INT_R_X49Y176/EL1BEG1 INT_R_X49Y176/NW2END2 
pips: CLBLM_L_X50Y175/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X50Y175/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X50Y176/INT_L.EL1END1->>IMUX_L41 INT_R_X49Y176/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][2]_i_6_n_0 - 
wires: CLBLM_L_X50Y176/CLBLM_IMUX46 CLBLM_L_X50Y176/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y176/CLBLM_L_D5 CLBLM_L_X50Y176/CLBLM_M_CMUX INT_L_X50Y176/IMUX_L46 INT_L_X50Y176/LOGIC_OUTS_L22 INT_L_X50Y176/NL1BEG_N3 
pips: CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X50Y176/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X50Y176/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X50Y176/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][2]_i_7_n_0 - 
wires: CLBLM_L_X50Y175/CLBLM_LOGIC_OUTS18 CLBLM_L_X50Y175/CLBLM_L_CMUX CLBLM_L_X50Y176/CLBLM_IMUX39 CLBLM_L_X50Y176/CLBLM_L_D3 INT_L_X50Y175/LOGIC_OUTS_L18 INT_L_X50Y175/NN2BEG0 INT_L_X50Y176/IMUX_L39 INT_L_X50Y176/NN2A0 INT_L_X50Y176/NN2END_S2_0 INT_L_X50Y177/NN2END0 
pips: CLBLM_L_X50Y175/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X50Y175/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X50Y176/INT_L.NN2END_S2_0->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][2]_i_8_n_0 - 
wires: CLBLM_L_X50Y176/CLBLM_IMUX37 CLBLM_L_X50Y176/CLBLM_LOGIC_OUTS16 CLBLM_L_X50Y176/CLBLM_L_AMUX CLBLM_L_X50Y176/CLBLM_L_D4 INT_L_X50Y176/IMUX_L37 INT_L_X50Y176/LOGIC_OUTS_L16 
pips: CLBLM_L_X50Y176/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X50Y176/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X50Y176/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][2]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_2_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX29 CLBLM_R_X47Y168/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y168/CLBLM_M_C2 CLBLM_R_X47Y168/CLBLM_M_D INT_R_X47Y168/FAN_ALT3 INT_R_X47Y168/FAN_BOUNCE3 INT_R_X47Y168/IMUX29 INT_R_X47Y168/LOGIC_OUTS15 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y168/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X47Y168/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y168/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X47Y168/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][30]_i_3_n_0 - 
wires: CLBLM_R_X47Y167/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y167/CLBLM_M_AMUX CLBLM_R_X47Y168/CLBLM_IMUX28 CLBLM_R_X47Y168/CLBLM_M_C4 INT_R_X47Y167/LOGIC_OUTS20 INT_R_X47Y167/NR1BEG2 INT_R_X47Y168/IMUX28 INT_R_X47Y168/NR1END2 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X47Y167/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X47Y168/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][30]_i_4_n_0 - 
wires: CLBLM_R_X47Y167/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y167/CLBLM_M_CMUX CLBLM_R_X47Y168/CLBLM_IMUX31 CLBLM_R_X47Y168/CLBLM_M_C5 INT_R_X47Y167/LOGIC_OUTS22 INT_R_X47Y167/NN2BEG0 INT_R_X47Y168/IMUX31 INT_R_X47Y168/NN2A0 INT_R_X47Y168/NN2END_S2_0 INT_R_X47Y169/NN2END0 
pips: CLBLM_R_X47Y167/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X47Y167/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X47Y168/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][30]_i_5_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX45 CLBLM_R_X47Y168/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y168/CLBLM_L_AMUX CLBLM_R_X47Y168/CLBLM_M_D2 INT_R_X47Y168/IMUX45 INT_R_X47Y168/LOGIC_OUTS16 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X47Y168/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y168/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][30]_i_6_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX47 CLBLM_R_X47Y168/CLBLM_M_D5 CLBLM_R_X47Y169/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y169/CLBLM_M_AMUX INT_R_X47Y168/IMUX47 INT_R_X47Y168/SR1END3 INT_R_X47Y169/LOGIC_OUTS20 INT_R_X47Y169/SR1BEG3 INT_R_X47Y169/SR1END_N3_3 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y169/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y168/INT_R.SR1END3->>IMUX47 INT_R_X47Y169/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][30]_i_7_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX44 CLBLM_R_X47Y168/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y168/CLBLM_M_AMUX CLBLM_R_X47Y168/CLBLM_M_D4 INT_R_X47Y168/IMUX44 INT_R_X47Y168/LOGIC_OUTS20 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X47Y168/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y168/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][30]_i_8_n_0 - 
wires: CLBLM_R_X47Y168/CLBLM_IMUX43 CLBLM_R_X47Y168/CLBLM_M_D6 CLBLM_R_X47Y169/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y169/CLBLM_M_CMUX INT_R_X47Y168/IMUX43 INT_R_X47Y168/SR1END1 INT_R_X47Y169/LOGIC_OUTS22 INT_R_X47Y169/SR1BEG1 
pips: CLBLM_R_X47Y168/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y169/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y168/INT_R.SR1END1->>IMUX43 INT_R_X47Y169/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][30]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_2_n_0 - 
wires: CLBLM_L_X46Y167/CLBLM_IMUX29 CLBLM_L_X46Y167/CLBLM_M_C2 CLBLM_L_X46Y168/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y168/CLBLM_L_C INT_L_X46Y167/IMUX_L29 INT_L_X46Y167/SL1END2 INT_L_X46Y168/LOGIC_OUTS_L10 INT_L_X46Y168/SL1BEG2 
pips: CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y168/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y167/INT_L.SL1END2->>IMUX_L29 INT_L_X46Y168/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][31]_i_3_n_0 - 
wires: CLBLM_L_X46Y167/CLBLM_IMUX22 CLBLM_L_X46Y167/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y167/CLBLM_M_AMUX CLBLM_L_X46Y167/CLBLM_M_C3 INT_L_X46Y167/BYP_ALT2 INT_L_X46Y167/BYP_BOUNCE2 INT_L_X46Y167/IMUX_L22 INT_L_X46Y167/LOGIC_OUTS_L20 INT_L_X46Y168/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y167/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y167/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y167/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X46Y167/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][31]_i_5_n_0 - 
wires: CLBLM_L_X46Y166/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y166/CLBLM_M_AMUX CLBLM_L_X46Y167/CLBLM_IMUX28 CLBLM_L_X46Y167/CLBLM_M_C4 INT_L_X46Y166/LOGIC_OUTS_L20 INT_L_X46Y166/NR1BEG2 INT_L_X46Y167/IMUX_L28 INT_L_X46Y167/NR1END2 
pips: CLBLM_L_X46Y166/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y167/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X46Y166/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X46Y167/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/conv_integer[2] - 
wires: BRAM_INT_INTERFACE_L_X44Y176/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y178/INT_INTERFACE_WW4C1 BRAM_INT_INTERFACE_L_X44Y181/INT_INTERFACE_WW2A0 BRAM_L_X44Y175/BRAM_WW2END3_1 BRAM_L_X44Y175/BRAM_WW4C1_3 BRAM_L_X44Y180/BRAM_WW2A0_1 CLBLL_L_X42Y175/CLBLL_BYP0 CLBLL_L_X42Y175/CLBLL_BYP2 CLBLL_L_X42Y175/CLBLL_L_AX CLBLL_L_X42Y175/CLBLL_L_CX CLBLL_L_X42Y176/CLBLL_BYP0 CLBLL_L_X42Y176/CLBLL_BYP3 CLBLL_L_X42Y176/CLBLL_LL_CX CLBLL_L_X42Y176/CLBLL_L_AX CLBLL_L_X42Y177/CLBLL_BYP1 CLBLL_L_X42Y177/CLBLL_LL_AX CLBLL_L_X42Y178/CLBLL_BYP0 CLBLL_L_X42Y178/CLBLL_BYP1 CLBLL_L_X42Y178/CLBLL_LL_AX CLBLL_L_X42Y178/CLBLL_L_AX CLBLL_L_X42Y181/CLBLL_BYP1 CLBLL_L_X42Y181/CLBLL_BYP3 CLBLL_L_X42Y181/CLBLL_LL_AX CLBLL_L_X42Y181/CLBLL_LL_CX CLBLL_R_X45Y165/CLBLL_NW2A1 CLBLL_R_X45Y166/CLBLL_BYP0 CLBLL_R_X45Y166/CLBLL_BYP1 CLBLL_R_X45Y166/CLBLL_LL_AX CLBLL_R_X45Y166/CLBLL_L_AX CLBLL_R_X45Y167/CLBLL_BYP0 CLBLL_R_X45Y167/CLBLL_BYP1 CLBLL_R_X45Y167/CLBLL_LL_AX CLBLL_R_X45Y167/CLBLL_L_AX CLBLL_R_X45Y167/CLBLL_NW2A1 CLBLL_R_X45Y170/CLBLL_ER1BEG2 CLBLL_R_X45Y170/CLBLL_WW2END1 CLBLL_R_X45Y171/CLBLL_BYP0 CLBLL_R_X45Y171/CLBLL_BYP2 CLBLL_R_X45Y171/CLBLL_L_AX CLBLL_R_X45Y171/CLBLL_L_CX CLBLL_R_X45Y171/CLBLL_WR1END2 CLBLL_R_X45Y174/CLBLL_BYP1 CLBLL_R_X45Y174/CLBLL_BYP3 CLBLL_R_X45Y174/CLBLL_LL_AX CLBLL_R_X45Y174/CLBLL_LL_CX CLBLL_R_X45Y174/CLBLL_NW2A1 CLBLL_R_X45Y177/CLBLL_BYP0 CLBLL_R_X45Y177/CLBLL_L_AX CLBLL_R_X45Y177/CLBLL_NW2A0 CLBLL_R_X45Y178/CLBLL_BYP0 CLBLL_R_X45Y178/CLBLL_BYP1 CLBLL_R_X45Y178/CLBLL_BYP2 CLBLL_R_X45Y178/CLBLL_LL_AX CLBLL_R_X45Y178/CLBLL_L_AX CLBLL_R_X45Y178/CLBLL_L_CX CLBLL_R_X45Y178/CLBLL_WR1END2 CLBLL_R_X45Y178/CLBLL_WW4A1 CLBLL_R_X45Y179/CLBLL_BYP1 CLBLL_R_X45Y179/CLBLL_BYP3 CLBLL_R_X45Y179/CLBLL_LL_AX CLBLL_R_X45Y179/CLBLL_LL_CX CLBLL_R_X45Y180/CLBLL_BYP1 CLBLL_R_X45Y180/CLBLL_EL1BEG0 CLBLL_R_X45Y180/CLBLL_LL_AX CLBLM_L_X46Y164/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y164/CLBLM_L_B CLBLM_L_X46Y165/CLBLM_NW2A1 CLBLM_L_X46Y166/CLBLM_BYP1 CLBLM_L_X46Y166/CLBLM_M_AX CLBLM_L_X46Y167/CLBLM_BYP1 CLBLM_L_X46Y167/CLBLM_M_AX CLBLM_L_X46Y167/CLBLM_NW2A1 CLBLM_L_X46Y170/CLBLM_BYP0 CLBLM_L_X46Y170/CLBLM_BYP2 CLBLM_L_X46Y170/CLBLM_ER1BEG2 CLBLM_L_X46Y170/CLBLM_L_AX CLBLM_L_X46Y170/CLBLM_L_CX CLBLM_L_X46Y170/CLBLM_WW2END1 CLBLM_L_X46Y171/CLBLM_BYP1 CLBLM_L_X46Y171/CLBLM_M_AX CLBLM_L_X46Y171/CLBLM_WR1END2 CLBLM_L_X46Y173/CLBLM_BYP1 CLBLM_L_X46Y173/CLBLM_M_AX CLBLM_L_X46Y174/CLBLM_BYP0 CLBLM_L_X46Y174/CLBLM_L_AX CLBLM_L_X46Y174/CLBLM_NW2A1 CLBLM_L_X46Y176/CLBLM_BYP0 CLBLM_L_X46Y176/CLBLM_L_AX CLBLM_L_X46Y177/CLBLM_NW2A0 CLBLM_L_X46Y178/CLBLM_BYP1 CLBLM_L_X46Y178/CLBLM_M_AX CLBLM_L_X46Y178/CLBLM_WR1END2 CLBLM_L_X46Y178/CLBLM_WW4A1 CLBLM_L_X46Y179/CLBLM_BYP1 CLBLM_L_X46Y179/CLBLM_M_AX CLBLM_L_X46Y180/CLBLM_BYP0 CLBLM_L_X46Y180/CLBLM_EL1BEG0 CLBLM_L_X46Y180/CLBLM_L_AX CLBLM_L_X50Y168/CLBLM_BYP1 CLBLM_L_X50Y168/CLBLM_M_AX CLBLM_L_X50Y169/CLBLM_NE2A0 CLBLM_L_X50Y171/CLBLM_BYP1 CLBLM_L_X50Y171/CLBLM_M_AX CLBLM_L_X50Y171/CLBLM_WR1END1 CLBLM_L_X50Y175/CLBLM_BYP1 CLBLM_L_X50Y175/CLBLM_M_AX CLBLM_L_X50Y176/CLBLM_BYP1 CLBLM_L_X50Y176/CLBLM_M_AX CLBLM_L_X50Y177/CLBLM_BYP1 CLBLM_L_X50Y177/CLBLM_BYP3 CLBLM_L_X50Y177/CLBLM_EE2A0 CLBLM_L_X50Y177/CLBLM_M_AX CLBLM_L_X50Y177/CLBLM_M_CX CLBLM_R_X43Y176/CLBLM_BYP1 CLBLM_R_X43Y176/CLBLM_M_AX CLBLM_R_X43Y176/CLBLM_WW2END3 CLBLM_R_X43Y178/CLBLM_WW4C1 CLBLM_R_X43Y181/CLBLM_WW2A0 CLBLM_R_X47Y167/CLBLM_BYP1 CLBLM_R_X47Y167/CLBLM_BYP3 CLBLM_R_X47Y167/CLBLM_M_AX CLBLM_R_X47Y167/CLBLM_M_CX CLBLM_R_X47Y168/CLBLM_NE4C1 CLBLM_R_X47Y171/CLBLM_BYP1 CLBLM_R_X47Y171/CLBLM_M_AX CLBLM_R_X47Y172/CLBLM_BYP1 CLBLM_R_X47Y172/CLBLM_BYP3 CLBLM_R_X47Y172/CLBLM_M_AX CLBLM_R_X47Y172/CLBLM_M_CX CLBLM_R_X47Y173/CLBLM_BYP1 CLBLM_R_X47Y173/CLBLM_M_AX CLBLM_R_X47Y174/CLBLM_BYP1 CLBLM_R_X47Y174/CLBLM_M_AX CLBLM_R_X47Y176/CLBLM_BYP1 CLBLM_R_X47Y176/CLBLM_M_AX CLBLM_R_X47Y177/CLBLM_EL1BEG0 CLBLM_R_X47Y179/CLBLM_EE2BEG0 CLBLM_R_X47Y180/CLBLM_BYP0 CLBLM_R_X47Y180/CLBLM_BYP1 CLBLM_R_X47Y180/CLBLM_L_AX CLBLM_R_X47Y180/CLBLM_M_AX CLBLM_R_X49Y168/CLBLM_BYP0 CLBLM_R_X49Y168/CLBLM_L_AX CLBLM_R_X49Y169/CLBLM_NE2A0 CLBLM_R_X49Y171/CLBLM_BYP1 CLBLM_R_X49Y171/CLBLM_M_AX CLBLM_R_X49Y171/CLBLM_WR1END1 CLBLM_R_X49Y172/CLBLM_BYP0 CLBLM_R_X49Y172/CLBLM_BYP1 CLBLM_R_X49Y172/CLBLM_L_AX CLBLM_R_X49Y172/CLBLM_M_AX CLBLM_R_X49Y173/CLBLM_BYP1 CLBLM_R_X49Y173/CLBLM_M_AX CLBLM_R_X49Y174/CLBLM_BYP1 CLBLM_R_X49Y174/CLBLM_BYP3 CLBLM_R_X49Y174/CLBLM_M_AX CLBLM_R_X49Y174/CLBLM_M_CX CLBLM_R_X49Y176/CLBLM_BYP1 CLBLM_R_X49Y176/CLBLM_M_AX CLBLM_R_X49Y177/CLBLM_EE2A0 CLBLM_R_X49Y179/CLBLM_BYP1 CLBLM_R_X49Y179/CLBLM_M_AX CLBLM_R_X49Y180/CLBLM_BYP0 CLBLM_R_X49Y180/CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_BYP0 CLBLM_R_X49Y181/CLBLM_BYP1 CLBLM_R_X49Y181/CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_M_AX DSP_L_X48Y165/DSP_NE4C1_3 DSP_L_X48Y175/DSP_EE2BEG0_4 DSP_L_X48Y175/DSP_EL1BEG0_2 HCLK_L_X115Y182/HCLK_NR1BEG0 HCLK_R_X116Y182/HCLK_NN2BEG1 HCLK_R_X116Y182/HCLK_NN6C1 INT_INTERFACE_L_X48Y168/INT_INTERFACE_NE4C1 INT_INTERFACE_L_X48Y177/INT_INTERFACE_EL1BEG0 INT_INTERFACE_L_X48Y179/INT_INTERFACE_EE2BEG0 INT_L_X42Y175/BYP_ALT0 INT_L_X42Y175/BYP_ALT2 INT_L_X42Y175/BYP_L0 INT_L_X42Y175/BYP_L2 INT_L_X42Y175/SL1END0 INT_L_X42Y175/SR1END1 INT_L_X42Y176/BYP_ALT0 INT_L_X42Y176/BYP_ALT3 INT_L_X42Y176/BYP_L0 INT_L_X42Y176/BYP_L3 INT_L_X42Y176/NR1BEG0 INT_L_X42Y176/SL1BEG0 INT_L_X42Y176/SR1BEG1 INT_L_X42Y176/SS2END0 INT_L_X42Y176/WL1END2 INT_L_X42Y177/BYP_ALT1 INT_L_X42Y177/BYP_L1 INT_L_X42Y177/NR1END0 INT_L_X42Y177/SS2A0 INT_L_X42Y178/BYP_ALT0 INT_L_X42Y178/BYP_ALT1 INT_L_X42Y178/BYP_L0 INT_L_X42Y178/BYP_L1 INT_L_X42Y178/GFAN0 INT_L_X42Y178/SS2BEG0 INT_L_X42Y178/WW4END1 INT_L_X42Y181/BYP_ALT1 INT_L_X42Y181/BYP_ALT3 INT_L_X42Y181/BYP_ALT4 INT_L_X42Y181/BYP_BOUNCE4 INT_L_X42Y181/BYP_L1 INT_L_X42Y181/BYP_L3 INT_L_X42Y181/WW2END0 INT_L_X44Y176/WW2A3 INT_L_X44Y178/WW4B1 INT_L_X44Y181/NW2END1 INT_L_X44Y181/WW2BEG0 INT_L_X46Y164/LOGIC_OUTS_L9 INT_L_X46Y164/NE6BEG1 INT_L_X46Y164/NN2BEG1 INT_L_X46Y164/NN6BEG1 INT_L_X46Y164/NR1BEG1 INT_L_X46Y164/NW2BEG1 INT_L_X46Y165/NN2A1 INT_L_X46Y165/NN2BEG1 INT_L_X46Y165/NN6A1 INT_L_X46Y165/NR1END1 INT_L_X46Y165/NW2A1 INT_L_X46Y166/BYP_ALT1 INT_L_X46Y166/BYP_L1 INT_L_X46Y166/NE2BEG1 INT_L_X46Y166/NN2A1 INT_L_X46Y166/NN2END1 INT_L_X46Y166/NN6B1 INT_L_X46Y166/NW2BEG1 INT_L_X46Y167/BYP_ALT1 INT_L_X46Y167/BYP_L1 INT_L_X46Y167/NE2A1 INT_L_X46Y167/NN2END1 INT_L_X46Y167/NN6C1 INT_L_X46Y167/NW2A1 INT_L_X46Y168/NN6D1 INT_L_X46Y169/NN6E1 INT_L_X46Y170/BYP_ALT0 INT_L_X46Y170/BYP_ALT2 INT_L_X46Y170/BYP_L0 INT_L_X46Y170/BYP_L2 INT_L_X46Y170/ER1END2 INT_L_X46Y170/NE2BEG1 INT_L_X46Y170/NN6END1 INT_L_X46Y170/NR1BEG1 INT_L_X46Y170/WL1END0 INT_L_X46Y170/WW2A1 INT_L_X46Y171/BYP_ALT1 INT_L_X46Y171/BYP_L1 INT_L_X46Y171/GFAN0 INT_L_X46Y171/NE2A1 INT_L_X46Y171/NR1END1 INT_L_X46Y171/WR1BEG2 INT_L_X46Y173/BYP_ALT1 INT_L_X46Y173/BYP_L1 INT_L_X46Y173/NL1BEG0 INT_L_X46Y173/NL1END_S3_0 INT_L_X46Y173/NW2BEG1 INT_L_X46Y173/NW2END1 INT_L_X46Y174/BYP_ALT0 INT_L_X46Y174/BYP_L0 INT_L_X46Y174/NL1END0 INT_L_X46Y174/NR1BEG0 INT_L_X46Y174/NW2A1 INT_L_X46Y175/NR1BEG0 INT_L_X46Y175/NR1END0 INT_L_X46Y176/BYP_ALT0 INT_L_X46Y176/BYP_L0 INT_L_X46Y176/NR1END0 INT_L_X46Y176/NW2BEG0 INT_L_X46Y177/NW2A0 INT_L_X46Y178/BYP_ALT1 INT_L_X46Y178/BYP_L1 INT_L_X46Y178/NW2END1 INT_L_X46Y178/WR1BEG2 INT_L_X46Y178/WW4BEG1 INT_L_X46Y179/BYP_ALT1 INT_L_X46Y179/BYP_L1 INT_L_X46Y179/EL1END_S3_0 INT_L_X46Y179/NE2BEG1 INT_L_X46Y179/NW2END1 INT_L_X46Y180/BYP_ALT0 INT_L_X46Y180/BYP_L0 INT_L_X46Y180/EL1END0 INT_L_X46Y180/NE2A1 INT_L_X48Y168/EL1BEG0 INT_L_X48Y168/NE6END1 INT_L_X48Y176/EL1END_S3_0 INT_L_X48Y176/SE2A0 INT_L_X48Y177/EE2BEG0 INT_L_X48Y177/EL1END0 INT_L_X48Y177/SE2BEG0 INT_L_X48Y179/EE2A0 INT_L_X50Y168/BYP_ALT1 INT_L_X50Y168/BYP_L1 INT_L_X50Y168/NE2END_S3_0 INT_L_X50Y168/SL1END0 INT_L_X50Y169/NE2END0 INT_L_X50Y169/NR1BEG0 INT_L_X50Y169/SL1BEG0 INT_L_X50Y170/NR1BEG0 INT_L_X50Y170/NR1END0 INT_L_X50Y171/BYP_ALT1 INT_L_X50Y171/BYP_L1 INT_L_X50Y171/NR1END0 INT_L_X50Y171/WR1BEG1 INT_L_X50Y175/BYP_ALT1 INT_L_X50Y175/BYP_L1 INT_L_X50Y175/SL1END0 INT_L_X50Y176/BYP_ALT1 INT_L_X50Y176/BYP_L1 INT_L_X50Y176/SL1BEG0 INT_L_X50Y176/SL1END0 INT_L_X50Y177/BYP_ALT1 INT_L_X50Y177/BYP_ALT3 INT_L_X50Y177/BYP_BOUNCE1 INT_L_X50Y177/BYP_L1 INT_L_X50Y177/BYP_L3 INT_L_X50Y177/EE2END0 INT_L_X50Y177/GFAN1 INT_L_X50Y177/SL1BEG0 INT_R_X43Y176/BYP1 INT_R_X43Y176/BYP_ALT1 INT_R_X43Y176/SR1BEG_S0 INT_R_X43Y176/WL1BEG2 INT_R_X43Y176/WW2END3 INT_R_X43Y177/WW2END_N0_3 INT_R_X43Y178/WW4C1 INT_R_X43Y181/WW2A0 INT_R_X45Y165/NL1BEG0 INT_R_X45Y165/NL1END_S3_0 INT_R_X45Y165/NW2END1 INT_R_X45Y166/BYP0 INT_R_X45Y166/BYP1 INT_R_X45Y166/BYP_ALT0 INT_R_X45Y166/BYP_ALT1 INT_R_X45Y166/BYP_BOUNCE0 INT_R_X45Y166/FAN_BOUNCE_S3_2 INT_R_X45Y166/NL1END0 INT_R_X45Y167/BYP0 INT_R_X45Y167/BYP1 INT_R_X45Y167/BYP_ALT0 INT_R_X45Y167/BYP_ALT1 INT_R_X45Y167/FAN_ALT2 INT_R_X45Y167/FAN_BOUNCE2 INT_R_X45Y167/NW2END1 INT_R_X45Y170/ER1BEG2 INT_R_X45Y170/WW2END1 INT_R_X45Y171/BYP0 INT_R_X45Y171/BYP2 INT_R_X45Y171/BYP_ALT0 INT_R_X45Y171/BYP_ALT2 INT_R_X45Y171/FAN_ALT7 INT_R_X45Y171/FAN_BOUNCE7 INT_R_X45Y171/WR1END2 INT_R_X45Y174/BYP1 INT_R_X45Y174/BYP3 INT_R_X45Y174/BYP_ALT1 INT_R_X45Y174/BYP_ALT3 INT_R_X45Y174/BYP_ALT4 INT_R_X45Y174/BYP_BOUNCE4 INT_R_X45Y174/NW2END1 INT_R_X45Y176/NW2END_S0_0 INT_R_X45Y176/WW2BEG3 INT_R_X45Y177/BYP0 INT_R_X45Y177/BYP_ALT0 INT_R_X45Y177/NW2END0 INT_R_X45Y178/BYP0 INT_R_X45Y178/BYP1 INT_R_X45Y178/BYP2 INT_R_X45Y178/BYP_ALT0 INT_R_X45Y178/BYP_ALT1 INT_R_X45Y178/BYP_ALT2 INT_R_X45Y178/BYP_BOUNCE0 INT_R_X45Y178/FAN_ALT7 INT_R_X45Y178/FAN_BOUNCE7 INT_R_X45Y178/NL1BEG1 INT_R_X45Y178/WR1END2 INT_R_X45Y178/WW4A1 INT_R_X45Y179/BYP1 INT_R_X45Y179/BYP3 INT_R_X45Y179/BYP_ALT1 INT_R_X45Y179/BYP_ALT3 INT_R_X45Y179/BYP_ALT4 INT_R_X45Y179/BYP_BOUNCE4 INT_R_X45Y179/NL1END1 INT_R_X45Y179/NR1BEG1 INT_R_X45Y180/BYP1 INT_R_X45Y180/BYP_ALT1 INT_R_X45Y180/EL1BEG0 INT_R_X45Y180/GFAN0 INT_R_X45Y180/NR1END1 INT_R_X45Y180/NW2BEG1 INT_R_X45Y181/NW2A1 INT_R_X47Y164/NE6A1 INT_R_X47Y165/NE6B1 INT_R_X47Y166/NE6C1 INT_R_X47Y167/BYP1 INT_R_X47Y167/BYP3 INT_R_X47Y167/BYP_ALT1 INT_R_X47Y167/BYP_ALT3 INT_R_X47Y167/BYP_ALT4 INT_R_X47Y167/BYP_BOUNCE4 INT_R_X47Y167/NE2END1 INT_R_X47Y167/NE6D1 INT_R_X47Y168/NE6E1 INT_R_X47Y170/SL1END1 INT_R_X47Y170/WL1BEG0 INT_R_X47Y170/WW2BEG1 INT_R_X47Y171/BYP1 INT_R_X47Y171/BYP_ALT1 INT_R_X47Y171/NE2END1 INT_R_X47Y171/NN6BEG1 INT_R_X47Y171/NR1BEG1 INT_R_X47Y171/SL1BEG1 INT_R_X47Y172/BYP1 INT_R_X47Y172/BYP3 INT_R_X47Y172/BYP_ALT1 INT_R_X47Y172/BYP_ALT3 INT_R_X47Y172/GFAN0 INT_R_X47Y172/GFAN1 INT_R_X47Y172/NN2BEG1 INT_R_X47Y172/NN6A1 INT_R_X47Y172/NR1BEG1 INT_R_X47Y172/NR1END1 INT_R_X47Y172/NW2BEG1 INT_R_X47Y173/BYP1 INT_R_X47Y173/BYP_ALT1 INT_R_X47Y173/GFAN0 INT_R_X47Y173/NN2A1 INT_R_X47Y173/NN6B1 INT_R_X47Y173/NR1END1 INT_R_X47Y173/NW2A1 INT_R_X47Y174/BYP1 INT_R_X47Y174/BYP_ALT1 INT_R_X47Y174/NN2BEG1 INT_R_X47Y174/NN2END1 INT_R_X47Y174/NN6C1 INT_R_X47Y175/NN2A1 INT_R_X47Y175/NN6D1 INT_R_X47Y176/BYP1 INT_R_X47Y176/BYP_ALT1 INT_R_X47Y176/NN2END1 INT_R_X47Y176/NN6E1 INT_R_X47Y177/EL1BEG0 INT_R_X47Y177/NN6END1 INT_R_X47Y177/NR1BEG1 INT_R_X47Y177/NW2BEG1 INT_R_X47Y178/NL1BEG0 INT_R_X47Y178/NL1END_S3_0 INT_R_X47Y178/NR1END1 INT_R_X47Y178/NW2A1 INT_R_X47Y178/NW2BEG1 INT_R_X47Y179/EE2BEG0 INT_R_X47Y179/FAN_BOUNCE_S3_2 INT_R_X47Y179/NL1END0 INT_R_X47Y179/NW2A1 INT_R_X47Y180/BYP0 INT_R_X47Y180/BYP1 INT_R_X47Y180/BYP_ALT0 INT_R_X47Y180/BYP_ALT1 INT_R_X47Y180/FAN_ALT2 INT_R_X47Y180/FAN_BOUNCE2 INT_R_X47Y180/NE2END1 INT_R_X49Y167/EL1END_S3_0 INT_R_X49Y168/BYP0 INT_R_X49Y168/BYP_ALT0 INT_R_X49Y168/EL1END0 INT_R_X49Y168/NE2BEG0 INT_R_X49Y169/NE2A0 INT_R_X49Y171/BYP1 INT_R_X49Y171/BYP_ALT1 INT_R_X49Y171/NL1BEG0 INT_R_X49Y171/NL1END_S3_0 INT_R_X49Y171/NN2BEG1 INT_R_X49Y171/WR1END1 INT_R_X49Y172/BYP0 INT_R_X49Y172/BYP1 INT_R_X49Y172/BYP_ALT0 INT_R_X49Y172/BYP_ALT1 INT_R_X49Y172/BYP_BOUNCE0 INT_R_X49Y172/NL1END0 INT_R_X49Y172/NN2A1 INT_R_X49Y173/BYP1 INT_R_X49Y173/BYP_ALT1 INT_R_X49Y173/NN2END1 INT_R_X49Y173/NR1BEG1 INT_R_X49Y174/BYP1 INT_R_X49Y174/BYP3 INT_R_X49Y174/BYP_ALT1 INT_R_X49Y174/BYP_ALT3 INT_R_X49Y174/GFAN0 INT_R_X49Y174/GFAN1 INT_R_X49Y174/NR1END1 INT_R_X49Y176/BYP1 INT_R_X49Y176/BYP_ALT1 INT_R_X49Y176/SE2END0 INT_R_X49Y177/EE2A0 INT_R_X49Y179/BYP1 INT_R_X49Y179/BYP_ALT1 INT_R_X49Y179/EE2END0 INT_R_X49Y179/NR1BEG0 INT_R_X49Y180/BYP0 INT_R_X49Y180/BYP_ALT0 INT_R_X49Y180/NR1BEG0 INT_R_X49Y180/NR1END0 INT_R_X49Y181/BYP0 INT_R_X49Y181/BYP1 INT_R_X49Y181/BYP_ALT0 INT_R_X49Y181/BYP_ALT1 INT_R_X49Y181/NR1END0 VBRK_X113Y172/VBRK_NW2A1 VBRK_X113Y174/VBRK_NW2A1 VBRK_X113Y177/VBRK_ER1BEG2 VBRK_X113Y177/VBRK_WW2END1 VBRK_X113Y178/VBRK_WR1END2 VBRK_X113Y181/VBRK_NW2A1 VBRK_X113Y185/VBRK_NW2A0 VBRK_X113Y186/VBRK_WR1END2 VBRK_X113Y186/VBRK_WW4A1 VBRK_X113Y188/VBRK_EL1BEG0 VBRK_X118Y175/VBRK_NE4C1 VBRK_X118Y185/VBRK_EL1BEG0 VBRK_X118Y187/VBRK_EE2BEG0 
pips: CLBLL_L_X42Y175/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y175/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y176/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y176/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y177/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y178/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y178/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y181/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y181/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y166/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y166/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y167/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y167/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y171/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y171/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y174/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y174/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y177/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y178/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y178/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y178/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y179/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y179/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y180/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X46Y164/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y166/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y167/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y170/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y170/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y171/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y173/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y174/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y176/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y178/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y179/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y180/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X50Y168/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X50Y171/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X50Y175/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X50Y176/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X50Y177/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X50Y177/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y176/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y167/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y167/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y171/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y172/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y172/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y173/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y174/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y176/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y180/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y180/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y168/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y171/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y172/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y172/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y173/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y174/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y174/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X49Y176/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y179/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X49Y180/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X49Y181/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X42Y175/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y175/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y175/INT_L.SL1END0->>BYP_ALT0 INT_L_X42Y175/INT_L.SR1END1->>BYP_ALT2 INT_L_X42Y176/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y176/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y176/INT_L.SS2END0->>BYP_ALT0 INT_L_X42Y176/INT_L.SS2END0->>NR1BEG0 INT_L_X42Y176/INT_L.SS2END0->>SL1BEG0 INT_L_X42Y176/INT_L.SS2END0->>SR1BEG1 INT_L_X42Y176/INT_L.WL1END2->>BYP_ALT3 INT_L_X42Y177/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y177/INT_L.NR1END0->>BYP_ALT1 INT_L_X42Y178/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y178/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y178/INT_L.GFAN0->>BYP_ALT0 INT_L_X42Y178/INT_L.GFAN0->>BYP_ALT1 INT_L_X42Y178/INT_L.WW4END1->>GFAN0 INT_L_X42Y178/INT_L.WW4END1->>SS2BEG0 INT_L_X42Y181/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y181/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y181/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y181/INT_L.BYP_BOUNCE4->>BYP_ALT3 INT_L_X42Y181/INT_L.WW2END0->>BYP_ALT1 INT_L_X42Y181/INT_L.WW2END0->>BYP_ALT4 INT_L_X44Y181/INT_L.NW2END1->>WW2BEG0 INT_L_X46Y164/INT_L.LOGIC_OUTS_L9->>NE6BEG1 INT_L_X46Y164/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X46Y164/INT_L.LOGIC_OUTS_L9->>NN6BEG1 INT_L_X46Y164/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X46Y164/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_L_X46Y165/INT_L.NR1END1->>NN2BEG1 INT_L_X46Y166/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y166/INT_L.NN2END1->>BYP_ALT1 INT_L_X46Y166/INT_L.NN2END1->>NE2BEG1 INT_L_X46Y166/INT_L.NN2END1->>NW2BEG1 INT_L_X46Y167/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y167/INT_L.NN2END1->>BYP_ALT1 INT_L_X46Y170/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y170/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y170/INT_L.ER1END2->>BYP_ALT2 INT_L_X46Y170/INT_L.NN6END1->>NE2BEG1 INT_L_X46Y170/INT_L.NN6END1->>NR1BEG1 INT_L_X46Y170/INT_L.WL1END0->>BYP_ALT0 INT_L_X46Y171/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y171/INT_L.GFAN0->>BYP_ALT1 INT_L_X46Y171/INT_L.NR1END1->>GFAN0 INT_L_X46Y171/INT_L.NR1END1->>WR1BEG2 INT_L_X46Y173/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y173/INT_L.NW2END1->>BYP_ALT1 INT_L_X46Y173/INT_L.NW2END1->>NL1BEG0 INT_L_X46Y173/INT_L.NW2END1->>NW2BEG1 INT_L_X46Y174/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y174/INT_L.NL1END0->>BYP_ALT0 INT_L_X46Y174/INT_L.NL1END0->>NR1BEG0 INT_L_X46Y175/INT_L.NR1END0->>NR1BEG0 INT_L_X46Y176/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y176/INT_L.NR1END0->>BYP_ALT0 INT_L_X46Y176/INT_L.NR1END0->>NW2BEG0 INT_L_X46Y178/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y178/INT_L.NW2END1->>BYP_ALT1 INT_L_X46Y178/INT_L.NW2END1->>WR1BEG2 INT_L_X46Y178/INT_L.NW2END1->>WW4BEG1 INT_L_X46Y179/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y179/INT_L.NW2END1->>BYP_ALT1 INT_L_X46Y179/INT_L.NW2END1->>NE2BEG1 INT_L_X46Y180/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y180/INT_L.EL1END0->>BYP_ALT0 INT_L_X48Y168/INT_L.NE6END1->>EL1BEG0 INT_L_X48Y177/INT_L.EL1END0->>EE2BEG0 INT_L_X48Y177/INT_L.EL1END0->>SE2BEG0 INT_L_X50Y168/INT_L.BYP_ALT1->>BYP_L1 INT_L_X50Y168/INT_L.SL1END0->>BYP_ALT1 INT_L_X50Y169/INT_L.NE2END0->>NR1BEG0 INT_L_X50Y169/INT_L.NE2END0->>SL1BEG0 INT_L_X50Y170/INT_L.NR1END0->>NR1BEG0 INT_L_X50Y171/INT_L.BYP_ALT1->>BYP_L1 INT_L_X50Y171/INT_L.NR1END0->>BYP_ALT1 INT_L_X50Y171/INT_L.NR1END0->>WR1BEG1 INT_L_X50Y175/INT_L.BYP_ALT1->>BYP_L1 INT_L_X50Y175/INT_L.SL1END0->>BYP_ALT1 INT_L_X50Y176/INT_L.BYP_ALT1->>BYP_L1 INT_L_X50Y176/INT_L.SL1END0->>BYP_ALT1 INT_L_X50Y176/INT_L.SL1END0->>SL1BEG0 INT_L_X50Y177/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X50Y177/INT_L.BYP_ALT1->>BYP_L1 INT_L_X50Y177/INT_L.BYP_ALT3->>BYP_L3 INT_L_X50Y177/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X50Y177/INT_L.EE2END0->>BYP_ALT1 INT_L_X50Y177/INT_L.EE2END0->>SL1BEG0 INT_L_X50Y177/INT_L.GFAN1->>BYP_ALT3 INT_R_X43Y176/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y176/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X43Y176/INT_R.WW2END3->>SR1BEG_S0 INT_R_X43Y176/INT_R.WW2END3->>WL1BEG2 INT_R_X45Y165/INT_R.NW2END1->>NL1BEG0 INT_R_X45Y166/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y166/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y166/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y166/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X45Y166/INT_R.NL1END0->>BYP_ALT0 INT_R_X45Y167/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y167/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y167/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y167/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X45Y167/INT_R.NW2END1->>BYP_ALT1 INT_R_X45Y167/INT_R.NW2END1->>FAN_ALT2 INT_R_X45Y170/INT_R.WW2END1->>ER1BEG2 INT_R_X45Y171/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y171/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y171/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y171/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X45Y171/INT_R.WR1END2->>BYP_ALT2 INT_R_X45Y171/INT_R.WR1END2->>FAN_ALT7 INT_R_X45Y174/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y174/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y174/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y174/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X45Y174/INT_R.NW2END1->>BYP_ALT1 INT_R_X45Y174/INT_R.NW2END1->>BYP_ALT4 INT_R_X45Y176/INT_R.NW2END_S0_0->>WW2BEG3 INT_R_X45Y177/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y177/INT_R.NW2END0->>BYP_ALT0 INT_R_X45Y178/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y178/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y178/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y178/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y178/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X45Y178/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y178/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X45Y178/INT_R.WR1END2->>BYP_ALT2 INT_R_X45Y178/INT_R.WR1END2->>FAN_ALT7 INT_R_X45Y178/INT_R.WR1END2->>NL1BEG1 INT_R_X45Y179/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y179/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y179/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y179/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X45Y179/INT_R.NL1END1->>BYP_ALT1 INT_R_X45Y179/INT_R.NL1END1->>BYP_ALT4 INT_R_X45Y179/INT_R.NL1END1->>NR1BEG1 INT_R_X45Y180/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y180/INT_R.GFAN0->>BYP_ALT1 INT_R_X45Y180/INT_R.NR1END1->>EL1BEG0 INT_R_X45Y180/INT_R.NR1END1->>GFAN0 INT_R_X45Y180/INT_R.NR1END1->>NW2BEG1 INT_R_X47Y167/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y167/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y167/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y167/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X47Y167/INT_R.NE2END1->>BYP_ALT1 INT_R_X47Y167/INT_R.NE2END1->>BYP_ALT4 INT_R_X47Y170/INT_R.SL1END1->>WL1BEG0 INT_R_X47Y170/INT_R.SL1END1->>WW2BEG1 INT_R_X47Y171/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y171/INT_R.NE2END1->>BYP_ALT1 INT_R_X47Y171/INT_R.NE2END1->>NN6BEG1 INT_R_X47Y171/INT_R.NE2END1->>NR1BEG1 INT_R_X47Y171/INT_R.NE2END1->>SL1BEG1 INT_R_X47Y172/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y172/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y172/INT_R.GFAN0->>BYP_ALT1 INT_R_X47Y172/INT_R.GFAN1->>BYP_ALT3 INT_R_X47Y172/INT_R.NR1END1->>GFAN0 INT_R_X47Y172/INT_R.NR1END1->>GFAN1 INT_R_X47Y172/INT_R.NR1END1->>NN2BEG1 INT_R_X47Y172/INT_R.NR1END1->>NR1BEG1 INT_R_X47Y172/INT_R.NR1END1->>NW2BEG1 INT_R_X47Y173/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y173/INT_R.GFAN0->>BYP_ALT1 INT_R_X47Y173/INT_R.NR1END1->>GFAN0 INT_R_X47Y174/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y174/INT_R.NN2END1->>BYP_ALT1 INT_R_X47Y174/INT_R.NN2END1->>NN2BEG1 INT_R_X47Y176/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y176/INT_R.NN2END1->>BYP_ALT1 INT_R_X47Y177/INT_R.NN6END1->>EL1BEG0 INT_R_X47Y177/INT_R.NN6END1->>NR1BEG1 INT_R_X47Y177/INT_R.NN6END1->>NW2BEG1 INT_R_X47Y178/INT_R.NR1END1->>NL1BEG0 INT_R_X47Y178/INT_R.NR1END1->>NW2BEG1 INT_R_X47Y179/INT_R.NL1END0->>EE2BEG0 INT_R_X47Y180/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y180/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y180/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y180/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X47Y180/INT_R.NE2END1->>BYP_ALT1 INT_R_X47Y180/INT_R.NE2END1->>FAN_ALT2 INT_R_X49Y168/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y168/INT_R.EL1END0->>BYP_ALT0 INT_R_X49Y168/INT_R.EL1END0->>NE2BEG0 INT_R_X49Y171/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y171/INT_R.WR1END1->>BYP_ALT1 INT_R_X49Y171/INT_R.WR1END1->>NL1BEG0 INT_R_X49Y171/INT_R.WR1END1->>NN2BEG1 INT_R_X49Y172/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y172/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X49Y172/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y172/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X49Y172/INT_R.NL1END0->>BYP_ALT0 INT_R_X49Y173/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y173/INT_R.NN2END1->>BYP_ALT1 INT_R_X49Y173/INT_R.NN2END1->>NR1BEG1 INT_R_X49Y174/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y174/INT_R.BYP_ALT3->>BYP3 INT_R_X49Y174/INT_R.GFAN0->>BYP_ALT1 INT_R_X49Y174/INT_R.GFAN1->>BYP_ALT3 INT_R_X49Y174/INT_R.NR1END1->>GFAN0 INT_R_X49Y174/INT_R.NR1END1->>GFAN1 INT_R_X49Y176/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y176/INT_R.SE2END0->>BYP_ALT1 INT_R_X49Y179/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y179/INT_R.EE2END0->>BYP_ALT1 INT_R_X49Y179/INT_R.EE2END0->>NR1BEG0 INT_R_X49Y180/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y180/INT_R.NR1END0->>BYP_ALT0 INT_R_X49Y180/INT_R.NR1END0->>NR1BEG0 INT_R_X49Y181/INT_R.BYP_ALT0->>BYP0 INT_R_X49Y181/INT_R.BYP_ALT1->>BYP1 INT_R_X49Y181/INT_R.NR1END0->>BYP_ALT0 INT_R_X49Y181/INT_R.NR1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 65, 

apbx/p_6_in - 
wires: CLBLM_L_X46Y162/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y162/CLBLM_L_D CLBLM_L_X46Y164/CLBLM_IMUX14 CLBLM_L_X46Y164/CLBLM_IMUX30 CLBLM_L_X46Y164/CLBLM_L_B1 CLBLM_L_X46Y164/CLBLM_L_C5 INT_L_X46Y162/LOGIC_OUTS_L11 INT_L_X46Y162/NN2BEG3 INT_L_X46Y163/NN2A3 INT_L_X46Y164/IMUX_L14 INT_L_X46Y164/IMUX_L30 INT_L_X46Y164/NN2END3 
pips: CLBLM_L_X46Y162/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X46Y162/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X46Y164/INT_L.NN2END3->>IMUX_L14 INT_L_X46Y164/INT_L.NN2END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/p_3_in - 
wires: CLBLM_L_X46Y164/CLBLM_IMUX26 CLBLM_L_X46Y164/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y164/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y164/CLBLM_L_B4 CLBLM_L_X46Y164/CLBLM_L_D CLBLM_L_X46Y164/CLBLM_L_DMUX CLBLM_R_X47Y164/CLBLM_IMUX27 CLBLM_R_X47Y164/CLBLM_M_B4 INT_L_X46Y164/EL1BEG2 INT_L_X46Y164/IMUX_L26 INT_L_X46Y164/LOGIC_OUTS_L11 INT_L_X46Y164/LOGIC_OUTS_L19 INT_R_X47Y164/EL1END2 INT_R_X47Y164/IMUX27 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X46Y164/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X46Y164/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y164/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y164/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_L_X46Y164/INT_L.LOGIC_OUTS_L19->>IMUX_L26 INT_R_X47Y164/INT_R.EL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/p_9_in - 
wires: CLBLM_L_X46Y164/CLBLM_IMUX13 CLBLM_L_X46Y164/CLBLM_L_B6 CLBLM_R_X47Y162/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y162/CLBLM_L_D CLBLM_R_X47Y162/CLBLM_L_DMUX CLBLM_R_X47Y164/CLBLM_IMUX3 CLBLM_R_X47Y164/CLBLM_L_A2 INT_L_X46Y164/IMUX_L13 INT_L_X46Y164/WR1END2 INT_R_X47Y162/LOGIC_OUTS19 INT_R_X47Y162/NN2BEG1 INT_R_X47Y163/NN2A1 INT_R_X47Y164/IMUX3 INT_R_X47Y164/NN2END1 INT_R_X47Y164/WR1BEG2 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X47Y162/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X47Y162/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X46Y164/INT_L.WR1END2->>IMUX_L13 INT_R_X47Y162/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X47Y164/INT_R.NN2END1->>IMUX3 INT_R_X47Y164/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/psel[0]1__1 - 
wires: CLBLM_L_X46Y163/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y163/CLBLM_L_D CLBLM_L_X46Y164/CLBLM_IMUX19 CLBLM_L_X46Y164/CLBLM_L_B2 INT_L_X46Y163/LOGIC_OUTS_L11 INT_L_X46Y163/NL1BEG2 INT_L_X46Y164/IMUX_L19 INT_L_X46Y164/NL1END2 
pips: CLBLM_L_X46Y163/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X46Y163/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X46Y164/INT_L.NL1END2->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_30_n_0 - 
wires: CLBLM_L_X46Y164/CLBLM_IMUX25 CLBLM_L_X46Y164/CLBLM_L_B5 CLBLM_R_X47Y164/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y164/CLBLM_M_A INT_L_X46Y164/IMUX_L25 INT_L_X46Y164/WR1END1 INT_R_X47Y164/LOGIC_OUTS12 INT_R_X47Y164/WR1BEG1 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y164/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y164/INT_L.WR1END1->>IMUX_L25 INT_R_X47Y164/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/p_11_in - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX32 CLBLM_R_X47Y164/CLBLM_IMUX7 CLBLM_R_X47Y164/CLBLM_IMUX9 CLBLM_R_X47Y164/CLBLM_L_A5 CLBLM_R_X47Y164/CLBLM_M_A1 CLBLM_R_X47Y164/CLBLM_M_C1 CLBLM_R_X47Y164/CLBLM_WL1END0 CLBLM_R_X47Y164/CLBLM_WR1END3 CLBLM_R_X49Y163/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y163/CLBLM_M_C DSP_L_X48Y160/DSP_WL1END0_4 DSP_L_X48Y160/DSP_WR1END3_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WL1END0 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WR1END3 INT_L_X48Y164/NW2END2 INT_L_X48Y164/WL1BEG0 INT_L_X48Y164/WR1BEG3 INT_R_X47Y164/IMUX32 INT_R_X47Y164/IMUX7 INT_R_X47Y164/IMUX9 INT_R_X47Y164/WL1END0 INT_R_X47Y164/WR1END3 INT_R_X49Y163/LOGIC_OUTS14 INT_R_X49Y163/NW2BEG2 INT_R_X49Y164/NW2A2 VBRK_X118Y171/VBRK_WL1END0 VBRK_X118Y171/VBRK_WR1END3 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X49Y163/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X48Y164/INT_L.NW2END2->>WL1BEG0 INT_L_X48Y164/INT_L.NW2END2->>WR1BEG3 INT_R_X47Y164/INT_R.WL1END0->>IMUX32 INT_R_X47Y164/INT_R.WL1END0->>IMUX9 INT_R_X47Y164/INT_R.WR1END3->>IMUX7 INT_R_X49Y163/INT_R.LOGIC_OUTS14->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

syncrregs.r[p][0][prdata][31]_i_14_n_0 - 
wires: CLBLM_L_X46Y164/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y164/CLBLM_L_C CLBLM_R_X47Y164/CLBLM_IMUX31 CLBLM_R_X47Y164/CLBLM_M_C5 INT_L_X46Y164/ER1BEG3 INT_L_X46Y164/LOGIC_OUTS_L10 INT_R_X47Y164/ER1END3 INT_R_X47Y164/IMUX31 INT_R_X47Y165/ER1END_N3_3 
pips: CLBLM_L_X46Y164/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y164/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X47Y164/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_33_n_0 - 
wires: CLBLM_L_X46Y163/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y163/CLBLM_L_B CLBLM_L_X46Y164/CLBLM_IMUX34 CLBLM_L_X46Y164/CLBLM_L_C6 CLBLM_R_X47Y164/CLBLM_IMUX10 CLBLM_R_X47Y164/CLBLM_IMUX18 CLBLM_R_X47Y164/CLBLM_L_A4 CLBLM_R_X47Y164/CLBLM_M_B2 INT_L_X46Y163/LOGIC_OUTS_L9 INT_L_X46Y163/NE2BEG1 INT_L_X46Y163/NR1BEG1 INT_L_X46Y164/IMUX_L34 INT_L_X46Y164/NE2A1 INT_L_X46Y164/NR1END1 INT_R_X47Y164/IMUX10 INT_R_X47Y164/IMUX18 INT_R_X47Y164/NE2END1 
pips: CLBLM_L_X46Y163/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y164/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X46Y163/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_L_X46Y163/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X46Y164/INT_L.NR1END1->>IMUX_L34 INT_R_X47Y164/INT_R.NE2END1->>IMUX10 INT_R_X47Y164/INT_R.NE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

syncrregs.r[p][0][prdata][31]_i_15_n_0 - 
wires: CLBLM_R_X47Y162/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y162/CLBLM_M_A CLBLM_R_X47Y162/CLBLM_M_AMUX CLBLM_R_X47Y164/CLBLM_IMUX28 CLBLM_R_X47Y164/CLBLM_M_C4 INT_R_X47Y162/LOGIC_OUTS20 INT_R_X47Y162/NN2BEG2 INT_R_X47Y163/NN2A2 INT_R_X47Y164/IMUX28 INT_R_X47Y164/NN2END2 
pips: CLBLM_R_X47Y162/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X47Y162/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X47Y162/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X47Y164/INT_R.NN2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][31]_i_6_n_0 - 
wires: CLBLM_L_X46Y168/CLBLM_IMUX21 CLBLM_L_X46Y168/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y168/CLBLM_L_C4 CLBLM_L_X46Y168/CLBLM_M_CMUX INT_L_X46Y168/IMUX_L21 INT_L_X46Y168/LOGIC_OUTS_L22 INT_L_X46Y168/NL1BEG_N3 
pips: CLBLM_L_X46Y168/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y168/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y168/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X46Y168/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][31]_i_7_n_0 - 
wires: CLBLL_R_X45Y168/CLBLL_ER1BEG3 CLBLL_R_X45Y168/CLBLL_SW2A2 CLBLM_L_X46Y168/CLBLM_ER1BEG3 CLBLM_L_X46Y168/CLBLM_IMUX23 CLBLM_L_X46Y168/CLBLM_L_C3 CLBLM_L_X46Y168/CLBLM_SW2A2 CLBLM_L_X46Y169/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y169/CLBLM_L_AMUX INT_L_X46Y168/ER1END3 INT_L_X46Y168/IMUX_L23 INT_L_X46Y168/SW2A2 INT_L_X46Y169/ER1END_N3_3 INT_L_X46Y169/LOGIC_OUTS_L16 INT_L_X46Y169/SW2BEG2 INT_R_X45Y168/ER1BEG3 INT_R_X45Y168/SW2END2 VBRK_X113Y175/VBRK_ER1BEG3 VBRK_X113Y175/VBRK_SW2A2 
pips: CLBLM_L_X46Y168/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y169/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y168/INT_L.ER1END3->>IMUX_L23 INT_L_X46Y169/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X45Y168/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][31]_i_8_n_0 - 
wires: CLBLM_L_X46Y168/CLBLM_IMUX33 CLBLM_L_X46Y168/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y168/CLBLM_L_AMUX CLBLM_L_X46Y168/CLBLM_L_C1 INT_L_X46Y168/FAN_ALT5 INT_L_X46Y168/FAN_BOUNCE5 INT_L_X46Y168/IMUX_L33 INT_L_X46Y168/LOGIC_OUTS_L16 
pips: CLBLM_L_X46Y168/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y168/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X46Y168/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y168/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X46Y168/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][31]_i_9_n_0 - 
wires: CLBLM_L_X46Y168/CLBLM_IMUX20 CLBLM_L_X46Y168/CLBLM_L_C2 CLBLM_L_X46Y169/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y169/CLBLM_L_CMUX INT_L_X46Y168/IMUX_L20 INT_L_X46Y168/SR1END1 INT_L_X46Y169/LOGIC_OUTS_L18 INT_L_X46Y169/SR1BEG1 
pips: CLBLM_L_X46Y168/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X46Y169/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y168/INT_L.SR1END1->>IMUX_L20 INT_L_X46Y169/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/p_2_in - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX24 CLBLM_R_X47Y164/CLBLM_IMUX8 CLBLM_R_X47Y164/CLBLM_M_A5 CLBLM_R_X47Y164/CLBLM_M_B5 CLBLM_R_X47Y164/CLBLM_WR1END0 CLBLM_R_X49Y163/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y163/CLBLM_L_C DSP_L_X48Y160/DSP_WR1END0_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WR1END0 INT_L_X48Y163/WR1BEG_S0 INT_L_X48Y163/WR1END3 INT_L_X48Y164/WR1BEG0 INT_R_X47Y163/WR1END_S1_0 INT_R_X47Y164/IMUX24 INT_R_X47Y164/IMUX8 INT_R_X47Y164/WR1END0 INT_R_X49Y163/LOGIC_OUTS10 INT_R_X49Y163/WR1BEG3 VBRK_X118Y171/VBRK_WR1END0 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X49Y163/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X48Y163/INT_L.WR1END3->>WR1BEG_S0 INT_R_X47Y164/INT_R.WR1END0->>IMUX24 INT_R_X47Y164/INT_R.WR1END0->>IMUX8 INT_R_X49Y163/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

apbx/p_13_in - 
wires: CLBLM_R_X47Y162/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y162/CLBLM_M_D CLBLM_R_X47Y164/CLBLM_IMUX4 CLBLM_R_X47Y164/CLBLM_M_A6 INT_R_X47Y162/LOGIC_OUTS15 INT_R_X47Y162/NN2BEG3 INT_R_X47Y163/NN2A3 INT_R_X47Y164/FAN_ALT1 INT_R_X47Y164/FAN_BOUNCE1 INT_R_X47Y164/IMUX4 INT_R_X47Y164/NN2END3 
pips: CLBLM_R_X47Y162/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X47Y162/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X47Y164/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y164/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X47Y164/INT_R.NN2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][31]_i_36_n_0 - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX0 CLBLM_R_X47Y164/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y164/CLBLM_L_A3 CLBLM_R_X47Y164/CLBLM_L_B INT_R_X47Y163/FAN_BOUNCE_S3_2 INT_R_X47Y164/FAN_ALT2 INT_R_X47Y164/FAN_BOUNCE2 INT_R_X47Y164/IMUX0 INT_R_X47Y164/LOGIC_OUTS9 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y164/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X47Y164/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y164/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X47Y164/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/p_10_in - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX6 CLBLM_R_X47Y164/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y164/CLBLM_L_A1 CLBLM_R_X47Y164/CLBLM_L_D INT_R_X47Y164/IMUX6 INT_R_X47Y164/LOGIC_OUTS11 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y164/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X47Y164/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/p_0_in - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX15 CLBLM_R_X47Y164/CLBLM_IMUX5 CLBLM_R_X47Y164/CLBLM_L_A6 CLBLM_R_X47Y164/CLBLM_M_B1 CLBLM_R_X47Y164/CLBLM_WW2END1 CLBLM_R_X49Y166/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y166/CLBLM_M_B DSP_L_X48Y160/DSP_WW2END1_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WW2END1 INT_L_X48Y164/WW2A1 INT_R_X47Y164/BYP_ALT5 INT_R_X47Y164/BYP_BOUNCE5 INT_R_X47Y164/IMUX15 INT_R_X47Y164/IMUX5 INT_R_X47Y164/WW2END1 INT_R_X49Y164/SS2END1 INT_R_X49Y164/WW2BEG1 INT_R_X49Y165/SS2A1 INT_R_X49Y166/LOGIC_OUTS13 INT_R_X49Y166/SS2BEG1 VBRK_X118Y171/VBRK_WW2END1 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X49Y166/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X47Y164/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X47Y164/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X47Y164/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X47Y164/INT_R.WW2END1->>BYP_ALT5 INT_R_X49Y164/INT_R.SS2END1->>WW2BEG1 INT_R_X49Y166/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

syncrregs.r[p][0][prdata][31]_i_39_n_0 - 
wires: CLBLM_L_X46Y162/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y162/CLBLM_L_B CLBLM_R_X47Y164/CLBLM_IMUX17 CLBLM_R_X47Y164/CLBLM_M_B3 INT_L_X46Y162/LOGIC_OUTS_L9 INT_L_X46Y162/NL1BEG0 INT_L_X46Y162/NL1END_S3_0 INT_L_X46Y163/NE2BEG0 INT_L_X46Y163/NL1END0 INT_L_X46Y164/NE2A0 INT_R_X47Y163/NE2END_S3_0 INT_R_X47Y164/IMUX17 INT_R_X47Y164/NE2END0 
pips: CLBLM_L_X46Y162/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X46Y162/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X46Y163/INT_L.NL1END0->>NE2BEG0 INT_R_X47Y164/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

apbx/p_1_in - 
wires: CLBLM_R_X47Y164/CLBLM_IMUX12 CLBLM_R_X47Y164/CLBLM_M_B6 CLBLM_R_X47Y164/CLBLM_WL1END1 CLBLM_R_X49Y164/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y164/CLBLM_L_D DSP_L_X48Y160/DSP_WL1END1_4 INT_INTERFACE_L_X48Y164/INT_INTERFACE_WL1END1 INT_L_X48Y164/WL1BEG1 INT_L_X48Y164/WL1END2 INT_R_X47Y164/IMUX12 INT_R_X47Y164/WL1END1 INT_R_X49Y164/LOGIC_OUTS11 INT_R_X49Y164/WL1BEG2 VBRK_X118Y171/VBRK_WL1END1 
pips: CLBLM_R_X47Y164/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X49Y164/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X48Y164/INT_L.WL1END2->>WL1BEG1 INT_R_X47Y164/INT_R.WL1END1->>IMUX12 INT_R_X49Y164/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_2_n_0 - 
wires: CLBLM_R_X49Y175/CLBLM_IMUX35 CLBLM_R_X49Y175/CLBLM_LOGIC_OUTS23 CLBLM_R_X49Y175/CLBLM_M_C6 CLBLM_R_X49Y175/CLBLM_M_D CLBLM_R_X49Y175/CLBLM_M_DMUX INT_R_X49Y175/IMUX35 INT_R_X49Y175/LOGIC_OUTS23 
pips: CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y175/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X49Y175/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X49Y175/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][3]_i_3_n_0 - 
wires: CLBLM_R_X49Y174/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y174/CLBLM_M_CMUX CLBLM_R_X49Y175/CLBLM_IMUX31 CLBLM_R_X49Y175/CLBLM_M_C5 HCLK_R_X122Y182/HCLK_NN2BEG0 INT_R_X49Y174/LOGIC_OUTS22 INT_R_X49Y174/NN2BEG0 INT_R_X49Y175/IMUX31 INT_R_X49Y175/NN2A0 INT_R_X49Y175/NN2END_S2_0 INT_R_X49Y176/NN2END0 
pips: CLBLM_R_X49Y174/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X49Y174/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X49Y175/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][3]_i_4_n_0 - 
wires: CLBLM_R_X49Y175/CLBLM_IMUX28 CLBLM_R_X49Y175/CLBLM_M_C4 CLBLM_R_X49Y176/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y176/CLBLM_M_AMUX INT_R_X49Y175/IMUX28 INT_R_X49Y175/SL1END2 INT_R_X49Y176/LOGIC_OUTS20 INT_R_X49Y176/SL1BEG2 
pips: CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X49Y176/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y175/INT_R.SL1END2->>IMUX28 INT_R_X49Y176/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][3]_i_5_n_0 - 
wires: CLBLM_L_X50Y175/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y175/CLBLM_M_CMUX CLBLM_L_X50Y176/CLBLM_NW2A0 CLBLM_R_X49Y175/CLBLM_IMUX47 CLBLM_R_X49Y175/CLBLM_M_D5 CLBLM_R_X49Y176/CLBLM_NW2A0 INT_L_X50Y175/LOGIC_OUTS_L22 INT_L_X50Y175/NW2BEG0 INT_L_X50Y176/NW2A0 INT_R_X49Y175/IMUX47 INT_R_X49Y175/NW2END_S0_0 INT_R_X49Y176/NW2END0 
pips: CLBLM_L_X50Y175/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X50Y175/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_R_X49Y175/INT_R.NW2END_S0_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][3]_i_6_n_0 - 
wires: CLBLM_R_X49Y175/CLBLM_IMUX45 CLBLM_R_X49Y175/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y175/CLBLM_L_AMUX CLBLM_R_X49Y175/CLBLM_M_D2 INT_R_X49Y175/IMUX45 INT_R_X49Y175/LOGIC_OUTS16 
pips: CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X49Y175/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y175/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][3]_i_7_n_0 - 
wires: CLBLM_R_X49Y175/CLBLM_IMUX43 CLBLM_R_X49Y175/CLBLM_M_D6 CLBLM_R_X49Y176/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y176/CLBLM_M_CMUX INT_R_X49Y175/IMUX43 INT_R_X49Y175/SR1END1 INT_R_X49Y176/LOGIC_OUTS22 INT_R_X49Y176/SR1BEG1 
pips: CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X49Y176/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y175/INT_R.SR1END1->>IMUX43 INT_R_X49Y176/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][3]_i_8_n_0 - 
wires: CLBLM_R_X49Y175/CLBLM_IMUX44 CLBLM_R_X49Y175/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y175/CLBLM_M_AMUX CLBLM_R_X49Y175/CLBLM_M_D4 INT_R_X49Y175/IMUX44 INT_R_X49Y175/LOGIC_OUTS20 
pips: CLBLM_R_X49Y175/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X49Y175/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y175/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_2_n_0 - 
wires: CLBLM_R_X49Y172/CLBLM_IMUX23 CLBLM_R_X49Y172/CLBLM_L_C3 CLBLM_R_X49Y174/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y174/CLBLM_L_C INT_R_X49Y172/IMUX23 INT_R_X49Y172/SR1END3 INT_R_X49Y173/SL1END2 INT_R_X49Y173/SR1BEG3 INT_R_X49Y173/SR1END_N3_3 INT_R_X49Y174/LOGIC_OUTS10 INT_R_X49Y174/SL1BEG2 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y174/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X49Y172/INT_R.SR1END3->>IMUX23 INT_R_X49Y173/INT_R.SL1END2->>SR1BEG3 INT_R_X49Y174/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][4]_i_3_n_0 - 
wires: CLBLM_R_X49Y172/CLBLM_IMUX30 CLBLM_R_X49Y172/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y172/CLBLM_L_C5 CLBLM_R_X49Y172/CLBLM_M_AMUX INT_R_X49Y172/BYP_ALT2 INT_R_X49Y172/BYP_BOUNCE2 INT_R_X49Y172/IMUX30 INT_R_X49Y172/LOGIC_OUTS20 INT_R_X49Y173/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X49Y172/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y172/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X49Y172/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X49Y172/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][4]_i_4_n_0 - 
wires: CLBLM_R_X49Y172/CLBLM_IMUX21 CLBLM_R_X49Y172/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y172/CLBLM_L_AMUX CLBLM_R_X49Y172/CLBLM_L_C4 INT_R_X49Y172/IMUX21 INT_R_X49Y172/LOGIC_OUTS16 
pips: CLBLM_R_X49Y172/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y172/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y172/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][4]_i_5_n_0 - 
wires: CLBLM_L_X50Y174/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y174/CLBLM_M_AMUX CLBLM_L_X50Y174/CLBLM_WR1END3 CLBLM_R_X49Y174/CLBLM_IMUX30 CLBLM_R_X49Y174/CLBLM_L_C5 CLBLM_R_X49Y174/CLBLM_WR1END3 INT_L_X50Y174/LOGIC_OUTS_L20 INT_L_X50Y174/WR1BEG3 INT_R_X49Y174/IMUX30 INT_R_X49Y174/WR1END3 
pips: CLBLM_L_X50Y174/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X50Y174/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X49Y174/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][4]_i_6_n_0 - 
wires: CLBLM_L_X50Y174/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y174/CLBLM_M_CMUX CLBLM_L_X50Y174/CLBLM_WR1END1 CLBLM_R_X49Y174/CLBLM_IMUX33 CLBLM_R_X49Y174/CLBLM_L_C1 CLBLM_R_X49Y174/CLBLM_WR1END1 INT_L_X50Y174/LOGIC_OUTS_L22 INT_L_X50Y174/WR1BEG1 INT_R_X49Y174/IMUX33 INT_R_X49Y174/WR1END1 
pips: CLBLM_L_X50Y174/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X50Y174/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X49Y174/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][4]_i_7_n_0 - 
wires: CLBLM_R_X49Y174/CLBLM_IMUX20 CLBLM_R_X49Y174/CLBLM_L_C2 CLBLM_R_X49Y175/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y175/CLBLM_L_CMUX HCLK_R_X122Y182/HCLK_SR1END1 INT_R_X49Y174/IMUX20 INT_R_X49Y174/SR1END1 INT_R_X49Y175/LOGIC_OUTS18 INT_R_X49Y175/SR1BEG1 
pips: CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y175/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X49Y174/INT_R.SR1END1->>IMUX20 INT_R_X49Y175/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][4]_i_8_n_0 - 
wires: CLBLM_R_X49Y174/CLBLM_IMUX21 CLBLM_R_X49Y174/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y174/CLBLM_L_AMUX CLBLM_R_X49Y174/CLBLM_L_C4 INT_R_X49Y174/IMUX21 INT_R_X49Y174/LOGIC_OUTS16 
pips: CLBLM_R_X49Y174/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X49Y174/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y174/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_2_n_0 - 
wires: CLBLM_L_X46Y179/CLBLM_IMUX29 CLBLM_L_X46Y179/CLBLM_M_C2 CLBLM_L_X46Y180/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y180/CLBLM_M_C INT_L_X46Y179/IMUX_L29 INT_L_X46Y179/SL1END2 INT_L_X46Y180/LOGIC_OUTS_L14 INT_L_X46Y180/SL1BEG2 
pips: CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y180/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y179/INT_L.SL1END2->>IMUX_L29 INT_L_X46Y180/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][5]_i_3_n_0 - 
wires: CLBLM_L_X46Y178/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y178/CLBLM_M_AMUX CLBLM_L_X46Y179/CLBLM_IMUX31 CLBLM_L_X46Y179/CLBLM_M_C5 INT_L_X46Y178/LOGIC_OUTS_L20 INT_L_X46Y178/NR1BEG2 INT_L_X46Y179/BYP_ALT3 INT_L_X46Y179/BYP_BOUNCE3 INT_L_X46Y179/IMUX_L31 INT_L_X46Y179/NR1END2 INT_L_X46Y180/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X46Y178/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y178/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X46Y179/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y179/INT_L.BYP_BOUNCE3->>IMUX_L31 INT_L_X46Y179/INT_L.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][5]_i_4_n_0 - 
wires: CLBLM_L_X46Y179/CLBLM_IMUX28 CLBLM_L_X46Y179/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y179/CLBLM_M_AMUX CLBLM_L_X46Y179/CLBLM_M_C4 INT_L_X46Y179/IMUX_L28 INT_L_X46Y179/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y179/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y179/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y179/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][5]_i_5_n_0 - 
wires: CLBLM_L_X46Y180/CLBLM_IMUX32 CLBLM_L_X46Y180/CLBLM_M_C1 CLBLM_L_X46Y181/CLBLM_LOGIC_OUTS22 CLBLM_L_X46Y181/CLBLM_M_CMUX INT_L_X46Y180/IMUX_L32 INT_L_X46Y180/SL1END0 INT_L_X46Y181/LOGIC_OUTS_L22 INT_L_X46Y181/SL1BEG0 
pips: CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y181/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y180/INT_L.SL1END0->>IMUX_L32 INT_L_X46Y181/INT_L.LOGIC_OUTS_L22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][5]_i_6_n_0 - 
wires: CLBLM_L_X46Y180/CLBLM_IMUX28 CLBLM_L_X46Y180/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y180/CLBLM_M_AMUX CLBLM_L_X46Y180/CLBLM_M_C4 INT_L_X46Y180/IMUX_L28 INT_L_X46Y180/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y180/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y180/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][5]_i_7_n_0 - 
wires: CLBLL_R_X45Y180/CLBLL_EL1BEG3 CLBLL_R_X45Y181/CLBLL_NW2A0 CLBLM_L_X46Y180/CLBLM_EL1BEG3 CLBLM_L_X46Y180/CLBLM_IMUX29 CLBLM_L_X46Y180/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y180/CLBLM_L_CMUX CLBLM_L_X46Y180/CLBLM_M_C2 CLBLM_L_X46Y181/CLBLM_NW2A0 INT_L_X46Y180/EL1END3 INT_L_X46Y180/IMUX_L29 INT_L_X46Y180/LOGIC_OUTS_L18 INT_L_X46Y180/NW2BEG0 INT_L_X46Y181/NW2A0 INT_R_X45Y180/EL1BEG3 INT_R_X45Y180/NW2END_S0_0 INT_R_X45Y181/EL1BEG_N3 INT_R_X45Y181/NW2END0 VBRK_X113Y188/VBRK_EL1BEG3 VBRK_X113Y189/VBRK_NW2A0 
pips: CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y180/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X46Y180/INT_L.EL1END3->>IMUX_L29 INT_L_X46Y180/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_R_X45Y181/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][5]_i_8_n_0 - 
wires: CLBLM_L_X46Y179/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y179/CLBLM_L_AMUX CLBLM_L_X46Y180/CLBLM_IMUX22 CLBLM_L_X46Y180/CLBLM_M_C3 INT_L_X46Y179/LOGIC_OUTS_L16 INT_L_X46Y179/NN2BEG2 INT_L_X46Y180/IMUX_L22 INT_L_X46Y180/NN2A2 INT_L_X46Y180/SR1END2 INT_L_X46Y181/NN2END2 INT_L_X46Y181/SR1BEG2 
pips: CLBLM_L_X46Y179/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y180/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X46Y179/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X46Y180/INT_L.SR1END2->>IMUX_L22 INT_L_X46Y181/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][5]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_2_n_0 - 
wires: CLBLM_R_X47Y180/CLBLM_IMUX33 CLBLM_R_X47Y180/CLBLM_L_C1 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y181/CLBLM_L_C INT_R_X47Y180/IMUX33 INT_R_X47Y180/SR1BEG_S0 INT_R_X47Y180/SR1END3 INT_R_X47Y181/LOGIC_OUTS10 INT_R_X47Y181/SR1BEG3 INT_R_X47Y181/SR1END_N3_3 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y181/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y180/INT_R.SR1BEG_S0->>IMUX33 INT_R_X47Y180/INT_R.SR1END3->>SR1BEG_S0 INT_R_X47Y181/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][6]_i_3_n_0 - 
wires: CLBLM_R_X47Y180/CLBLM_IMUX21 CLBLM_R_X47Y180/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y180/CLBLM_L_AMUX CLBLM_R_X47Y180/CLBLM_L_C4 INT_R_X47Y180/IMUX21 INT_R_X47Y180/LOGIC_OUTS16 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y180/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y180/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][6]_i_4_n_0 - 
wires: CLBLM_R_X47Y180/CLBLM_IMUX34 CLBLM_R_X47Y180/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y180/CLBLM_L_C6 CLBLM_R_X47Y180/CLBLM_M_AMUX INT_R_X47Y180/FAN_ALT7 INT_R_X47Y180/FAN_BOUNCE7 INT_R_X47Y180/IMUX34 INT_R_X47Y180/LOGIC_OUTS20 
pips: CLBLM_R_X47Y180/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y180/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y180/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y180/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y180/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][6]_i_5_n_0 - 
wires: CLBLM_R_X47Y181/CLBLM_IMUX20 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y181/CLBLM_L_C2 CLBLM_R_X47Y181/CLBLM_M_AMUX INT_R_X47Y181/IMUX20 INT_R_X47Y181/LOGIC_OUTS20 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y181/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][6]_i_6_n_0 - 
wires: CLBLM_L_X46Y181/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y181/CLBLM_L_AMUX CLBLM_R_X47Y181/CLBLM_IMUX33 CLBLM_R_X47Y181/CLBLM_L_C1 INT_L_X46Y181/EL1BEG1 INT_L_X46Y181/LOGIC_OUTS_L16 INT_R_X47Y181/EL1END1 INT_R_X47Y181/IMUX33 
pips: CLBLM_L_X46Y181/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X46Y181/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X47Y181/INT_R.EL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][6]_i_7_n_0 - 
wires: CLBLM_R_X47Y181/CLBLM_IMUX30 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y181/CLBLM_L_C5 CLBLM_R_X47Y181/CLBLM_M_CMUX INT_L_X46Y181/EL1BEG3 INT_L_X46Y181/NW2END_S0_0 INT_L_X46Y182/EL1BEG_N3 INT_L_X46Y182/NW2END0 INT_R_X47Y181/EL1END3 INT_R_X47Y181/IMUX30 INT_R_X47Y181/LOGIC_OUTS22 INT_R_X47Y181/NW2BEG0 INT_R_X47Y182/NW2A0 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y181/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X46Y182/INT_L.NW2END0->>EL1BEG_N3 INT_R_X47Y181/INT_R.EL1END3->>IMUX30 INT_R_X47Y181/INT_R.LOGIC_OUTS22->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][6]_i_8_n_0 - 
wires: CLBLM_R_X47Y181/CLBLM_IMUX21 CLBLM_R_X47Y181/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y181/CLBLM_L_AMUX CLBLM_R_X47Y181/CLBLM_L_C4 INT_R_X47Y181/IMUX21 INT_R_X47Y181/LOGIC_OUTS16 
pips: CLBLM_R_X47Y181/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y181/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y181/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][6]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_2_n_0 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX33 CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y179/CLBLM_L_C1 CLBLM_R_X49Y179/CLBLM_L_D INT_R_X49Y179/IMUX33 INT_R_X49Y179/LOGIC_OUTS11 INT_R_X49Y179/SR1BEG_S0 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X49Y179/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X49Y179/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X49Y179/INT_R.SR1BEG_S0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][7]_i_3_n_0 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX23 CLBLM_R_X49Y179/CLBLM_L_C3 CLBLM_R_X49Y180/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y180/CLBLM_L_AMUX INT_R_X49Y179/IMUX23 INT_R_X49Y179/SR1END3 INT_R_X49Y180/LOGIC_OUTS16 INT_R_X49Y180/SR1BEG3 INT_R_X49Y180/SR1END_N3_3 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y180/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y179/INT_R.SR1END3->>IMUX23 INT_R_X49Y180/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][7]_i_4_n_0 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX34 CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y179/CLBLM_L_C6 CLBLM_R_X49Y179/CLBLM_M_AMUX INT_R_X49Y179/FAN_ALT7 INT_R_X49Y179/FAN_BOUNCE7 INT_R_X49Y179/IMUX34 INT_R_X49Y179/LOGIC_OUTS20 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X49Y179/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y179/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X49Y179/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X49Y179/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][7]_i_5_n_0 - 
wires: CLBLM_L_X50Y179/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y179/CLBLM_M_AMUX CLBLM_L_X50Y179/CLBLM_WW2A2 CLBLM_R_X49Y179/CLBLM_IMUX39 CLBLM_R_X49Y179/CLBLM_L_D3 CLBLM_R_X49Y179/CLBLM_WW2A2 INT_L_X48Y179/ER1BEG3 INT_L_X48Y179/WW2END2 INT_L_X50Y179/LOGIC_OUTS_L20 INT_L_X50Y179/WW2BEG2 INT_R_X49Y179/ER1END3 INT_R_X49Y179/IMUX39 INT_R_X49Y179/WW2A2 INT_R_X49Y180/ER1END_N3_3 
pips: CLBLM_L_X50Y179/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X48Y179/INT_L.WW2END2->>ER1BEG3 INT_L_X50Y179/INT_L.LOGIC_OUTS_L20->>WW2BEG2 INT_R_X49Y179/INT_R.ER1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][7]_i_6_n_0 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX46 CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y179/CLBLM_L_D5 CLBLM_R_X49Y179/CLBLM_M_CMUX INT_R_X49Y179/IMUX46 INT_R_X49Y179/LOGIC_OUTS22 INT_R_X49Y179/NL1BEG_N3 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X49Y179/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X49Y179/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X49Y179/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][7]_i_7_n_0 - 
wires: CLBLM_L_X50Y179/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y179/CLBLM_M_CMUX CLBLM_L_X50Y179/CLBLM_WR1END1 CLBLM_R_X49Y179/CLBLM_IMUX41 CLBLM_R_X49Y179/CLBLM_L_D1 CLBLM_R_X49Y179/CLBLM_WR1END1 INT_L_X50Y179/LOGIC_OUTS_L22 INT_L_X50Y179/WR1BEG1 INT_R_X49Y179/IMUX41 INT_R_X49Y179/WR1END1 
pips: CLBLM_L_X50Y179/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X50Y179/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X49Y179/INT_R.WR1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][7]_i_8_n_0 - 
wires: CLBLM_R_X49Y179/CLBLM_IMUX37 CLBLM_R_X49Y179/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y179/CLBLM_L_AMUX CLBLM_R_X49Y179/CLBLM_L_D4 INT_R_X49Y179/IMUX37 INT_R_X49Y179/LOGIC_OUTS16 
pips: CLBLM_R_X49Y179/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X49Y179/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y179/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][7]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_2_n_0 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX20 CLBLM_R_X49Y177/CLBLM_LOGIC_OUTS11 CLBLM_R_X49Y177/CLBLM_L_C2 CLBLM_R_X49Y177/CLBLM_L_D INT_R_X49Y177/FAN_ALT1 INT_R_X49Y177/FAN_BOUNCE1 INT_R_X49Y177/IMUX20 INT_R_X49Y177/LOGIC_OUTS11 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X49Y177/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X49Y177/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X49Y177/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X49Y177/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][8]_i_3_n_0 - 
wires: CLBLM_L_X50Y177/CLBLM_LOGIC_OUTS20 CLBLM_L_X50Y177/CLBLM_M_AMUX CLBLM_L_X50Y177/CLBLM_WR1END3 CLBLM_R_X49Y177/CLBLM_IMUX30 CLBLM_R_X49Y177/CLBLM_L_C5 CLBLM_R_X49Y177/CLBLM_WR1END3 INT_L_X50Y177/LOGIC_OUTS_L20 INT_L_X50Y177/WR1BEG3 INT_R_X49Y177/IMUX30 INT_R_X49Y177/WR1END3 
pips: CLBLM_L_X50Y177/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X50Y177/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X49Y177/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][8]_i_4_n_0 - 
wires: CLBLM_L_X50Y177/CLBLM_LOGIC_OUTS22 CLBLM_L_X50Y177/CLBLM_M_CMUX CLBLM_L_X50Y177/CLBLM_WR1END1 CLBLM_R_X49Y177/CLBLM_IMUX34 CLBLM_R_X49Y177/CLBLM_L_C6 CLBLM_R_X49Y177/CLBLM_WR1END1 INT_L_X50Y177/LOGIC_OUTS_L22 INT_L_X50Y177/WR1BEG1 INT_R_X49Y177/IMUX34 INT_R_X49Y177/WR1END1 
pips: CLBLM_L_X50Y177/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X50Y177/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X49Y177/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][8]_i_5_n_0 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX39 CLBLM_R_X49Y177/CLBLM_L_D3 CLBLM_R_X49Y178/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y178/CLBLM_L_AMUX INT_R_X49Y177/IMUX39 INT_R_X49Y177/SR1END3 INT_R_X49Y178/LOGIC_OUTS16 INT_R_X49Y178/SR1BEG3 INT_R_X49Y178/SR1END_N3_3 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X49Y178/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y177/INT_R.SR1END3->>IMUX39 INT_R_X49Y178/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][8]_i_6_n_0 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX41 CLBLM_R_X49Y177/CLBLM_L_D1 CLBLM_R_X49Y178/CLBLM_LOGIC_OUTS18 CLBLM_R_X49Y178/CLBLM_L_CMUX INT_R_X49Y177/IMUX41 INT_R_X49Y177/SL1END0 INT_R_X49Y178/LOGIC_OUTS18 INT_R_X49Y178/SL1BEG0 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X49Y178/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X49Y177/INT_R.SL1END0->>IMUX41 INT_R_X49Y178/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][8]_i_7_n_0 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX36 CLBLM_R_X49Y177/CLBLM_LOGIC_OUTS20 CLBLM_R_X49Y177/CLBLM_L_D2 CLBLM_R_X49Y177/CLBLM_M_AMUX INT_R_X49Y177/IMUX36 INT_R_X49Y177/LOGIC_OUTS20 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X49Y177/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X49Y177/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][8]_i_8_n_0 - 
wires: CLBLM_R_X49Y177/CLBLM_IMUX37 CLBLM_R_X49Y177/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y177/CLBLM_L_AMUX CLBLM_R_X49Y177/CLBLM_L_D4 INT_R_X49Y177/IMUX37 INT_R_X49Y177/LOGIC_OUTS16 
pips: CLBLM_R_X49Y177/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X49Y177/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y177/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][8]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_2_n_0 - 
wires: CLBLM_R_X47Y174/CLBLM_IMUX29 CLBLM_R_X47Y174/CLBLM_M_C2 CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y175/CLBLM_L_C HCLK_R_X116Y182/HCLK_SL1END2 INT_R_X47Y174/IMUX29 INT_R_X47Y174/SL1END2 INT_R_X47Y175/LOGIC_OUTS10 INT_R_X47Y175/SL1BEG2 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y174/INT_R.SL1END2->>IMUX29 INT_R_X47Y175/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][9]_i_3_n_0 - 
wires: CLBLM_L_X46Y174/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y174/CLBLM_L_AMUX CLBLM_R_X47Y174/CLBLM_IMUX31 CLBLM_R_X47Y174/CLBLM_M_C5 HCLK_R_X116Y182/HCLK_ER1END3 INT_L_X46Y174/ER1BEG3 INT_L_X46Y174/LOGIC_OUTS_L16 INT_R_X47Y174/ER1END3 INT_R_X47Y174/IMUX31 INT_R_X47Y175/ER1END_N3_3 
pips: CLBLM_L_X46Y174/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y174/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X47Y174/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][9]_i_4_n_0 - 
wires: CLBLM_R_X47Y174/CLBLM_IMUX28 CLBLM_R_X47Y174/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y174/CLBLM_M_AMUX CLBLM_R_X47Y174/CLBLM_M_C4 INT_R_X47Y174/IMUX28 INT_R_X47Y174/LOGIC_OUTS20 
pips: CLBLM_R_X47Y174/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y174/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y174/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][9]_i_5_n_0 - 
wires: CLBLM_R_X47Y175/CLBLM_IMUX20 CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y175/CLBLM_L_C2 CLBLM_R_X47Y175/CLBLM_M_AMUX INT_R_X47Y175/IMUX20 INT_R_X47Y175/LOGIC_OUTS20 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X47Y175/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y175/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][9]_i_6_n_0 - 
wires: CLBLM_R_X47Y175/CLBLM_IMUX30 CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y175/CLBLM_L_C5 CLBLM_R_X47Y175/CLBLM_M_CMUX INT_R_X47Y175/IMUX30 INT_R_X47Y175/LOGIC_OUTS22 INT_R_X47Y175/NL1BEG_N3 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y175/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y175/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y175/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][9]_i_7_n_0 - 
wires: CLBLM_R_X47Y175/CLBLM_IMUX21 CLBLM_R_X47Y175/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y175/CLBLM_L_AMUX CLBLM_R_X47Y175/CLBLM_L_C4 INT_R_X47Y175/IMUX21 INT_R_X47Y175/LOGIC_OUTS16 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X47Y175/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y175/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[p][0][prdata][9]_i_8_n_0 - 
wires: CLBLM_R_X47Y175/CLBLM_IMUX33 CLBLM_R_X47Y175/CLBLM_L_C1 CLBLM_R_X47Y176/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y176/CLBLM_L_CMUX INT_R_X47Y175/IMUX33 INT_R_X47Y175/SL1END0 INT_R_X47Y176/LOGIC_OUTS18 INT_R_X47Y176/SL1BEG0 
pips: CLBLM_R_X47Y175/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X47Y176/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X47Y175/INT_R.SL1END0->>IMUX33 INT_R_X47Y176/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[p][0][prdata][9]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X75Y157/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*A4*A5*A6) , 
NAME: SLICE_X75Y157/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y157/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A4*A6) , 
NAME: SLICE_X76Y157/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*(~A4)*A5*A6) , 
NAME: SLICE_X79Y160/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4*(~A3)) , 
NAME: SLICE_X76Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*(~A2))+(A1*A4*(~A3))+(A1*(~A4))+((~A1)) , 
NAME: SLICE_X76Y160/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A4)*A5*A3) , 
NAME: SLICE_X76Y164/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A4)*A5*A2) , 
NAME: SLICE_X77Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A4)*A5*A2) , 
NAME: SLICE_X76Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y159/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*(~A4)*A5*A2) , 
NAME: SLICE_X75Y159/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*(~A4)*A5*A3) , 
NAME: SLICE_X78Y163/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*(~A4)*A5*A6) , 
NAME: SLICE_X75Y163/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*(~A4)*A5*A2) , 
NAME: SLICE_X79Y163/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*(~A4)*A5*A2) , 
NAME: SLICE_X78Y166/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6)*(~A4)*A5*A3) , 
NAME: SLICE_X79Y166/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*(~A4)*A5*A2) , 
NAME: SLICE_X75Y165/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*(~A4)*A5*A1) , 
NAME: SLICE_X79Y163/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)*(~A4)*A5*A6) , 
NAME: SLICE_X77Y162/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*(~A4)*A5*A6) , 
NAME: SLICE_X77Y164/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3)*(~A4)*A5*A6) , 
NAME: SLICE_X76Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*(~A4)*A5*A6) , 
NAME: SLICE_X75Y162/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y157/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A5*A3) , 
NAME: SLICE_X75Y157/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y157/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y157/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y157/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y157/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X66Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X69Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y150/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y150/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y150/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X61Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y152/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y152/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y152/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y152/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y152/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y152/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y148/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y148/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y148/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y151/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y151/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y151/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X80Y160/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X80Y160/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y161/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y161/CARRY4, 
TYPE: CARRY4, 

SLICE_X72Y164/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X72Y164/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y165/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y165/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y165/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X79Y165/CARRY4, 
TYPE: CARRY4, 

SLICE_X80Y164/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X80Y164/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y162/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y162/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y159/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y159/CARRY4, 
TYPE: CARRY4, 

SLICE_X75Y161/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X75Y161/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y162/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X78Y162/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y163/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y163/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y160/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y160/CARRY4, 
TYPE: CARRY4, 

SLICE_X80Y161/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X80Y161/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y164/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y164/CARRY4, 
TYPE: CARRY4, 

SLICE_X77Y161/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y161/CARRY4, 
TYPE: CARRY4, 

SLICE_X80Y162/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X80Y162/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y166/AFF - 
CLASS: bel, 
NAME: SLICE_X79Y166/AFF, 
TYPE: REG_INIT, 

SLICE_X78Y167/AFF - 
CLASS: bel, 
NAME: SLICE_X78Y167/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y163/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y163/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y163/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y163/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y163/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y163/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y163/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y163/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y161/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y161/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y163/DFF - 
CLASS: bel, 
NAME: SLICE_X76Y163/DFF, 
TYPE: REG_INIT, 

SLICE_X77Y163/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y163/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y161/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y161/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y163/BFF - 
CLASS: bel, 
NAME: SLICE_X77Y163/BFF, 
TYPE: REG_INIT, 

SLICE_X77Y163/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y163/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y167/BFF - 
CLASS: bel, 
NAME: SLICE_X78Y167/BFF, 
TYPE: REG_INIT, 

SLICE_X79Y173/AFF - 
CLASS: bel, 
NAME: SLICE_X79Y173/AFF, 
TYPE: REG_INIT, 

SLICE_X79Y173/BFF - 
CLASS: bel, 
NAME: SLICE_X79Y173/BFF, 
TYPE: REG_INIT, 

SLICE_X79Y173/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y173/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y173/DFF - 
CLASS: bel, 
NAME: SLICE_X79Y173/DFF, 
TYPE: REG_INIT, 

SLICE_X79Y173/A5FF - 
CLASS: bel, 
NAME: SLICE_X79Y173/A5FF, 
TYPE: FF_INIT, 

SLICE_X79Y173/B5FF - 
CLASS: bel, 
NAME: SLICE_X79Y173/B5FF, 
TYPE: FF_INIT, 

SLICE_X79Y173/C5FF - 
CLASS: bel, 
NAME: SLICE_X79Y173/C5FF, 
TYPE: FF_INIT, 

SLICE_X78Y167/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y167/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y163/DFF - 
CLASS: bel, 
NAME: SLICE_X77Y163/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y163/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y163/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y157/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y157/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y157/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y157/BFF, 
TYPE: REG_INIT, 

SLICE_X76Y159/AFF - 
CLASS: bel, 
NAME: SLICE_X76Y159/AFF, 
TYPE: REG_INIT, 

SLICE_X76Y176/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y176/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y180/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y180/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y181/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y181/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y181/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y181/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y178/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y178/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y180/DFF - 
CLASS: bel, 
NAME: SLICE_X72Y180/DFF, 
TYPE: REG_INIT, 

SLICE_X72Y178/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y178/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y167/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y167/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y171/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y171/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y175/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y175/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y173/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y173/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y176/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y176/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y168/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y168/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y171/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y171/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y176/DFF - 
CLASS: bel, 
NAME: SLICE_X69Y176/DFF, 
TYPE: REG_INIT, 

SLICE_X73Y177/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y177/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y171/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y171/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y166/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y166/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y176/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y176/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y173/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y173/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y172/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y172/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y170/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y170/CFF, 
TYPE: REG_INIT, 

SLICE_X81Y176/CFF - 
CLASS: bel, 
NAME: SLICE_X81Y176/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y168/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y168/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y167/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y167/CFF, 
TYPE: REG_INIT, 

SLICE_X78Y175/CFF - 
CLASS: bel, 
NAME: SLICE_X78Y175/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y172/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y172/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y179/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y179/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y180/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y180/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y179/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y179/CFF, 
TYPE: REG_INIT, 

SLICE_X79Y177/CFF - 
CLASS: bel, 
NAME: SLICE_X79Y177/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y174/CFF - 
CLASS: bel, 
NAME: SLICE_X76Y174/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y159/BFF - 
CLASS: bel, 
NAME: SLICE_X76Y159/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y156/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y156/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y156/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y156/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y156/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y156/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y156/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y156/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y156/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y156/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y156/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y156/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y157/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y157/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y156/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y156/C5FF, 
TYPE: FF_INIT, 

SLICE_X75Y156/D5FF - 
CLASS: bel, 
NAME: SLICE_X75Y156/D5FF, 
TYPE: FF_INIT, 

SLICE_X74Y156/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y156/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y155/AFF - 
CLASS: bel, 
NAME: SLICE_X75Y155/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y155/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y155/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y155/BFF - 
CLASS: bel, 
NAME: SLICE_X75Y155/BFF, 
TYPE: REG_INIT, 

SLICE_X75Y155/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y155/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y155/DFF - 
CLASS: bel, 
NAME: SLICE_X75Y155/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y157/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y157/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y157/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y157/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y157/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y157/DFF, 
TYPE: REG_INIT, 

SLICE_X74Y157/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y157/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y156/A5FF - 
CLASS: bel, 
NAME: SLICE_X74Y156/A5FF, 
TYPE: FF_INIT, 

SLICE_X75Y155/A5FF - 
CLASS: bel, 
NAME: SLICE_X75Y155/A5FF, 
TYPE: FF_INIT, 

SLICE_X74Y156/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y156/B5FF, 
TYPE: FF_INIT, 

SLICE_X75Y155/B5FF - 
CLASS: bel, 
NAME: SLICE_X75Y155/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y155/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y155/BFF, 
TYPE: REG_INIT, 

SLICE_X74Y155/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y155/CFF, 
TYPE: REG_INIT, 

SLICE_X74Y157/B5FF - 
CLASS: bel, 
NAME: SLICE_X74Y157/B5FF, 
TYPE: FF_INIT, 

SLICE_X74Y155/DFF - 
CLASS: bel, 
NAME: SLICE_X74Y155/DFF, 
TYPE: REG_INIT, 

SLICE_X75Y155/C5FF - 
CLASS: bel, 
NAME: SLICE_X75Y155/C5FF, 
TYPE: FF_INIT, 

SLICE_X74Y156/C5FF - 
CLASS: bel, 
NAME: SLICE_X74Y156/C5FF, 
TYPE: FF_INIT, 

SLICE_X80Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y160/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A2)+(A3*(~A4)*A2)+((~A3)*A4*(~A6)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X80Y160/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A2)+(A3*(~A4)*A2)+((~A3)*A4*(~A6)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X80Y160/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X80Y160/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X81Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y160/A6LUT, 
TYPE: LUT6, 

SLICE_X81Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y160/B6LUT, 
TYPE: LUT6, 

SLICE_X81Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y160/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X78Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y160/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X72Y164/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X72Y164/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X72Y164/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X72Y164/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y164/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y164/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y164/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y165/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y165/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y165/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y165/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X78Y165/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X78Y165/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X78Y165/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y164/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y164/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y164/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y164/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y165/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X79Y165/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y165/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X79Y165/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X79Y165/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X79Y165/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y164/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y164/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y164/C6LUT, 
TYPE: LUT6, 

SLICE_X80Y165/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X80Y165/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X80Y164/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y164/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X80Y164/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y164/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y164/B6LUT, 
TYPE: LUT6, 

SLICE_X80Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X80Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y164/C6LUT, 
TYPE: LUT6, 

SLICE_X81Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y164/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y159/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y159/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y159/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X74Y159/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y159/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X74Y159/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y159/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X74Y159/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X76Y160/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y160/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y160/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X75Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X75Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A2)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X75Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X75Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y160/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y160/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X78Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X78Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X78Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X78Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y162/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y163/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A5)+(A2*(~A3)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)) , 
NAME: SLICE_X76Y163/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A4)+(A2*(~A3)*A4)+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)) , 
NAME: SLICE_X76Y163/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A5)+(A2*(~A3)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)) , 
NAME: SLICE_X76Y163/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A5)+(A2*(~A3)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)) , 
NAME: SLICE_X76Y163/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y163/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y163/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X77Y163/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X77Y163/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X77Y163/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X74Y160/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y160/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y160/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X74Y160/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y160/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y160/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y160/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y160/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y160/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y160/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X76Y160/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A2)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X80Y161/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X81Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X81Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X74Y164/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y164/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y164/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y164/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y164/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X75Y164/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X73Y164/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y165/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X74Y165/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y161/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X77Y161/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X77Y161/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A4)+(A2*(~A3)*A4)+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A4)) , 
NAME: SLICE_X77Y161/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A5)+(A2*(~A3)*A5)+((~A2)*A3*(~A4)*A5)+((~A2)*(~A3)*A5)) , 
NAME: SLICE_X77Y161/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y161/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X76Y161/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y161/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X76Y161/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y161/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X76Y161/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X77Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X80Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y162/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y162/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*A5)+((~A3)*A4*(~A6)*A5)+((~A3)*(~A4)*A5) , 
NAME: SLICE_X80Y162/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*A6)+((~A3)*A4*(~A5)*A6)+((~A3)*(~A4)*A6) , 
NAME: SLICE_X80Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X80Y163/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5))+(A1*A2*A6*(~A4)*A5*(~A3))+(A1*A2*A6*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A3))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A6)*A4*A5*A3)+((~A1)*A2*(~A6)*A4*(~A5))+((~A1)*A2*(~A6)*(~A4)*A5*(~A3))+((~A1)*A2*(~A6)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y162/A6LUT, 
TYPE: LUT6, 

SLICE_X81Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X81Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5))+(A1*A2*A3*(~A4)*A5*(~A6))+(A1*A2*A3*(~A4)*(~A5))+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*(~A6))+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A3)*A4*A5*A6)+((~A1)*A2*(~A3)*A4*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A6)+((~A1)*(~A2)*A4*(~A5))+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X79Y162/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A5)) , 
NAME: SLICE_X79Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y157/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4*A1)+(A5*A2*A3*A4*(~A1)*(~A6))+(A5*A2*A3*(~A4))+(A5*A2*(~A3))+(A5*(~A2))+((~A5)*A1)+((~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X76Y157/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y157/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X75Y157/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y157/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A5)+(A2*A3*A4*(~A5)*A6)+(A2*A3*(~A4)*A6)+(A2*(~A3)*A6)+((~A2)*A3*A4*(~A5)*A6)+((~A2)*A3*(~A4)*A6)+((~A2)*(~A3)*A6) , 
NAME: SLICE_X75Y157/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y159/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A3)*(~A1)*A6)+((~A4)*A2*A5*(~A3)*(~A1)*A6)+((~A4)*A2*(~A5)*(~A1)*A6)+((~A4)*(~A2)*A5*(~A3)*(~A1)*A6) , 
NAME: SLICE_X76Y159/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A4)+(A2*A5*(~A6)*(~A4)*A3)+(A2*(~A5)*A6*A3)+(A2*(~A5)*(~A6)*A4)+(A2*(~A5)*(~A6)*(~A4)*A3)+((~A2)*A5*A6*(~A3))+((~A2)*A5*(~A6)*A4*(~A3))+((~A2)*(~A5)*(~A6)*A4*(~A3)) , 
NAME: SLICE_X76Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y177/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A5*A3)+(A2*A6*(~A1)*A5*(~A3)*A4)+(A2*A6*(~A1)*(~A5)*(~A3)*A4)+(A2*(~A6)*A1*A3)+(A2*(~A6)*(~A1)*A5*A3)+(A2*(~A6)*(~A1)*A5*(~A3)*A4)+(A2*(~A6)*(~A1)*(~A5)*(~A3)*A4)+((~A2)*A6*A1*(~A3))+((~A2)*A6*(~A1)*A5*A3)+((~A2)*A6*(~A1)*A5*(~A3)*A4)+((~A2)*A6*(~A1)*(~A5)*(~A3)*A4)+((~A2)*(~A6)*(~A1)*A5*A3)+((~A2)*(~A6)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A6)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X77Y177/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A6)+(A2*A4*(~A5)*(~A6)*A3)+(A2*(~A4)*A5*A3)+(A2*(~A4)*(~A5)*A6)+(A2*(~A4)*(~A5)*(~A6)*A3)+((~A2)*A4*A5*(~A3))+((~A2)*A4*(~A5)*A6*(~A3))+((~A2)*(~A4)*(~A5)*A6*(~A3)) , 
NAME: SLICE_X72Y180/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y180/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y180/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y180/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A5*A6)+(A2*A3*(~A1)*A5*(~A6)*A4)+(A2*A3*(~A1)*(~A5)*(~A6)*A4)+(A2*(~A3)*A1*A6)+(A2*(~A3)*(~A1)*A5*A6)+(A2*(~A3)*(~A1)*A5*(~A6)*A4)+(A2*(~A3)*(~A1)*(~A5)*(~A6)*A4)+((~A2)*A3*A1*(~A6))+((~A2)*A3*(~A1)*A5*A6)+((~A2)*A3*(~A1)*A5*(~A6)*A4)+((~A2)*A3*(~A1)*(~A5)*(~A6)*A4)+((~A2)*(~A3)*(~A1)*A5*A6)+((~A2)*(~A3)*(~A1)*A5*(~A6)*A4)+((~A2)*(~A3)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X72Y181/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y180/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A6)+(A2*A5*(~A4)*(~A6)*A1)+(A2*(~A5)*A4*A1)+(A2*(~A5)*(~A4)*A6)+(A2*(~A5)*(~A4)*(~A6)*A1)+((~A2)*A5*A4*(~A1))+((~A2)*A5*(~A4)*A6*(~A1))+((~A2)*(~A5)*(~A4)*A6*(~A1)) , 
NAME: SLICE_X67Y181/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y181/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y181/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y180/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y180/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y181/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A1*A6)+(A2*A4*(~A5)*A1*(~A6)*A3)+(A2*A4*(~A5)*(~A1)*(~A6)*A3)+(A2*(~A4)*A5*A6)+(A2*(~A4)*(~A5)*A1*A6)+(A2*(~A4)*(~A5)*A1*(~A6)*A3)+(A2*(~A4)*(~A5)*(~A1)*(~A6)*A3)+((~A2)*A4*A5*(~A6))+((~A2)*A4*(~A5)*A1*A6)+((~A2)*A4*(~A5)*A1*(~A6)*A3)+((~A2)*A4*(~A5)*(~A1)*(~A6)*A3)+((~A2)*(~A4)*(~A5)*A1*A6)+((~A2)*(~A4)*(~A5)*A1*(~A6)*A3)+((~A2)*(~A4)*(~A5)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X67Y181/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A4)+(A2*A6*(~A5)*(~A4)*A1)+(A2*(~A6)*A5*A1)+(A2*(~A6)*(~A5)*A4)+(A2*(~A6)*(~A5)*(~A4)*A1)+((~A2)*A6*A5*(~A1))+((~A2)*A6*(~A5)*A4*(~A1))+((~A2)*(~A6)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X79Y181/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y180/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y180/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y180/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y180/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X81Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X80Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A1*A6)+(A5*A4*(~A3)*A1*(~A6)*A2)+(A5*A4*(~A3)*(~A1)*(~A6)*A2)+(A5*(~A4)*A3*A6)+(A5*(~A4)*(~A3)*A1*A6)+(A5*(~A4)*(~A3)*A1*(~A6)*A2)+(A5*(~A4)*(~A3)*(~A1)*(~A6)*A2)+((~A5)*A4*A3*(~A6))+((~A5)*A4*(~A3)*A1*A6)+((~A5)*A4*(~A3)*A1*(~A6)*A2)+((~A5)*A4*(~A3)*(~A1)*(~A6)*A2)+((~A5)*(~A4)*(~A3)*A1*A6)+((~A5)*(~A4)*(~A3)*A1*(~A6)*A2)+((~A5)*(~A4)*(~A3)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X80Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X81Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A6)+(A2*A4*(~A3)*(~A6)*A1)+(A2*(~A4)*A3*A1)+(A2*(~A4)*(~A3)*A6)+(A2*(~A4)*(~A3)*(~A6)*A1)+((~A2)*A4*A3*(~A1))+((~A2)*A4*(~A3)*A6*(~A1))+((~A2)*(~A4)*(~A3)*A6*(~A1)) , 
NAME: SLICE_X68Y178/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y178/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y178/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y178/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y180/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y180/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y179/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y179/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A5*A6)+(A2*A1*(~A3)*A5*(~A6)*A4)+(A2*A1*(~A3)*(~A5)*(~A6)*A4)+(A2*(~A1)*A3*A6)+(A2*(~A1)*(~A3)*A5*A6)+(A2*(~A1)*(~A3)*A5*(~A6)*A4)+(A2*(~A1)*(~A3)*(~A5)*(~A6)*A4)+((~A2)*A1*A3*(~A6))+((~A2)*A1*(~A3)*A5*A6)+((~A2)*A1*(~A3)*A5*(~A6)*A4)+((~A2)*A1*(~A3)*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A3)*A5*A6)+((~A2)*(~A1)*(~A3)*A5*(~A6)*A4)+((~A2)*(~A1)*(~A3)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X67Y179/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y179/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y178/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A5)+(A2*A4*(~A1)*(~A5)*A6)+(A2*(~A4)*A1*A6)+(A2*(~A4)*(~A1)*A5)+(A2*(~A4)*(~A1)*(~A5)*A6)+((~A2)*A4*A1*(~A6))+((~A2)*A4*(~A1)*A5*(~A6))+((~A2)*(~A4)*(~A1)*A5*(~A6)) , 
NAME: SLICE_X72Y180/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y179/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y179/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y179/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y181/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y181/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y179/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y179/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y179/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y179/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y180/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A5*A3)+(A2*A6*(~A1)*A5*(~A3)*A4)+(A2*A6*(~A1)*(~A5)*(~A3)*A4)+(A2*(~A6)*A1*A3)+(A2*(~A6)*(~A1)*A5*A3)+(A2*(~A6)*(~A1)*A5*(~A3)*A4)+(A2*(~A6)*(~A1)*(~A5)*(~A3)*A4)+((~A2)*A6*A1*(~A3))+((~A2)*A6*(~A1)*A5*A3)+((~A2)*A6*(~A1)*A5*(~A3)*A4)+((~A2)*A6*(~A1)*(~A5)*(~A3)*A4)+((~A2)*(~A6)*(~A1)*A5*A3)+((~A2)*(~A6)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A6)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X73Y180/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y180/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y179/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A4)+(A2*A5*(~A1)*(~A4)*A6)+(A2*(~A5)*A1*A6)+(A2*(~A5)*(~A1)*A4)+(A2*(~A5)*(~A1)*(~A4)*A6)+((~A2)*A5*A1*(~A6))+((~A2)*A5*(~A1)*A4*(~A6))+((~A2)*(~A5)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X72Y178/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y178/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y178/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y178/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y176/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4*A6)+(A5*A2*(~A1)*A4*(~A6)*A3)+(A5*A2*(~A1)*(~A4)*(~A6)*A3)+(A5*(~A2)*A1*A6)+(A5*(~A2)*(~A1)*A4*A6)+(A5*(~A2)*(~A1)*A4*(~A6)*A3)+(A5*(~A2)*(~A1)*(~A4)*(~A6)*A3)+((~A5)*A2*A1*(~A6))+((~A5)*A2*(~A1)*A4*A6)+((~A5)*A2*(~A1)*A4*(~A6)*A3)+((~A5)*A2*(~A1)*(~A4)*(~A6)*A3)+((~A5)*(~A2)*(~A1)*A4*A6)+((~A5)*(~A2)*(~A1)*A4*(~A6)*A3)+((~A5)*(~A2)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X72Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y178/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A4)+(A2*A6*(~A3)*(~A4)*A1)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*A4)+(A2*(~A6)*(~A3)*(~A4)*A1)+((~A2)*A6*A3*(~A1))+((~A2)*A6*(~A3)*A4*(~A1))+((~A2)*(~A6)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X73Y167/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y167/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A5*A1)+(A6*A3*(~A2)*A5*(~A1)*A4)+(A6*A3*(~A2)*(~A5)*(~A1)*A4)+(A6*(~A3)*A2*A1)+(A6*(~A3)*(~A2)*A5*A1)+(A6*(~A3)*(~A2)*A5*(~A1)*A4)+(A6*(~A3)*(~A2)*(~A5)*(~A1)*A4)+((~A6)*A3*A2*(~A1))+((~A6)*A3*(~A2)*A5*A1)+((~A6)*A3*(~A2)*A5*(~A1)*A4)+((~A6)*A3*(~A2)*(~A5)*(~A1)*A4)+((~A6)*(~A3)*(~A2)*A5*A1)+((~A6)*(~A3)*(~A2)*A5*(~A1)*A4)+((~A6)*(~A3)*(~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X73Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y167/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A6)+(A2*A5*(~A1)*(~A6)*A4)+(A2*(~A5)*A1*A4)+(A2*(~A5)*(~A1)*A6)+(A2*(~A5)*(~A1)*(~A6)*A4)+((~A2)*A5*A1*(~A4))+((~A2)*A5*(~A1)*A6*(~A4))+((~A2)*(~A5)*(~A1)*A6*(~A4)) , 
NAME: SLICE_X77Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A3*A2)+(A6*A5*(~A1)*A3*(~A2)*A4)+(A6*A5*(~A1)*(~A3)*(~A2)*A4)+(A6*(~A5)*A1*A2)+(A6*(~A5)*(~A1)*A3*A2)+(A6*(~A5)*(~A1)*A3*(~A2)*A4)+(A6*(~A5)*(~A1)*(~A3)*(~A2)*A4)+((~A6)*A5*A1*(~A2))+((~A6)*A5*(~A1)*A3*A2)+((~A6)*A5*(~A1)*A3*(~A2)*A4)+((~A6)*A5*(~A1)*(~A3)*(~A2)*A4)+((~A6)*(~A5)*(~A1)*A3*A2)+((~A6)*(~A5)*(~A1)*A3*(~A2)*A4)+((~A6)*(~A5)*(~A1)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X77Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6)+(A2*A4*(~A6)*A5)+(A2*A4*(~A6)*(~A5)*A3)+(A2*(~A4)*A6*A3)+(A2*(~A4)*(~A6)*A5)+(A2*(~A4)*(~A6)*(~A5)*A3)+((~A2)*A4*A6*(~A3))+((~A2)*A4*(~A6)*A5*(~A3))+((~A2)*(~A4)*(~A6)*A5*(~A3)) , 
NAME: SLICE_X72Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A4*A5)+(A1*A2*(~A6)*A4*(~A5)*A3)+(A1*A2*(~A6)*(~A4)*(~A5)*A3)+(A1*(~A2)*A6*A5)+(A1*(~A2)*(~A6)*A4*A5)+(A1*(~A2)*(~A6)*A4*(~A5)*A3)+(A1*(~A2)*(~A6)*(~A4)*(~A5)*A3)+((~A1)*A2*A6*(~A5))+((~A1)*A2*(~A6)*A4*A5)+((~A1)*A2*(~A6)*A4*(~A5)*A3)+((~A1)*A2*(~A6)*(~A4)*(~A5)*A3)+((~A1)*(~A2)*(~A6)*A4*A5)+((~A1)*(~A2)*(~A6)*A4*(~A5)*A3)+((~A1)*(~A2)*(~A6)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X72Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X78Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A4)+(A3*A5*(~A1)*(~A4)*A6)+(A3*(~A5)*A1*A6)+(A3*(~A5)*(~A1)*A4)+(A3*(~A5)*(~A1)*(~A4)*A6)+((~A3)*A5*A1*(~A6))+((~A3)*A5*(~A1)*A4*(~A6))+((~A3)*(~A5)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X78Y173/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y174/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y173/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y173/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y173/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y173/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y174/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A1*A6)+(A2*A5*(~A3)*A1*(~A6)*A4)+(A2*A5*(~A3)*(~A1)*(~A6)*A4)+(A2*(~A5)*A3*A6)+(A2*(~A5)*(~A3)*A1*A6)+(A2*(~A5)*(~A3)*A1*(~A6)*A4)+(A2*(~A5)*(~A3)*(~A1)*(~A6)*A4)+((~A2)*A5*A3*(~A6))+((~A2)*A5*(~A3)*A1*A6)+((~A2)*A5*(~A3)*A1*(~A6)*A4)+((~A2)*A5*(~A3)*(~A1)*(~A6)*A4)+((~A2)*(~A5)*(~A3)*A1*A6)+((~A2)*(~A5)*(~A3)*A1*(~A6)*A4)+((~A2)*(~A5)*(~A3)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X73Y173/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y174/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A6)+(A3*A5*(~A1)*(~A6)*A2)+(A3*(~A5)*A1*A2)+(A3*(~A5)*(~A1)*A6)+(A3*(~A5)*(~A1)*(~A6)*A2)+((~A3)*A5*A1*(~A2))+((~A3)*A5*(~A1)*A6*(~A2))+((~A3)*(~A5)*(~A1)*A6*(~A2)) , 
NAME: SLICE_X69Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y178/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y178/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y178/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y177/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A6*A5)+(A3*A1*(~A2)*A6*(~A5)*A4)+(A3*A1*(~A2)*(~A6)*(~A5)*A4)+(A3*(~A1)*A2*A5)+(A3*(~A1)*(~A2)*A6*A5)+(A3*(~A1)*(~A2)*A6*(~A5)*A4)+(A3*(~A1)*(~A2)*(~A6)*(~A5)*A4)+((~A3)*A1*A2*(~A5))+((~A3)*A1*(~A2)*A6*A5)+((~A3)*A1*(~A2)*A6*(~A5)*A4)+((~A3)*A1*(~A2)*(~A6)*(~A5)*A4)+((~A3)*(~A1)*(~A2)*A6*A5)+((~A3)*(~A1)*(~A2)*A6*(~A5)*A4)+((~A3)*(~A1)*(~A2)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X69Y177/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A4)+(A3*A6*(~A2)*(~A4)*A5)+(A3*(~A6)*A2*A5)+(A3*(~A6)*(~A2)*A4)+(A3*(~A6)*(~A2)*(~A4)*A5)+((~A3)*A6*A2*(~A5))+((~A3)*A6*(~A2)*A4*(~A5))+((~A3)*(~A6)*(~A2)*A4*(~A5)) , 
NAME: SLICE_X79Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X80Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A5*A3)+(A2*A6*(~A1)*A5*(~A3)*A4)+(A2*A6*(~A1)*(~A5)*(~A3)*A4)+(A2*(~A6)*A1*A3)+(A2*(~A6)*(~A1)*A5*A3)+(A2*(~A6)*(~A1)*A5*(~A3)*A4)+(A2*(~A6)*(~A1)*(~A5)*(~A3)*A4)+((~A2)*A6*A1*(~A3))+((~A2)*A6*(~A1)*A5*A3)+((~A2)*A6*(~A1)*A5*(~A3)*A4)+((~A2)*A6*(~A1)*(~A5)*(~A3)*A4)+((~A2)*(~A6)*(~A1)*A5*A3)+((~A2)*(~A6)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A6)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X79Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A6)+(A2*A5*(~A3)*(~A6)*A4)+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*A6)+(A2*(~A5)*(~A3)*(~A6)*A4)+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A6*(~A4))+((~A2)*(~A5)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X79Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X80Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y171/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A5*A6)+(A2*A3*(~A1)*A5*(~A6)*A4)+(A2*A3*(~A1)*(~A5)*(~A6)*A4)+(A2*(~A3)*A1*A6)+(A2*(~A3)*(~A1)*A5*A6)+(A2*(~A3)*(~A1)*A5*(~A6)*A4)+(A2*(~A3)*(~A1)*(~A5)*(~A6)*A4)+((~A2)*A3*A1*(~A6))+((~A2)*A3*(~A1)*A5*A6)+((~A2)*A3*(~A1)*A5*(~A6)*A4)+((~A2)*A3*(~A1)*(~A5)*(~A6)*A4)+((~A2)*(~A3)*(~A1)*A5*A6)+((~A2)*(~A3)*(~A1)*A5*(~A6)*A4)+((~A2)*(~A3)*(~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X79Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y171/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A4)+(A2*A3*(~A1)*(~A4)*A6)+(A2*(~A3)*A1*A6)+(A2*(~A3)*(~A1)*A4)+(A2*(~A3)*(~A1)*(~A4)*A6)+((~A2)*A3*A1*(~A6))+((~A2)*A3*(~A1)*A4*(~A6))+((~A2)*(~A3)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X69Y176/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A5*A1)+(A2*A6*(~A3)*A5*(~A1)*A4)+(A2*A6*(~A3)*(~A5)*(~A1)*A4)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*A5*A1)+(A2*(~A6)*(~A3)*A5*(~A1)*A4)+(A2*(~A6)*(~A3)*(~A5)*(~A1)*A4)+((~A2)*A6*A3*(~A1))+((~A2)*A6*(~A3)*A5*A1)+((~A2)*A6*(~A3)*A5*(~A1)*A4)+((~A2)*A6*(~A3)*(~A5)*(~A1)*A4)+((~A2)*(~A6)*(~A3)*A5*A1)+((~A2)*(~A6)*(~A3)*A5*(~A1)*A4)+((~A2)*(~A6)*(~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X67Y176/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A4)+(A2*A6*(~A3)*(~A4)*A5)+(A2*(~A6)*A3*A5)+(A2*(~A6)*(~A3)*A4)+(A2*(~A6)*(~A3)*(~A4)*A5)+((~A2)*A6*A3*(~A5))+((~A2)*A6*(~A3)*A4*(~A5))+((~A2)*(~A6)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X73Y177/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y178/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y177/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y177/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5)+(A2*A3*(~A5)*A1*A6)+(A2*A3*(~A5)*A1*(~A6)*A4)+(A2*A3*(~A5)*(~A1)*(~A6)*A4)+(A2*(~A3)*A5*A6)+(A2*(~A3)*(~A5)*A1*A6)+(A2*(~A3)*(~A5)*A1*(~A6)*A4)+(A2*(~A3)*(~A5)*(~A1)*(~A6)*A4)+((~A2)*A3*A5*(~A6))+((~A2)*A3*(~A5)*A1*A6)+((~A2)*A3*(~A5)*A1*(~A6)*A4)+((~A2)*A3*(~A5)*(~A1)*(~A6)*A4)+((~A2)*(~A3)*(~A5)*A1*A6)+((~A2)*(~A3)*(~A5)*A1*(~A6)*A4)+((~A2)*(~A3)*(~A5)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X74Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y178/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y178/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A6)+(A5*A2*(~A1)*(~A6)*A4)+(A5*(~A2)*A1*A4)+(A5*(~A2)*(~A1)*A6)+(A5*(~A2)*(~A1)*(~A6)*A4)+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1)*A6*(~A4))+((~A5)*(~A2)*(~A1)*A6*(~A4)) , 
NAME: SLICE_X72Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y171/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y171/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A3*A1)+(A2*A5*(~A6)*A3*(~A1)*A4)+(A2*A5*(~A6)*(~A3)*(~A1)*A4)+(A2*(~A5)*A6*A1)+(A2*(~A5)*(~A6)*A3*A1)+(A2*(~A5)*(~A6)*A3*(~A1)*A4)+(A2*(~A5)*(~A6)*(~A3)*(~A1)*A4)+((~A2)*A5*A6*(~A1))+((~A2)*A5*(~A6)*A3*A1)+((~A2)*A5*(~A6)*A3*(~A1)*A4)+((~A2)*A5*(~A6)*(~A3)*(~A1)*A4)+((~A2)*(~A5)*(~A6)*A3*A1)+((~A2)*(~A5)*(~A6)*A3*(~A1)*A4)+((~A2)*(~A5)*(~A6)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X72Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y166/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A4)+(A3*A5*(~A2)*(~A4)*A6)+(A3*(~A5)*A2*A6)+(A3*(~A5)*(~A2)*A4)+(A3*(~A5)*(~A2)*(~A4)*A6)+((~A3)*A5*A2*(~A6))+((~A3)*A5*(~A2)*A4*(~A6))+((~A3)*(~A5)*(~A2)*A4*(~A6)) , 
NAME: SLICE_X73Y166/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y166/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y166/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y166/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y168/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*A2*(~A1)*A4*A3)+(A6*A2*(~A1)*A4*(~A3)*A5)+(A6*A2*(~A1)*(~A4)*(~A3)*A5)+(A6*(~A2)*A1*A3)+(A6*(~A2)*(~A1)*A4*A3)+(A6*(~A2)*(~A1)*A4*(~A3)*A5)+(A6*(~A2)*(~A1)*(~A4)*(~A3)*A5)+((~A6)*A2*A1*(~A3))+((~A6)*A2*(~A1)*A4*A3)+((~A6)*A2*(~A1)*A4*(~A3)*A5)+((~A6)*A2*(~A1)*(~A4)*(~A3)*A5)+((~A6)*(~A2)*(~A1)*A4*A3)+((~A6)*(~A2)*(~A1)*A4*(~A3)*A5)+((~A6)*(~A2)*(~A1)*(~A4)*(~A3)*A5) , 
NAME: SLICE_X73Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y166/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A6)+(A5*A4*(~A2)*(~A6)*A1)+(A5*(~A4)*A2*A1)+(A5*(~A4)*(~A2)*A6)+(A5*(~A4)*(~A2)*(~A6)*A1)+((~A5)*A4*A2*(~A1))+((~A5)*A4*(~A2)*A6*(~A1))+((~A5)*(~A4)*(~A2)*A6*(~A1)) , 
NAME: SLICE_X67Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y176/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X71Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A5*A1)+(A2*A3*(~A6)*A5*(~A1)*A4)+(A2*A3*(~A6)*(~A5)*(~A1)*A4)+(A2*(~A3)*A6*A1)+(A2*(~A3)*(~A6)*A5*A1)+(A2*(~A3)*(~A6)*A5*(~A1)*A4)+(A2*(~A3)*(~A6)*(~A5)*(~A1)*A4)+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A5*A1)+((~A2)*A3*(~A6)*A5*(~A1)*A4)+((~A2)*A3*(~A6)*(~A5)*(~A1)*A4)+((~A2)*(~A3)*(~A6)*A5*A1)+((~A2)*(~A3)*(~A6)*A5*(~A1)*A4)+((~A2)*(~A3)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X71Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X71Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y173/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1)+(A2*A4*(~A1)*A6)+(A2*A4*(~A1)*(~A6)*A5)+(A2*(~A4)*A1*A5)+(A2*(~A4)*(~A1)*A6)+(A2*(~A4)*(~A1)*(~A6)*A5)+((~A2)*A4*A1*(~A5))+((~A2)*A4*(~A1)*A6*(~A5))+((~A2)*(~A4)*(~A1)*A6*(~A5)) , 
NAME: SLICE_X74Y173/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y173/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y173/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y173/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A6*A2)+(A5*A3*(~A1)*A6*(~A2)*A4)+(A5*A3*(~A1)*(~A6)*(~A2)*A4)+(A5*(~A3)*A1*A2)+(A5*(~A3)*(~A1)*A6*A2)+(A5*(~A3)*(~A1)*A6*(~A2)*A4)+(A5*(~A3)*(~A1)*(~A6)*(~A2)*A4)+((~A5)*A3*A1*(~A2))+((~A5)*A3*(~A1)*A6*A2)+((~A5)*A3*(~A1)*A6*(~A2)*A4)+((~A5)*A3*(~A1)*(~A6)*(~A2)*A4)+((~A5)*(~A3)*(~A1)*A6*A2)+((~A5)*(~A3)*(~A1)*A6*(~A2)*A4)+((~A5)*(~A3)*(~A1)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X74Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y173/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1)+(A2*A5*(~A1)*A6)+(A2*A5*(~A1)*(~A6)*A3)+(A2*(~A5)*A1*A3)+(A2*(~A5)*(~A1)*A6)+(A2*(~A5)*(~A1)*(~A6)*A3)+((~A2)*A5*A1*(~A3))+((~A2)*A5*(~A1)*A6*(~A3))+((~A2)*(~A5)*(~A1)*A6*(~A3)) , 
NAME: SLICE_X75Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y172/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y172/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y171/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y171/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y171/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y171/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y171/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y171/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y171/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y171/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y173/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y173/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y173/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y173/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y172/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A3*A5)+(A2*A1*(~A6)*A3*(~A5)*A4)+(A2*A1*(~A6)*(~A3)*(~A5)*A4)+(A2*(~A1)*A6*A5)+(A2*(~A1)*(~A6)*A3*A5)+(A2*(~A1)*(~A6)*A3*(~A5)*A4)+(A2*(~A1)*(~A6)*(~A3)*(~A5)*A4)+((~A2)*A1*A6*(~A5))+((~A2)*A1*(~A6)*A3*A5)+((~A2)*A1*(~A6)*A3*(~A5)*A4)+((~A2)*A1*(~A6)*(~A3)*(~A5)*A4)+((~A2)*(~A1)*(~A6)*A3*A5)+((~A2)*(~A1)*(~A6)*A3*(~A5)*A4)+((~A2)*(~A1)*(~A6)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X75Y172/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*A2*(~A3)*A6)+(A5*A2*(~A3)*(~A6)*A4)+(A5*(~A2)*A3*A4)+(A5*(~A2)*(~A3)*A6)+(A5*(~A2)*(~A3)*(~A6)*A4)+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A6*(~A4))+((~A5)*(~A2)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X74Y170/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y170/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y170/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y170/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y170/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y170/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y170/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+(A3*A1*(~A5)*A6*A2)+(A3*A1*(~A5)*A6*(~A2)*A4)+(A3*A1*(~A5)*(~A6)*(~A2)*A4)+(A3*(~A1)*A5*A2)+(A3*(~A1)*(~A5)*A6*A2)+(A3*(~A1)*(~A5)*A6*(~A2)*A4)+(A3*(~A1)*(~A5)*(~A6)*(~A2)*A4)+((~A3)*A1*A5*(~A2))+((~A3)*A1*(~A5)*A6*A2)+((~A3)*A1*(~A5)*A6*(~A2)*A4)+((~A3)*A1*(~A5)*(~A6)*(~A2)*A4)+((~A3)*(~A1)*(~A5)*A6*A2)+((~A3)*(~A1)*(~A5)*A6*(~A2)*A4)+((~A3)*(~A1)*(~A5)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X74Y170/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y170/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y170/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y170/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y170/B6LUT, 
TYPE: LUT6, 

SLICE_X81Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A6)+(A1*A4*(~A3)*(~A6)*A2)+(A1*(~A4)*A3*A2)+(A1*(~A4)*(~A3)*A6)+(A1*(~A4)*(~A3)*(~A6)*A2)+((~A1)*A4*A3*(~A2))+((~A1)*A4*(~A3)*A6*(~A2))+((~A1)*(~A4)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X81Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X80Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y175/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X81Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X81Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X81Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X81Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X81Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X81Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X81Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X81Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X81Y176/B6LUT, 
TYPE: LUT6, 

SLICE_X81Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A3*A6)+(A1*A5*(~A2)*A3*(~A6)*A4)+(A1*A5*(~A2)*(~A3)*(~A6)*A4)+(A1*(~A5)*A2*A6)+(A1*(~A5)*(~A2)*A3*A6)+(A1*(~A5)*(~A2)*A3*(~A6)*A4)+(A1*(~A5)*(~A2)*(~A3)*(~A6)*A4)+((~A1)*A5*A2*(~A6))+((~A1)*A5*(~A2)*A3*A6)+((~A1)*A5*(~A2)*A3*(~A6)*A4)+((~A1)*A5*(~A2)*(~A3)*(~A6)*A4)+((~A1)*(~A5)*(~A2)*A3*A6)+((~A1)*(~A5)*(~A2)*A3*(~A6)*A4)+((~A1)*(~A5)*(~A2)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X81Y176/D6LUT, 
TYPE: LUT6, 

SLICE_X81Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X81Y176/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y175/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6)+(A2*A4*(~A6)*A5)+(A2*A4*(~A6)*(~A5)*A1)+(A2*(~A4)*A6*A1)+(A2*(~A4)*(~A6)*A5)+(A2*(~A4)*(~A6)*(~A5)*A1)+((~A2)*A4*A6*(~A1))+((~A2)*A4*(~A6)*A5*(~A1))+((~A2)*(~A4)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X76Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y167/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y167/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y169/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y169/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y168/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y168/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y169/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4*A1)+(A2*A5*(~A3)*A4*(~A1)*A6)+(A2*A5*(~A3)*(~A4)*(~A1)*A6)+(A2*(~A5)*A3*A1)+(A2*(~A5)*(~A3)*A4*A1)+(A2*(~A5)*(~A3)*A4*(~A1)*A6)+(A2*(~A5)*(~A3)*(~A4)*(~A1)*A6)+((~A2)*A5*A3*(~A1))+((~A2)*A5*(~A3)*A4*A1)+((~A2)*A5*(~A3)*A4*(~A1)*A6)+((~A2)*A5*(~A3)*(~A4)*(~A1)*A6)+((~A2)*(~A5)*(~A3)*A4*A1)+((~A2)*(~A5)*(~A3)*A4*(~A1)*A6)+((~A2)*(~A5)*(~A3)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X76Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y169/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y167/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6)+(A2*A3*(~A6)*A4)+(A2*A3*(~A6)*(~A4)*A1)+(A2*(~A3)*A6*A1)+(A2*(~A3)*(~A6)*A4)+(A2*(~A3)*(~A6)*(~A4)*A1)+((~A2)*A3*A6*(~A1))+((~A2)*A3*(~A6)*A4*(~A1))+((~A2)*(~A3)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X74Y167/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4)+((~A1)*(~A4)*A6)+((~A1)*(~A4)*(~A6)*A2)+((~A1)*(~A4)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X75Y164/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y167/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y167/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y167/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y167/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X78Y163/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3*A5)+((~A6)*(~A3)*A4*A1)+((~A6)*(~A3)*A4*(~A1)*A5)+((~A6)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X75Y164/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y162/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*(~A6))+(A1*A2*(~A3))+(A1*(~A2)*A4*A5*(~A6))+((~A1)*A4*A5*(~A6)) , 
NAME: SLICE_X76Y162/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y166/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y166/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y166/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y168/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y168/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y168/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y168/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A1*A5)+(A4*A3*(~A6)*A1*(~A5)*A2)+(A4*A3*(~A6)*(~A1)*(~A5)*A2)+(A4*(~A3)*A6*A5)+(A4*(~A3)*(~A6)*A1*A5)+(A4*(~A3)*(~A6)*A1*(~A5)*A2)+(A4*(~A3)*(~A6)*(~A1)*(~A5)*A2)+((~A4)*A3*A6*(~A5))+((~A4)*A3*(~A6)*A1*A5)+((~A4)*A3*(~A6)*A1*(~A5)*A2)+((~A4)*A3*(~A6)*(~A1)*(~A5)*A2)+((~A4)*(~A3)*(~A6)*A1*A5)+((~A4)*(~A3)*(~A6)*A1*(~A5)*A2)+((~A4)*(~A3)*(~A6)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X75Y168/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y169/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y169/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y169/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y169/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y168/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y168/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y168/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y168/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y169/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y169/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y169/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y169/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X75Y162/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A3) , 
NAME: SLICE_X75Y164/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X77Y162/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y163/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X75Y163/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3*A6)+((~A5)*(~A1)*(~A3)*A4*A2)+((~A5)*(~A1)*(~A3)*A4*(~A2)*A6)+((~A5)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X76Y164/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y164/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A4)+((~A3)*(~A2)*(~A1)*(~A4)*A5)+((~A3)*(~A2)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y164/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A1)+((~A4)*(~A1)*A2)+((~A4)*(~A1)*(~A2)*A3)+((~A4)*(~A1)*(~A2)*(~A3)*A5)+((~A4)*(~A1)*(~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X76Y164/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y163/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*(~A6))+(A1*A2*(~A3))+(A1*(~A2)*A4*A5*(~A6))+((~A1)*A4*A5*(~A6)) , 
NAME: SLICE_X75Y163/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y163/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X79Y163/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y162/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X76Y162/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y164/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*(~A6))+(A1*A2*(~A3))+(A1*(~A2)*A4*A5*(~A6))+((~A1)*A4*A5*(~A6)) , 
NAME: SLICE_X77Y164/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X77Y164/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y166/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X78Y166/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y162/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*(~A6))+(A1*A2*(~A3))+(A1*(~A2)*A4*A5*(~A6))+((~A1)*A4*A5*(~A6)) , 
NAME: SLICE_X75Y162/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y164/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2*A5)+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A3*A6)+((~A1)*(~A2)*A3*(~A6)*A5)+((~A1)*(~A2)*A3*(~A6)*(~A5)*A4)+((~A1)*(~A2)*(~A3)*A5)+((~A1)*(~A2)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X76Y164/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y164/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A6) , 
NAME: SLICE_X79Y164/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3)+(A6*A5*(~A3)*A4)+(A6*A5*(~A3)*(~A4)*A1)+(A6*(~A5)*A3*A1)+(A6*(~A5)*(~A3)*A4)+(A6*(~A5)*(~A3)*(~A4)*A1)+((~A6)*A5*A3*(~A1))+((~A6)*A5*(~A3)*A4*(~A1))+((~A6)*(~A5)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X78Y175/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y174/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y176/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y176/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y175/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y175/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y176/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y176/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y175/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A6*A3)+(A5*A2*(~A1)*A6*(~A3)*A4)+(A5*A2*(~A1)*(~A6)*(~A3)*A4)+(A5*(~A2)*A1*A3)+(A5*(~A2)*(~A1)*A6*A3)+(A5*(~A2)*(~A1)*A6*(~A3)*A4)+(A5*(~A2)*(~A1)*(~A6)*(~A3)*A4)+((~A5)*A2*A1*(~A3))+((~A5)*A2*(~A1)*A6*A3)+((~A5)*A2*(~A1)*A6*(~A3)*A4)+((~A5)*A2*(~A1)*(~A6)*(~A3)*A4)+((~A5)*(~A2)*(~A1)*A6*A3)+((~A5)*(~A2)*(~A1)*A6*(~A3)*A4)+((~A5)*(~A2)*(~A1)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X78Y175/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y175/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y174/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y172/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A4)+(A3*A5*(~A6)*(~A4)*A2)+(A3*(~A5)*A6*A2)+(A3*(~A5)*(~A6)*A4)+(A3*(~A5)*(~A6)*(~A4)*A2)+((~A3)*A5*A6*(~A2))+((~A3)*A5*(~A6)*A4*(~A2))+((~A3)*(~A5)*(~A6)*A4*(~A2)) , 
NAME: SLICE_X79Y172/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y172/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y172/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y172/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y172/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y174/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y174/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y174/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y174/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y174/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y175/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*A1*(~A6)*A2*A3)+(A5*A1*(~A6)*A2*(~A3)*A4)+(A5*A1*(~A6)*(~A2)*(~A3)*A4)+(A5*(~A1)*A6*A3)+(A5*(~A1)*(~A6)*A2*A3)+(A5*(~A1)*(~A6)*A2*(~A3)*A4)+(A5*(~A1)*(~A6)*(~A2)*(~A3)*A4)+((~A5)*A1*A6*(~A3))+((~A5)*A1*(~A6)*A2*A3)+((~A5)*A1*(~A6)*A2*(~A3)*A4)+((~A5)*A1*(~A6)*(~A2)*(~A3)*A4)+((~A5)*(~A1)*(~A6)*A2*A3)+((~A5)*(~A1)*(~A6)*A2*(~A3)*A4)+((~A5)*(~A1)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X79Y174/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y172/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X78Y172/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4)+(A2*A5*(~A3)*(~A4)*A6)+(A2*(~A5)*A3*A6)+(A2*(~A5)*(~A3)*A4)+(A2*(~A5)*(~A3)*(~A4)*A6)+((~A2)*A5*A3*(~A6))+((~A2)*A5*(~A3)*A4*(~A6))+((~A2)*(~A5)*(~A3)*A4*(~A6)) , 
NAME: SLICE_X74Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y178/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y181/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y180/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y180/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y180/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y180/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y180/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y179/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A2*A6)+(A1*A4*(~A5)*A2*(~A6)*A3)+(A1*A4*(~A5)*(~A2)*(~A6)*A3)+(A1*(~A4)*A5*A6)+(A1*(~A4)*(~A5)*A2*A6)+(A1*(~A4)*(~A5)*A2*(~A6)*A3)+(A1*(~A4)*(~A5)*(~A2)*(~A6)*A3)+((~A1)*A4*A5*(~A6))+((~A1)*A4*(~A5)*A2*A6)+((~A1)*A4*(~A5)*A2*(~A6)*A3)+((~A1)*A4*(~A5)*(~A2)*(~A6)*A3)+((~A1)*(~A4)*(~A5)*A2*A6)+((~A1)*(~A4)*(~A5)*A2*(~A6)*A3)+((~A1)*(~A4)*(~A5)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X74Y180/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y179/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y178/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y180/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A6)+(A1*A4*(~A3)*(~A6)*A2)+(A1*(~A4)*A3*A2)+(A1*(~A4)*(~A3)*A6)+(A1*(~A4)*(~A3)*(~A6)*A2)+((~A1)*A4*A3*(~A2))+((~A1)*A4*(~A3)*A6*(~A2))+((~A1)*(~A4)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X77Y180/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y180/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y180/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y180/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y181/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y181/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y181/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y181/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y181/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y181/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y181/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y181/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A5*A6)+(A2*A1*(~A3)*A5*(~A6)*A4)+(A2*A1*(~A3)*(~A5)*(~A6)*A4)+(A2*(~A1)*A3*A6)+(A2*(~A1)*(~A3)*A5*A6)+(A2*(~A1)*(~A3)*A5*(~A6)*A4)+(A2*(~A1)*(~A3)*(~A5)*(~A6)*A4)+((~A2)*A1*A3*(~A6))+((~A2)*A1*(~A3)*A5*A6)+((~A2)*A1*(~A3)*A5*(~A6)*A4)+((~A2)*A1*(~A3)*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A3)*A5*A6)+((~A2)*(~A1)*(~A3)*A5*(~A6)*A4)+((~A2)*(~A1)*(~A3)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X77Y181/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y181/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y181/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y180/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*A6)+(A1*A3*(~A4)*(~A6)*A2)+(A1*(~A3)*A4*A2)+(A1*(~A3)*(~A4)*A6)+(A1*(~A3)*(~A4)*(~A6)*A2)+((~A1)*A3*A4*(~A2))+((~A1)*A3*(~A4)*A6*(~A2))+((~A1)*(~A3)*(~A4)*A6*(~A2)) , 
NAME: SLICE_X79Y179/C6LUT, 
TYPE: LUT6, 

SLICE_X79Y180/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y180/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y179/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y179/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y179/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y179/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y179/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X80Y179/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y179/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y179/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y179/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A1*A6)+(A3*A5*(~A2)*A1*(~A6)*A4)+(A3*A5*(~A2)*(~A1)*(~A6)*A4)+(A3*(~A5)*A2*A6)+(A3*(~A5)*(~A2)*A1*A6)+(A3*(~A5)*(~A2)*A1*(~A6)*A4)+(A3*(~A5)*(~A2)*(~A1)*(~A6)*A4)+((~A3)*A5*A2*(~A6))+((~A3)*A5*(~A2)*A1*A6)+((~A3)*A5*(~A2)*A1*(~A6)*A4)+((~A3)*A5*(~A2)*(~A1)*(~A6)*A4)+((~A3)*(~A5)*(~A2)*A1*A6)+((~A3)*(~A5)*(~A2)*A1*(~A6)*A4)+((~A3)*(~A5)*(~A2)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X79Y179/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y179/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y179/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y180/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y180/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A6)+(A2*A5*(~A3)*(~A6)*A4)+(A2*(~A5)*A3*A4)+(A2*(~A5)*(~A3)*A6)+(A2*(~A5)*(~A3)*(~A6)*A4)+((~A2)*A5*A3*(~A4))+((~A2)*A5*(~A3)*A6*(~A4))+((~A2)*(~A5)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X79Y177/C6LUT, 
TYPE: LUT6, 

SLICE_X80Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y177/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X80Y177/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y177/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y178/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y178/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y178/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y178/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y178/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y178/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y178/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X79Y178/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X78Y177/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y177/B6LUT, 
TYPE: LUT6, 

SLICE_X79Y177/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5)+(A3*A1*(~A5)*A2*A6)+(A3*A1*(~A5)*A2*(~A6)*A4)+(A3*A1*(~A5)*(~A2)*(~A6)*A4)+(A3*(~A1)*A5*A6)+(A3*(~A1)*(~A5)*A2*A6)+(A3*(~A1)*(~A5)*A2*(~A6)*A4)+(A3*(~A1)*(~A5)*(~A2)*(~A6)*A4)+((~A3)*A1*A5*(~A6))+((~A3)*A1*(~A5)*A2*A6)+((~A3)*A1*(~A5)*A2*(~A6)*A4)+((~A3)*A1*(~A5)*(~A2)*(~A6)*A4)+((~A3)*(~A1)*(~A5)*A2*A6)+((~A3)*(~A1)*(~A5)*A2*(~A6)*A4)+((~A3)*(~A1)*(~A5)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X79Y177/D6LUT, 
TYPE: LUT6, 

SLICE_X79Y177/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X79Y177/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y177/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X80Y177/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y174/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6)+(A2*A5*(~A6)*A4)+(A2*A5*(~A6)*(~A4)*A1)+(A2*(~A5)*A6*A1)+(A2*(~A5)*(~A6)*A4)+(A2*(~A5)*(~A6)*(~A4)*A1)+((~A2)*A5*A6*(~A1))+((~A2)*A5*(~A6)*A4*(~A1))+((~A2)*(~A5)*(~A6)*A4*(~A1)) , 
NAME: SLICE_X76Y174/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y174/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y174/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y174/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y174/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y175/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y175/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y175/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y175/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y175/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y175/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y175/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y175/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y175/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y176/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y176/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y175/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4*A6)+(A2*A5*(~A3)*A4*(~A6)*A1)+(A2*A5*(~A3)*(~A4)*(~A6)*A1)+(A2*(~A5)*A3*A6)+(A2*(~A5)*(~A3)*A4*A6)+(A2*(~A5)*(~A3)*A4*(~A6)*A1)+(A2*(~A5)*(~A3)*(~A4)*(~A6)*A1)+((~A2)*A5*A3*(~A6))+((~A2)*A5*(~A3)*A4*A6)+((~A2)*A5*(~A3)*A4*(~A6)*A1)+((~A2)*A5*(~A3)*(~A4)*(~A6)*A1)+((~A2)*(~A5)*(~A3)*A4*A6)+((~A2)*(~A5)*(~A3)*A4*(~A6)*A1)+((~A2)*(~A5)*(~A3)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X77Y175/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y176/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y176/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y174/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y174/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y159/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A3)*A6)+(A5*A1*(~A4)*A6)+(A5*(~A1)*(~A3)*A6)+((~A5)*A2*A6)+((~A5)*(~A2)*A1*(~A4)*A6) , 
NAME: SLICE_X76Y159/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y177/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y177/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y181/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y181/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y181/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y181/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y180/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y180/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X81Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X81Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y178/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y178/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y178/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y178/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y180/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y180/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y179/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y179/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y179/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y179/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y181/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y181/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y179/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y179/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y178/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y178/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y178/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y178/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y170/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X77Y170/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y174/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y174/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y175/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y175/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y173/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y173/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y173/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y173/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y173/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y173/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y174/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y174/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y173/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y173/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y178/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y178/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y177/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y177/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y170/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y170/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y175/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y175/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y178/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y178/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y177/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y177/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y166/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y166/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y166/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y166/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y173/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y173/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y173/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y173/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y172/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y172/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y172/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y172/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y172/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y172/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y171/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y171/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y171/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y171/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y173/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y173/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y170/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y170/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y170/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y170/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y170/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y170/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X81Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X81Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X81Y175/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X81Y175/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X81Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X81Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y167/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y167/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y167/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y167/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y166/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y166/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y168/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y168/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y169/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y169/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y168/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y168/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y169/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y169/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y174/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y174/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y176/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y176/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y175/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y175/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y176/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y172/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y172/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y174/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y174/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y175/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y175/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y178/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y178/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y181/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y181/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y180/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y180/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y181/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y181/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y181/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y181/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y180/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y180/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y179/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X78Y179/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y179/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y179/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y179/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y179/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X80Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X80Y177/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X80Y177/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y178/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y178/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y178/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X79Y178/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X78Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X78Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X79Y177/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X79Y177/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y174/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y174/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y175/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y175/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y175/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y175/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y176/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X77Y176/F7BMUX, 
TYPE: SELMUX2_1, 

