
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: A[0] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.003201    0.009565    0.005121    2.005121 v A[0] (in)
                                                         A[0] (net)
                      0.009565    0.000000    2.005121 v input1/A (sky130_fd_sc_hd__buf_1)
     2    0.007219    0.049780    0.093223    2.098344 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.049780    0.000136    2.098480 v _4_/D (sky130_fd_sc_hd__and4_1)
     3    0.008309    0.061446    0.222722    2.321202 v _4_/X (sky130_fd_sc_hd__and4_1)
                                                         net8 (net)
                      0.061446    0.000154    2.321356 v _6_/B (sky130_fd_sc_hd__or2_1)
     1    0.004822    0.057041    0.220267    2.541622 v _6_/X (sky130_fd_sc_hd__or2_1)
                                                         net5 (net)
                      0.057041    0.000192    2.541814 v output5/A (sky130_fd_sc_hd__buf_2)
     1    0.034889    0.090951    0.186251    2.728065 v output5/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.090963    0.001022    2.729087 v P[0] (out)
                                              2.729087   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.729087   data arrival time
---------------------------------------------------------------------------------------------
                                              5.020913   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
