# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MIPS_CPU.srcs/sources_1/new/ALUControl.v" \
"../../../../MIPS_CPU.srcs/sources_1/new/Controller.v" \
"../../../../../../MIPS_CPU_S/MIPS_CPU_S.srcs/sources_1/new/mainctr.v" \
"../../../../MIPS_CPU.srcs/sources_1/new/controller_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
