
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.4.0-101-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Mon Dec 18 18:02:05 2017
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/cad/xmodel/xmodel_dev/include/xmodel.sv'
Parsing design file '/cad/xmodel/xmodel_dev/function/buffer.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/buffer.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/adc.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/adc.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/add.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/add.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/dac.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/dac.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/filter.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/filter.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/filter_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/filter_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/filter_fir.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/filter_fir.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/slice.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/slice.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/deriv.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/deriv.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/integ_mod.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/integ_mod.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/integ.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/integ.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/multiply.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/multiply.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/select.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/select.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/poly_func.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/poly_func.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/delay.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/delay.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/sample.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/sample.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/limit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/limit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/compare.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/compare.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/power.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/power.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/transition.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/transition.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/pwl_func.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/pwl_func.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/function/scale.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/function/scale.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/and2_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/and2_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/and_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/and_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/buf_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/buf_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/const_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/const_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/delay_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/delay_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/dff_rst_async_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/dff_rst_async_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/dff_rst_sync_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/dff_rst_sync_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/dff_set_async_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/dff_set_async_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/dff_set_sync_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/dff_set_sync_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/dff_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/dff_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/interp_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/interp_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/inv_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/inv_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/latch_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/latch_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/mux_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/mux_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/nand2_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/nand2_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/nand_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/nand_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/nor2_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/nor2_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/nor_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/nor_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/or2_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/or2_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/or_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/or_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/tribuf_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/tribuf_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/triinv_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/triinv_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/xnor2_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/xnor2_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/xnor_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/xnor_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/xor2_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/xor2_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/gate/xor_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/gate/xor_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/clk_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/clk_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/dc_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/dc_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/exp_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/exp_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/noise_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/noise_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/pat_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/pat_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/prbs_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/prbs_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/pulse_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/pulse_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/pwl_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/pwl_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/sin_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/sin_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/step_gen.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/step_gen.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/replay_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/replay_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/stim/replay_xreal.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/stim/replay_xreal.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_ber.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_ber.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_ber.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_ber.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_bit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_bit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_delay.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_delay.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_duty.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_duty.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_freq.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_freq.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_meas.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_meas.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_period.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_period.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_phase.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_phase.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_real.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_real.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/probe_xreal.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/probe_xreal.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_avg.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_avg.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_cross.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_cross.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_delay.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_delay.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_deriv.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_deriv.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_edge.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_edge.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_fall.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_fall.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_integ.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_integ.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_max.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_max.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_min.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_min.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_negedge.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_negedge.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_period.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_period.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_posedge.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_posedge.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_pp.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_pp.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_rise.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_rise.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_rms.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_rms.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_slope.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_slope.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_time.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_time.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/meas_value.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/meas_value.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_cross.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_cross.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_edge.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_edge.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_fall.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_fall.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_negedge.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_negedge.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_posedge.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_posedge.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_rise.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_rise.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/meas/trig_time.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/meas/trig_time.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/clk_to_delay.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/clk_to_delay.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/clk_to_duty.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/clk_to_duty.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/clk_to_freq.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/clk_to_freq.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/clk_to_period.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/clk_to_period.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/clk_to_phase.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/clk_to_phase.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/delay_to_clk.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/delay_to_clk.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/duty_to_clk.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/duty_to_clk.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/freq_to_clk.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/freq_to_clk.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/period_to_clk.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/period_to_clk.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/vdt/phase_to_clk.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/vdt/phase_to_clk.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/bit_to_real.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/bit_to_real.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/bit_to_real_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/bit_to_real_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/bit_to_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/bit_to_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/bit_to_xreal.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/bit_to_xreal.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/bit_to_xreal_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/bit_to_xreal_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/real_to_bit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/real_to_bit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/real_to_bit_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/real_to_bit_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/real_to_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/real_to_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/real_to_xbit_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/real_to_xbit_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/real_to_xreal.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/real_to_xreal.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xbit_to_bit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xbit_to_bit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xbit_to_real.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xbit_to_real.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xbit_to_real_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xbit_to_real_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xbit_to_xreal.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xbit_to_xreal.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xbit_to_xreal_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xbit_to_xreal_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xreal_to_bit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xreal_to_bit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xreal_to_bit_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xreal_to_bit_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xreal_to_real.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xreal_to_real.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xreal_to_xbit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xreal_to_xbit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/connect/xreal_to_xbit_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/connect/xreal_to_xbit_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/cap_idx.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/cap_idx.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/cap_sw.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/cap_sw.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/capacitor.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/capacitor.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/cccs.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/cccs.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/ccvs.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/ccvs.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/cap_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/cap_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/diode.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/diode.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/iinit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/iinit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/gm_rect.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/gm_rect.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/ind_idx.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/ind_idx.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/inductor.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/inductor.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/iprobe.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/iprobe.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/ind_sw.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/ind_sw.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/ind_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/ind_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/isource.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/isource.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/minductor.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/minductor.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/mtline.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/mtline.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/nmosfet.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/nmosfet.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/resistor.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/resistor.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/nmosfet_idx.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/nmosfet_idx.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/pmosfet.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/pmosfet.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/pmosfet_idx.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/pmosfet_idx.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/vcvs.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/vcvs.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/vinit.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/vinit.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/vprobe.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/vprobe.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/vsource.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/vsource.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/res_idx.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/res_idx.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/res_sw.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/res_sw.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/res_var.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/res_var.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/switch.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/switch.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/tline.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/tline.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/transformer.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/transformer.sv'.
Parsing design file '/cad/xmodel/xmodel_dev/circuit/vccs.sv'
Parsing included file '/cad/xmodel/xmodel_dev/include/xmodel.h'.
Back to file '/cad/xmodel/xmodel_dev/circuit/vccs.sv'.
Parsing design file 'tb_ff10_delay.sv'
Parsing design file 'inv_RC.sv'
Parsing design file 'ff1.sv'
Parsing design file 'ff10.sv'
Parsing design file 'tg_double_RC.sv'
Parsing design file 'tg_RC.sv'
Top Level Modules:
       XMODEL_global
       tb_ff10_delay
TimeScale is 1 ps / 1 ps

Warning-[PCWM-W] Port connection width mismatch
tb_ff10_delay.sv, 30
"pat_gen #({0, 1, 0, 1, 0, 0, 1}, , 100, ) trig_clk( .trig (ck2_xb),  .out (in_clk_xb));"
  The following 740-bit expression is connected to 74-bit port "out" of module
  "pat_gen", instance "trig_clk".
  Expression: in_clk_xb
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
tb_ff10_delay.sv, 49
"trig_cross #(0.50000000000000000, , , ) TRIG_a( .in (d),  .out (trig_a));"
  The following 1370-bit expression is connected to 137-bit port "in" of 
  module "trig_cross", instance "TRIG_a".
  Expression: d
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
tb_ff10_delay.sv, 50
"trig_cross #(0.50000000000000000, , , ) TRIG_b( .in (q),  .out (trig_b));"
  The following 1370-bit expression is connected to 137-bit port "in" of 
  module "trig_cross", instance "TRIG_b".
  Expression: q
  	use +lint=PCWM for more details

Starting vcs inline pass...
18 unique modules to generate
18 modules and 0 UDP read. 
	However, due to incremental compilation, only 7 modules need to be compiled. 
recompiling package _vcs_unit__1817549624
recompiling package xmodel_pkg
recompiling package xmodel_prims
recompiling package math_pkg
recompiling module clk_gen
recompiling module xreal_to_xbit_var
recompiling module tb_ff10_delay
All of 7 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x .././simv ]; then chmod -x .././simv; fi
g++  -o .././simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic   amcQwB.o   _16553_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /cad/synopsys/vcs/L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /cad/synopsys/vcs/L-2016.06/linux64/lib/libvirsim.so /cad/synopsys/vcs/L-2016.06/linux64/lib/liberrorinf.so /cad/synopsys/vcs/L-2016.06/linux64/lib/libsnpsmalloc.so /cad/xmodel/xmodel_dev/lib/x86_64/xmodel_vcs.so    /cad/synopsys/vcs/L-2016.06/linux64/lib/libvcsnew.so /cad/synopsys/vcs/L-2016.06/linux64/lib/libsimprofile.so /cad/synopsys/vcs/L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /cad/synopsys/vcs/L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /cad/synopsys/vcs/L-2016.06/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
.././simv up to date
CPU time: .616 seconds to compile + .200 seconds to elab + .904 seconds to link
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Dec 18 18:02 2017

    _  ____  _______  ___  ______       
   | |/_/  |/  / __ \/ _ \/ __/ /  (TM) 
  _|  |/ /|_/ / /_/ / // / _// /__      
 /_/|_/_/  /_/\____/____/___/____/  ANALOG/MIXED-SIGNAL SIMULATOR 

XMODEL Release 2017.1124 (x86_64)
Copyright (c) 2012-2017 Scientific Analog, Inc.
All rights reserved and patents pending.

#FLEXlm: FEATURE 'XMODEL' has been successfully checked out.
#FLEXlm: Version: 3.1 (academic)
#FLEXlm: Expiration: 31-dec-2017
#FLEXlm: License type: network
#FLEXlm: License server: 147.46.168.92

NOTICE: this software is licensed for research and educational
purposes only and not permitted for commercial, income-producing
activities.

*NOVAS WARN* The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
MEASURED DELAY = 5e-12
D val : 0000000000
Q val : 1111111111
MEASURED DELAY = 1.74845e-11
D val : 0000000000
Q val : 0000000000
MEASURED DELAY = 3.00979e-09
D val : 0000000001
Q val : 0000000001
MEASURED DELAY = 4.87266e-10
D val : 0000000000
Q val : 0000000000
MEASURED DELAY = 1.47826e-09
D val : 0000000001
Q val : 0000000001
MEASURED POWER from 10ns to 90ns: 1.63406e-06
MEASURED DELAY = 8.95573e-09
D val : 0000000000
Q val : 0000000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000 ps
CPU Time:      1.360 seconds;       Data structure size:   0.6Mb
Mon Dec 18 18:02:12 2017

*** XMODEL/VCS simulation was completed on Mon Dec 18 09:02:12 2017 (#d8159f83).
    started at: Mon Dec 18 09:02:02 2017
    ended at  : Mon Dec 18 09:02:12 2017
    total time: 00:00.09
