

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Thu Oct 20 16:17:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                     |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |grp_runTest_fu_1344  |runTest  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +---------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    202|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   22|   13283|  22974|    0|
|Memory           |       48|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2021|    -|
|Register         |        -|    -|    2089|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|   22|   15372|  25197|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|   10|      14|     47|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+------+-------+-----+
    |       Instance      |     Module    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------+---------------+---------+----+------+-------+-----+
    |control_s_axi_U      |control_s_axi  |        0|   0|  1930|   3526|    0|
    |gmem_m_axi_U         |gmem_m_axi     |        0|   0|  1621|   2323|    0|
    |mux_21_32_1_1_U243   |mux_21_32_1_1  |        0|   0|     0|      9|    0|
    |mux_21_32_1_1_U244   |mux_21_32_1_1  |        0|   0|     0|      9|    0|
    |mux_21_32_1_1_U245   |mux_21_32_1_1  |        0|   0|     0|      9|    0|
    |mux_21_32_1_1_U246   |mux_21_32_1_1  |        0|   0|     0|      9|    0|
    |mux_21_32_1_1_U247   |mux_21_32_1_1  |        0|   0|     0|      9|    0|
    |mux_21_32_1_1_U248   |mux_21_32_1_1  |        0|   0|     0|      9|    0|
    |mux_648_8_1_1_U249   |mux_648_8_1_1  |        0|   0|     0|    273|    0|
    |grp_runTest_fu_1344  |runTest        |        0|  22|  9732|  16798|    0|
    +---------------------+---------------+---------+----+------+-------+-----+
    |Total                |               |        0|  22| 13283|  22974|    0|
    +---------------------+---------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |regions_U    |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_2_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_4_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_1_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_3_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_5_U  |regions_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                       |       48|  0|   0|    0| 24576|  192|     6|       786432|
    +-------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln706_fu_2034_p2                  |         +|   0|  0|  12|          12|          12|
    |add_ln709_fu_1579_p2                  |         +|   0|  0|  12|          12|          12|
    |ap_block_state3_on_subcall_done       |       and|   0|  0|   2|           1|           1|
    |s_axi_control_flush_done              |       and|   0|  0|   2|           1|           0|
    |ap_rst_int                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTest_fu_1344_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTest_fu_1344_ap_ready  |        or|   0|  0|   2|           1|           1|
    |or_ln706_1_fu_2072_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln706_2_fu_2088_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln706_3_fu_2104_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln706_4_fu_2120_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln706_5_fu_2136_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln706_6_fu_2152_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln706_fu_2056_p2                   |        or|   0|  0|  12|          12|           1|
    |or_ln709_1_fu_2500_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln709_2_fu_2515_p2                 |        or|   0|  0|  12|          12|           2|
    |or_ln709_3_fu_2530_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln709_4_fu_2545_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln709_5_fu_2560_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln709_6_fu_2575_p2                 |        or|   0|  0|  12|          12|           3|
    |or_ln709_fu_1601_p2                   |        or|   0|  0|  12|          12|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 202|         197|          62|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         13|    1|         13|
    |gmem_ARVALID        |   9|          2|    1|          2|
    |gmem_RREADY         |   9|          2|    1|          2|
    |n_regions_in_o      |   9|          2|    8|         16|
    |p_ZL9n_regions_0    |   9|          2|    8|         16|
    |p_ZL9n_regions_1    |   9|          2|    8|         16|
    |p_ZL9n_regions_10   |   9|          2|    8|         16|
    |p_ZL9n_regions_11   |   9|          2|    8|         16|
    |p_ZL9n_regions_12   |   9|          2|    8|         16|
    |p_ZL9n_regions_13   |   9|          2|    8|         16|
    |p_ZL9n_regions_14   |   9|          2|    8|         16|
    |p_ZL9n_regions_15   |   9|          2|    8|         16|
    |p_ZL9n_regions_16   |   9|          2|    8|         16|
    |p_ZL9n_regions_17   |   9|          2|    8|         16|
    |p_ZL9n_regions_18   |   9|          2|    8|         16|
    |p_ZL9n_regions_19   |   9|          2|    8|         16|
    |p_ZL9n_regions_2    |   9|          2|    8|         16|
    |p_ZL9n_regions_20   |   9|          2|    8|         16|
    |p_ZL9n_regions_21   |   9|          2|    8|         16|
    |p_ZL9n_regions_22   |   9|          2|    8|         16|
    |p_ZL9n_regions_23   |   9|          2|    8|         16|
    |p_ZL9n_regions_24   |   9|          2|    8|         16|
    |p_ZL9n_regions_25   |   9|          2|    8|         16|
    |p_ZL9n_regions_26   |   9|          2|    8|         16|
    |p_ZL9n_regions_27   |   9|          2|    8|         16|
    |p_ZL9n_regions_28   |   9|          2|    8|         16|
    |p_ZL9n_regions_29   |   9|          2|    8|         16|
    |p_ZL9n_regions_3    |   9|          2|    8|         16|
    |p_ZL9n_regions_30   |   9|          2|    8|         16|
    |p_ZL9n_regions_31   |   9|          2|    8|         16|
    |p_ZL9n_regions_32   |   9|          2|    8|         16|
    |p_ZL9n_regions_33   |   9|          2|    8|         16|
    |p_ZL9n_regions_34   |   9|          2|    8|         16|
    |p_ZL9n_regions_35   |   9|          2|    8|         16|
    |p_ZL9n_regions_36   |   9|          2|    8|         16|
    |p_ZL9n_regions_37   |   9|          2|    8|         16|
    |p_ZL9n_regions_38   |   9|          2|    8|         16|
    |p_ZL9n_regions_39   |   9|          2|    8|         16|
    |p_ZL9n_regions_4    |   9|          2|    8|         16|
    |p_ZL9n_regions_40   |   9|          2|    8|         16|
    |p_ZL9n_regions_41   |   9|          2|    8|         16|
    |p_ZL9n_regions_42   |   9|          2|    8|         16|
    |p_ZL9n_regions_43   |   9|          2|    8|         16|
    |p_ZL9n_regions_44   |   9|          2|    8|         16|
    |p_ZL9n_regions_45   |   9|          2|    8|         16|
    |p_ZL9n_regions_46   |   9|          2|    8|         16|
    |p_ZL9n_regions_47   |   9|          2|    8|         16|
    |p_ZL9n_regions_48   |   9|          2|    8|         16|
    |p_ZL9n_regions_49   |   9|          2|    8|         16|
    |p_ZL9n_regions_5    |   9|          2|    8|         16|
    |p_ZL9n_regions_50   |   9|          2|    8|         16|
    |p_ZL9n_regions_51   |   9|          2|    8|         16|
    |p_ZL9n_regions_52   |   9|          2|    8|         16|
    |p_ZL9n_regions_53   |   9|          2|    8|         16|
    |p_ZL9n_regions_54   |   9|          2|    8|         16|
    |p_ZL9n_regions_55   |   9|          2|    8|         16|
    |p_ZL9n_regions_56   |   9|          2|    8|         16|
    |p_ZL9n_regions_57   |   9|          2|    8|         16|
    |p_ZL9n_regions_58   |   9|          2|    8|         16|
    |p_ZL9n_regions_59   |   9|          2|    8|         16|
    |p_ZL9n_regions_6    |   9|          2|    8|         16|
    |p_ZL9n_regions_60   |   9|          2|    8|         16|
    |p_ZL9n_regions_61   |   9|          2|    8|         16|
    |p_ZL9n_regions_62   |   9|          2|    8|         16|
    |p_ZL9n_regions_63   |   9|          2|    8|         16|
    |p_ZL9n_regions_7    |   9|          2|    8|         16|
    |p_ZL9n_regions_8    |   9|          2|    8|         16|
    |p_ZL9n_regions_9    |   9|          2|    8|         16|
    |regions_1_address0  |  53|         10|   12|        120|
    |regions_1_address1  |  53|         10|   12|        120|
    |regions_1_ce0       |  14|          3|    1|          3|
    |regions_1_ce1       |  14|          3|    1|          3|
    |regions_1_d0        |  31|          6|   32|        192|
    |regions_1_d1        |  31|          6|   32|        192|
    |regions_1_we0       |  14|          3|    1|          3|
    |regions_1_we1       |  14|          3|    1|          3|
    |regions_2_address0  |  53|         10|   12|        120|
    |regions_2_address1  |  53|         10|   12|        120|
    |regions_2_ce0       |  14|          3|    1|          3|
    |regions_2_ce1       |  14|          3|    1|          3|
    |regions_2_d0        |  31|          6|   32|        192|
    |regions_2_d1        |  31|          6|   32|        192|
    |regions_2_we0       |  14|          3|    1|          3|
    |regions_2_we1       |  14|          3|    1|          3|
    |regions_3_address0  |  53|         10|   12|        120|
    |regions_3_address1  |  53|         10|   12|        120|
    |regions_3_ce0       |  14|          3|    1|          3|
    |regions_3_ce1       |  14|          3|    1|          3|
    |regions_3_d0        |  31|          6|   32|        192|
    |regions_3_d1        |  31|          6|   32|        192|
    |regions_3_we0       |  14|          3|    1|          3|
    |regions_3_we1       |  14|          3|    1|          3|
    |regions_4_address0  |  53|         10|   12|        120|
    |regions_4_address1  |  53|         10|   12|        120|
    |regions_4_ce0       |  14|          3|    1|          3|
    |regions_4_ce1       |  14|          3|    1|          3|
    |regions_4_d0        |  31|          6|   32|        192|
    |regions_4_d1        |  31|          6|   32|        192|
    |regions_4_we0       |  14|          3|    1|          3|
    |regions_4_we1       |  14|          3|    1|          3|
    |regions_5_address0  |  53|         10|   12|        120|
    |regions_5_address1  |  53|         10|   12|        120|
    |regions_5_ce0       |  14|          3|    1|          3|
    |regions_5_ce1       |  14|          3|    1|          3|
    |regions_5_d0        |  31|          6|   32|        192|
    |regions_5_d1        |  31|          6|   32|        192|
    |regions_5_we0       |  14|          3|    1|          3|
    |regions_5_we1       |  14|          3|    1|          3|
    |regions_address0    |  53|         10|   12|        120|
    |regions_address1    |  53|         10|   12|        120|
    |regions_ce0         |  14|          3|    1|          3|
    |regions_ce1         |  14|          3|    1|          3|
    |regions_d0          |  31|          6|   32|        192|
    |regions_d1          |  31|          6|   32|        192|
    |regions_we0         |  14|          3|    1|          3|
    |regions_we1         |  14|          3|    1|          3|
    |startCopy_ap_ack    |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |2021|        413| 1076|       4875|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  12|   0|   12|          0|
    |ap_rst_n_inv                              |   1|   0|    1|          0|
    |ap_rst_reg_1                              |   1|   0|    1|          0|
    |ap_rst_reg_2                              |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTest_fu_1344_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTest_fu_1344_ap_ready  |   1|   0|    1|          0|
    |bitcast_ln706_10_reg_3418                 |  32|   0|   32|          0|
    |bitcast_ln706_11_reg_3424                 |  32|   0|   32|          0|
    |bitcast_ln706_12_reg_3430                 |  32|   0|   32|          0|
    |bitcast_ln706_13_reg_3436                 |  32|   0|   32|          0|
    |bitcast_ln706_14_reg_3442                 |  32|   0|   32|          0|
    |bitcast_ln706_15_reg_3448                 |  32|   0|   32|          0|
    |bitcast_ln706_18_reg_3454                 |  32|   0|   32|          0|
    |bitcast_ln706_19_reg_3460                 |  32|   0|   32|          0|
    |bitcast_ln706_20_reg_3466                 |  32|   0|   32|          0|
    |bitcast_ln706_21_reg_3472                 |  32|   0|   32|          0|
    |bitcast_ln706_22_reg_3478                 |  32|   0|   32|          0|
    |bitcast_ln706_23_reg_3484                 |  32|   0|   32|          0|
    |bitcast_ln706_2_reg_3382                  |  32|   0|   32|          0|
    |bitcast_ln706_3_reg_3388                  |  32|   0|   32|          0|
    |bitcast_ln706_4_reg_3394                  |  32|   0|   32|          0|
    |bitcast_ln706_5_reg_3400                  |  32|   0|   32|          0|
    |bitcast_ln706_6_reg_3406                  |  32|   0|   32|          0|
    |bitcast_ln706_7_reg_3412                  |  32|   0|   32|          0|
    |grp_runTest_fu_1344_ap_start_reg          |   1|   0|    1|          0|
    |inputData_read_reg_3113                   |  64|   0|   64|          0|
    |n_regions_in_o_preg                       |   8|   0|    8|          0|
    |p_ZL9n_regions_0                          |   8|   0|    8|          0|
    |p_ZL9n_regions_1                          |   8|   0|    8|          0|
    |p_ZL9n_regions_10                         |   8|   0|    8|          0|
    |p_ZL9n_regions_11                         |   8|   0|    8|          0|
    |p_ZL9n_regions_12                         |   8|   0|    8|          0|
    |p_ZL9n_regions_13                         |   8|   0|    8|          0|
    |p_ZL9n_regions_14                         |   8|   0|    8|          0|
    |p_ZL9n_regions_15                         |   8|   0|    8|          0|
    |p_ZL9n_regions_16                         |   8|   0|    8|          0|
    |p_ZL9n_regions_17                         |   8|   0|    8|          0|
    |p_ZL9n_regions_18                         |   8|   0|    8|          0|
    |p_ZL9n_regions_19                         |   8|   0|    8|          0|
    |p_ZL9n_regions_2                          |   8|   0|    8|          0|
    |p_ZL9n_regions_20                         |   8|   0|    8|          0|
    |p_ZL9n_regions_21                         |   8|   0|    8|          0|
    |p_ZL9n_regions_22                         |   8|   0|    8|          0|
    |p_ZL9n_regions_23                         |   8|   0|    8|          0|
    |p_ZL9n_regions_24                         |   8|   0|    8|          0|
    |p_ZL9n_regions_25                         |   8|   0|    8|          0|
    |p_ZL9n_regions_26                         |   8|   0|    8|          0|
    |p_ZL9n_regions_27                         |   8|   0|    8|          0|
    |p_ZL9n_regions_28                         |   8|   0|    8|          0|
    |p_ZL9n_regions_29                         |   8|   0|    8|          0|
    |p_ZL9n_regions_3                          |   8|   0|    8|          0|
    |p_ZL9n_regions_30                         |   8|   0|    8|          0|
    |p_ZL9n_regions_31                         |   8|   0|    8|          0|
    |p_ZL9n_regions_32                         |   8|   0|    8|          0|
    |p_ZL9n_regions_33                         |   8|   0|    8|          0|
    |p_ZL9n_regions_34                         |   8|   0|    8|          0|
    |p_ZL9n_regions_35                         |   8|   0|    8|          0|
    |p_ZL9n_regions_36                         |   8|   0|    8|          0|
    |p_ZL9n_regions_37                         |   8|   0|    8|          0|
    |p_ZL9n_regions_38                         |   8|   0|    8|          0|
    |p_ZL9n_regions_39                         |   8|   0|    8|          0|
    |p_ZL9n_regions_4                          |   8|   0|    8|          0|
    |p_ZL9n_regions_40                         |   8|   0|    8|          0|
    |p_ZL9n_regions_41                         |   8|   0|    8|          0|
    |p_ZL9n_regions_42                         |   8|   0|    8|          0|
    |p_ZL9n_regions_43                         |   8|   0|    8|          0|
    |p_ZL9n_regions_44                         |   8|   0|    8|          0|
    |p_ZL9n_regions_45                         |   8|   0|    8|          0|
    |p_ZL9n_regions_46                         |   8|   0|    8|          0|
    |p_ZL9n_regions_47                         |   8|   0|    8|          0|
    |p_ZL9n_regions_48                         |   8|   0|    8|          0|
    |p_ZL9n_regions_49                         |   8|   0|    8|          0|
    |p_ZL9n_regions_5                          |   8|   0|    8|          0|
    |p_ZL9n_regions_50                         |   8|   0|    8|          0|
    |p_ZL9n_regions_51                         |   8|   0|    8|          0|
    |p_ZL9n_regions_52                         |   8|   0|    8|          0|
    |p_ZL9n_regions_53                         |   8|   0|    8|          0|
    |p_ZL9n_regions_54                         |   8|   0|    8|          0|
    |p_ZL9n_regions_55                         |   8|   0|    8|          0|
    |p_ZL9n_regions_56                         |   8|   0|    8|          0|
    |p_ZL9n_regions_57                         |   8|   0|    8|          0|
    |p_ZL9n_regions_58                         |   8|   0|    8|          0|
    |p_ZL9n_regions_59                         |   8|   0|    8|          0|
    |p_ZL9n_regions_6                          |   8|   0|    8|          0|
    |p_ZL9n_regions_60                         |   8|   0|    8|          0|
    |p_ZL9n_regions_61                         |   8|   0|    8|          0|
    |p_ZL9n_regions_62                         |   8|   0|    8|          0|
    |p_ZL9n_regions_63                         |   8|   0|    8|          0|
    |p_ZL9n_regions_7                          |   8|   0|    8|          0|
    |p_ZL9n_regions_8                          |   8|   0|    8|          0|
    |p_ZL9n_regions_9                          |   8|   0|    8|          0|
    |regions_1_addr_10_reg_3232                |   9|   0|   12|          3|
    |regions_1_addr_11_reg_3237                |   9|   0|   12|          3|
    |regions_1_addr_12_reg_3242                |   9|   0|   12|          3|
    |regions_1_addr_13_reg_3247                |   9|   0|   12|          3|
    |regions_1_addr_14_reg_3252                |   9|   0|   12|          3|
    |regions_1_addr_15_reg_3257                |   9|   0|   12|          3|
    |regions_2_addr_2_reg_3262                 |   9|   0|   12|          3|
    |regions_2_addr_3_reg_3267                 |   9|   0|   12|          3|
    |regions_2_addr_4_reg_3272                 |   9|   0|   12|          3|
    |regions_2_addr_5_reg_3277                 |   9|   0|   12|          3|
    |regions_2_addr_6_reg_3282                 |   9|   0|   12|          3|
    |regions_2_addr_7_reg_3287                 |   9|   0|   12|          3|
    |regions_3_addr_10_reg_3292                |   9|   0|   12|          3|
    |regions_3_addr_11_reg_3297                |   9|   0|   12|          3|
    |regions_3_addr_12_reg_3302                |   9|   0|   12|          3|
    |regions_3_addr_13_reg_3307                |   9|   0|   12|          3|
    |regions_3_addr_14_reg_3312                |   9|   0|   12|          3|
    |regions_3_addr_15_reg_3317                |   9|   0|   12|          3|
    |regions_4_addr_2_reg_3322                 |   9|   0|   12|          3|
    |regions_4_addr_3_reg_3327                 |   9|   0|   12|          3|
    |regions_4_addr_4_reg_3332                 |   9|   0|   12|          3|
    |regions_4_addr_5_reg_3337                 |   9|   0|   12|          3|
    |regions_4_addr_6_reg_3342                 |   9|   0|   12|          3|
    |regions_4_addr_7_reg_3347                 |   9|   0|   12|          3|
    |regions_5_addr_10_reg_3352                |   9|   0|   12|          3|
    |regions_5_addr_11_reg_3357                |   9|   0|   12|          3|
    |regions_5_addr_12_reg_3362                |   9|   0|   12|          3|
    |regions_5_addr_13_reg_3367                |   9|   0|   12|          3|
    |regions_5_addr_14_reg_3372                |   9|   0|   12|          3|
    |regions_5_addr_15_reg_3377                |   9|   0|   12|          3|
    |regions_addr_2_reg_3202                   |   9|   0|   12|          3|
    |regions_addr_3_reg_3207                   |   9|   0|   12|          3|
    |regions_addr_4_reg_3212                   |   9|   0|   12|          3|
    |regions_addr_5_reg_3217                   |   9|   0|   12|          3|
    |regions_addr_6_reg_3222                   |   9|   0|   12|          3|
    |regions_addr_7_reg_3227                   |   9|   0|   12|          3|
    |s_axi_control_flush_done                  |   1|   0|    1|          0|
    |shl_ln709_reg_3132                        |   9|   0|   12|          3|
    |tmp_22_reg_3550                           |  32|   0|   32|          0|
    |tmp_23_reg_3555                           |  32|   0|   32|          0|
    |tmp_24_reg_3640                           |  32|   0|   32|          0|
    |tmp_25_reg_3645                           |  32|   0|   32|          0|
    |tmp_26_reg_3730                           |  32|   0|   32|          0|
    |tmp_27_reg_3735                           |  32|   0|   32|          0|
    |tmp_30_reg_3560                           |  32|   0|   32|          0|
    |tmp_31_reg_3565                           |  32|   0|   32|          0|
    |tmp_32_reg_3650                           |  32|   0|   32|          0|
    |tmp_33_reg_3655                           |  32|   0|   32|          0|
    |tmp_34_reg_3740                           |  32|   0|   32|          0|
    |tmp_35_reg_3745                           |  32|   0|   32|          0|
    |tmp_38_reg_3570                           |  32|   0|   32|          0|
    |tmp_39_reg_3575                           |  32|   0|   32|          0|
    |tmp_40_reg_3660                           |  32|   0|   32|          0|
    |tmp_41_reg_3665                           |  32|   0|   32|          0|
    |tmp_42_reg_3750                           |  32|   0|   32|          0|
    |tmp_43_reg_3755                           |  32|   0|   32|          0|
    |trunc_ln667_reg_3122                      |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2089|   0| 2200|        111|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   11|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

