Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 12:14:04 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing -max_paths 10 -file ./report/corr_accel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 4.182ns (55.305%)  route 3.380ns (44.695%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.246     4.279    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X52Y197        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.375 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.123     4.498    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.622 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.085     4.707    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y195        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.776 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.184     4.960    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y195        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.011 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.020    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.220 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.431     5.651    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X4Y79        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     5.756 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.341 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.341    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.450 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.498     6.948    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[4]
    SLICE_X53Y162        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.985 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, routed)           0.244     7.229    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[14]
    SLICE_X52Y155        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     7.280 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.310     7.590    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[14]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 4.196ns (56.181%)  route 3.273ns (43.819%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.246     4.279    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X52Y197        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.375 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.123     4.498    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.622 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.085     4.707    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y195        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.776 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.184     4.960    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y195        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.011 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.020    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.220 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[4]
                         net (fo=3, routed)           0.431     5.651    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[18]
    DSP48E2_X4Y79        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[18]_C_DATA[18])
                                                      0.105     5.756 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     5.756    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<18>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.585     6.341 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.341    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     6.450 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.498     6.948    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[4]
    SLICE_X53Y162        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.985 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[14]_INST_0/O
                         net (fo=2, routed)           0.244     7.229    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[14]
    SLICE_X52Y155        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     7.294 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_2__7/O
                         net (fo=1, routed)           0.203     7.497    bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0_3[14]
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_15_U/ap_clk
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.270     9.735    bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 4.650ns (62.748%)  route 2.761ns (37.252%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.206     4.239    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y197        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     4.402 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.257     4.659    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.810 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.810    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.883 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[11])
                                                      0.609     5.492 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<11>
    DSP48E2_X4Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     5.538 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     5.538    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<11>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     6.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.109    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     6.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.575     6.793    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/P[0]
    SLICE_X52Y161        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     6.916 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op_inferred_i_1/O
                         net (fo=2, routed)           0.136     7.052    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[9]
    SLICE_X52Y158        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     7.102 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.337     7.439    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[9]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[9])
                                                     -0.244     9.761    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.761    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 4.164ns (56.303%)  route 3.232ns (43.697%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.246     4.279    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X52Y197        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.375 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.123     4.498    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.622 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.085     4.707    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y195        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.776 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.184     4.960    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y195        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.011 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.020    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.140 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[3]
                         net (fo=3, routed)           0.291     5.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[17]
    DSP48E2_X4Y79        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     5.536 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     5.536    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.585     6.121 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.121    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     6.230 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.562     6.792    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[3]
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.844 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0/O
                         net (fo=2, routed)           0.222     7.066    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[13]
    SLICE_X52Y154        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.098     7.164 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_3__3/O
                         net (fo=1, routed)           0.260     7.424    bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0_3[13]
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_15_U/ap_clk
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 4.653ns (62.763%)  route 2.761ns (37.237%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.206     4.239    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y197        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     4.402 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.257     4.659    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.810 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.810    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.883 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[14])
                                                      0.609     5.492 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<14>
    DSP48E2_X4Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     5.538 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     5.538    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<14>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     6.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.109    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     6.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.508     6.726    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[0]
    SLICE_X53Y162        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     6.851 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[10]_INST_0/O
                         net (fo=2, routed)           0.226     7.077    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[10]
    SLICE_X53Y156        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.128 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_30/O
                         net (fo=1, routed)           0.314     7.442    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[10]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.237     9.768    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 4.711ns (63.744%)  route 2.680ns (36.256%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.206     4.239    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y197        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     4.402 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.257     4.659    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.810 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.810    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.883 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[6])
                                                      0.609     5.492 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<6>
    DSP48E2_X4Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[6]_V_DATA[6])
                                                      0.046     5.538 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     5.538    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<6>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[6]_ALU_OUT[6])
                                                      0.571     6.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.109    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<6>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     6.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.530     6.748    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[4]
    SLICE_X52Y154        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     6.872 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_6/O
                         net (fo=2, routed)           0.089     6.961    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[4]
    SLICE_X52Y154        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     7.071 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_36/O
                         net (fo=1, routed)           0.348     7.419    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[4]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 4.154ns (56.435%)  route 3.207ns (43.565%))
  Logic Levels:           21  (CARRY8=3 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.246     4.279    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X52Y197        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     4.375 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1/O
                         net (fo=3, routed)           0.123     4.498    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/c[2]
    SLICE_X52Y195        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.622 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1/O
                         net (fo=2, routed)           0.085     4.707    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/I4
    SLICE_X52Y195        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.069     4.776 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5/O
                         net (fo=3, routed)           0.184     4.960    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/I4
    SLICE_X52Y195        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     5.011 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6/O
                         net (fo=1, routed)           0.009     5.020    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/o6lut_i[1]
    SLICE_X52Y195        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.140 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8/O[3]
                         net (fo=3, routed)           0.291     5.431    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[17]
    DSP48E2_X4Y79        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     5.536 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     5.536    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.585     6.121 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.121    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     6.230 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.562     6.792    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[3]
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.844 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[13]_INST_0/O
                         net (fo=2, routed)           0.222     7.066    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[13]
    SLICE_X52Y154        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     7.154 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_27/O
                         net (fo=1, routed)           0.235     7.389    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[13]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.258     9.747    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 4.668ns (63.549%)  route 2.678ns (36.451%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.206     4.239    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y197        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     4.402 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.257     4.659    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.810 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.810    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.883 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[14])
                                                      0.609     5.492 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<14>
    DSP48E2_X4Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     5.538 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     5.538    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<14>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     6.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.109    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     6.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.508     6.726    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[0]
    SLICE_X53Y162        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     6.851 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[10]_INST_0/O
                         net (fo=2, routed)           0.226     7.077    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[10]
    SLICE_X53Y156        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     7.143 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_6__3/O
                         net (fo=1, routed)           0.231     7.374    bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0_3[10]
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_15_U/ap_clk
    RAMB36_X1Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.237     9.768    bd_0_i/hls_inst/inst/reg_file_15_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 4.565ns (62.359%)  route 2.756ns (37.641%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.206     4.239    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y197        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     4.402 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.257     4.659    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.810 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.810    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.883 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[16])
                                                      0.609     5.492 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<16>
    DSP48E2_X4Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.046     5.538 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     5.538    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<16>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.571     6.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.109    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     6.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.496     6.714    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/ram_reg_bram_0_2[2]
    SLICE_X53Y162        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     6.751 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/m_axis_result_tdata[12]_INST_0/O
                         net (fo=2, routed)           0.254     7.005    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[12]
    SLICE_X52Y154        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     7.056 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_28/O
                         net (fo=1, routed)           0.293     7.349    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[12]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 4.667ns (63.831%)  route 2.645ns (36.169%))
  Logic Levels:           20  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD=1 DSP_PREADD_DATA=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.028     0.028    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/ap_clk
    SLICE_X51Y165        FDRE                                         r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y165        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/din0_buf1_reg[12]/Q
                         net (fo=8, routed)           0.457     0.566    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[2]
    SLICE_X53Y187        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     0.689 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     0.705    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[6].lut_op_reg
    SLICE_X53Y187        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.124     0.829 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=14, routed)          0.427     1.257    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_INMODE[1]_PREADD_AB[20])
                                                      0.265     1.522 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[20]
                         net (fo=1, routed)           0.000     1.522    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<20>
    DSP48E2_X4Y78        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[20]_AD[20])
                                                      0.488     2.010 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     2.010    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X4Y78        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.050     2.060 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     2.060    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X4Y78        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.612     2.672 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     2.672    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X4Y78        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     2.719 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     2.719    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X4Y78        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     3.304 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.304    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X4Y78        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     3.413 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=6, routed)           0.328     3.741    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/P[8]
    SLICE_X53Y196        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.864 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[1].i_det_lut0/O
                         net (fo=1, routed)           0.021     3.885    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/det_lut_lzd_2
    SLICE_X53Y196        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.148     4.033 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=9, routed)           0.206     4.239    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[3].CARRY_MUX_0
    SLICE_X53Y197        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     4.402 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_6/O
                         net (fo=1, routed)           0.257     4.659    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[7]
    DSP48E2_X4Y79        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     4.810 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     4.810    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X4Y79        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     4.883 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     4.883    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X4Y79        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[8])
                                                      0.609     5.492 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<8>
    DSP48E2_X4Y79        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     5.538 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     5.538    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<8>
    DSP48E2_X4Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     6.109 f  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.109    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X4Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     6.218 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.545     6.763    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/P[6]
    SLICE_X52Y153        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     6.887 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/mant_op_inferred_i_4/O
                         net (fo=2, routed)           0.083     6.970    bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/grp_compute_fu_208_reg_file_7_1_d0[6]
    SLICE_X52Y153        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     7.036 r  bd_0_i/hls_inst/inst/grp_compute_fu_208/grp_compute_Pipeline_VITIS_LOOP_134_2_fu_76/hadd_16ns_16ns_16_2_full_dsp_1_U37/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_34/O
                         net (fo=1, routed)           0.304     7.340    bd_0_i/hls_inst/inst/reg_file_14_U/DINBDIN[6]
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3238, unset)         0.040    10.040    bd_0_i/hls_inst/inst/reg_file_14_U/ap_clk
    RAMB36_X1Y29         RAMB36E2                                     r  bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X1Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255     9.750    bd_0_i/hls_inst/inst/reg_file_14_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  2.410    




