{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 215,
    "design__instance__area": 1511.45,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.000560834479983896,
    "power__switching__total": 0.00039636914152652025,
    "power__leakage__total": 1.9930914696431046e-09,
    "power__total": 0.0009572056005708873,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.20469096441635184,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.20469096441635184,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33384812526069424,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.5721535629444847,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.333848,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2068622831581716,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2068622831581716,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8768782614883939,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 0.03307265666052232,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.876878,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2034699827327008,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2034699827327008,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13455340000814903,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.126183955744733,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.134553,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.20321152280525834,
    "clock__skew__worst_setup": 0.20321152280525834,
    "timing__hold__ws": 0.13233897685617915,
    "timing__setup__ws": -0.0017905677447561667,
    "timing__hold__tns": 0,
    "timing__setup__tns": -0.0017905677447561667,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.0017905677447561667,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.132339,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 1,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 77.905 88.625",
    "design__core__bbox": "5.52 10.88 72.22 76.16",
    "design__io": 20,
    "design__die__area": 6904.33,
    "design__core__area": 4354.18,
    "design__instance__count__stdcell": 215,
    "design__instance__area__stdcell": 1511.45,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.347126,
    "design__instance__utilization__stdcell": 0.347126,
    "design__instance__count__class:buffer": 4,
    "design__instance__count__class:inverter": 23,
    "design__instance__count__class:sequential_cell": 12,
    "design__instance__count__class:multi_input_combinational_cell": 90,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 366,
    "design__instance__count__class:tap_cell": 65,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 18,
    "design__io__hpwl": 538086,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 2425.8,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 17,
    "design__instance__count__class:clock_buffer": 4,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 161,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 34,
    "route__wirelength__iter:1": 2770,
    "route__drc_errors__iter:2": 5,
    "route__wirelength__iter:2": 2727,
    "route__drc_errors__iter:3": 2,
    "route__wirelength__iter:3": 2726,
    "route__drc_errors": 0,
    "route__wirelength": 2721,
    "route__vias": 1057,
    "route__vias__singlecut": 1057,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 125.89,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.20436901360789297,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.20436901360789297,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.3308179102071576,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.5959396478305854,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330818,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.20642318993951395,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.20642318993951395,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.8714121892943634,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.06670664209817058,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.871412,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.20321152280525834,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.20321152280525834,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13233897685617915,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 2.137484694187394,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.132339,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.20511112833190429,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.20511112833190429,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.3367259344442151,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.5488042398086241,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.336726,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.20737029347303196,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.20737029347303196,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.881897635435833,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.0017905677447561667,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -0.0017905677447561667,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.0017905677447561667,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.881898,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 1,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.20385815834645155,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.20385815834645155,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.13642659610384983,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 2.1151896388655342,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.136427,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 1,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79956,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79985,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000438272,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000342174,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000133809,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000342174,
    "design_powergrid__voltage__worst": 0.000342174,
    "design_powergrid__voltage__worst__net:VPWR": 1.79956,
    "design_powergrid__drop__worst": 0.000438272,
    "design_powergrid__drop__worst__net:VPWR": 0.000438272,
    "design_powergrid__voltage__worst__net:VGND": 0.000342174,
    "design_powergrid__drop__worst__net:VGND": 0.000342174,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000148,
    "ir__drop__worst": 0.000438,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 2721
}