library ieee;
use ieee.std_logic_1164.all;

entity mux is
	port (
		A: in std_logic;
		B: in std_logic;
		Sel: in std_logic;
		Otpt: out std_logic
	);
end entity mux;

architecture mux_arch of mux is
begin
	if(Sel = 0) then
		Otpt <= A;
	else
		Otpt <= B;
	end if;

end architecture mux_arch;
	