xrun: 19.03-s013: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.03-s013: Started on Oct 24, 2022 at 18:20:50 CEST
/opt/tools/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin/xrun
	-access rwc
	-ALLOWREDEFINITION
	/home/20200969/Estimation/validation/fir/fir_8bit/tb/tb_fir_8bit.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_11Ux11U_11U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_LessThan_1U_10_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Mul_8Ux8U_11U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Muxb_1_2_11_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Not_1U_1U_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_RAM_8X8_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v
	-timescale 10ns/1ns
Recompiling... reason: file '../tb/tb_fir_8bit.v' is newer than expected.
	expected: Mon Oct 24 18:23:46 2022
	actual:   Mon Oct 24 18:25:33 2022
file: /home/20200969/Estimation/validation/fir/fir_8bit/tb/tb_fir_8bit.v
	module worklib.tb_fir:v
		errors: 0, warnings: 0
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v
	module worklib.fir_Add_3U_4_4:v
		errors: 0, warnings: 0
	module worklib.fir_Add_3Ux1U_4U_4:v
		errors: 0, warnings: 0
	module worklib.fir_And_1Ux1U_1U_1:v
		errors: 0, warnings: 0
	module worklib.fir_N_Mux_8_8_12_4:v
		errors: 0, warnings: 0
	module worklib.fir_Or_1Ux1U_1U_4:v
		errors: 0, warnings: 0
	module worklib.fir_Xor_1Ux1U_1U_1:v
		errors: 0, warnings: 0
	module worklib.fir_gen_busy_r_1:v
		errors: 0, warnings: 0
	module worklib.fir_8bit:v
		errors: 0, warnings: 0
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v
module fir_Add_3U_4_4 (
                    |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v,12|20): recompiling design unit worklib.fir_Add_3U_4_4:v.
	First compiled from line 17 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_Add_3U_4_4:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v
module fir_Add_3Ux1U_4U_4 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v,12|24): recompiling design unit worklib.fir_Add_3Ux1U_4U_4:v.
	First compiled from line 28 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_Add_3Ux1U_4U_4:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v
module fir_And_1Ux1U_1U_1 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v,12|24): recompiling design unit worklib.fir_And_1Ux1U_1U_1:v.
	First compiled from line 41 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_And_1Ux1U_1U_1:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v
module fir_gen_busy_r_1 (
                      |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v,12|22): recompiling design unit worklib.fir_gen_busy_r_1:v.
	First compiled from line 174 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_gen_busy_r_1:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v
module fir_8bit(clk, coeffs_table_7, coeffs_table_6, coeffs_table_5, coeffs_table_4, coeffs_table_3, coeffs_table_2, coeffs_table_1, coeffs_table_0, dout_data, rst, din_data, din_busy, din_vld, dout_vld, dout_busy);
              |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v,8|14): recompiling design unit worklib.fir_8bit:v.
	First compiled from line 183 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_8bit:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v
module fir_N_Mux_8_8_12_4 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v,12|24): recompiling design unit worklib.fir_N_Mux_8_8_12_4:v.
	First compiled from line 49 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_N_Mux_8_8_12_4:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v
module fir_Or_1Ux1U_1U_4 (
                       |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v,12|23): recompiling design unit worklib.fir_Or_1Ux1U_1U_4:v.
	First compiled from line 158 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_Or_1Ux1U_1U_4:v
		errors: 0, warnings: 1
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v
module fir_Xor_1Ux1U_1U_1 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v,12|24): recompiling design unit worklib.fir_Xor_1Ux1U_1U_1:v.
	First compiled from line 166 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
	module worklib.fir_Xor_1Ux1U_1U_1:v
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
fir_8bit fir_8bit (
                |
xmelab: *W,CUVWSP (../tb/tb_fir_8bit.v,33|16): 1 output port was not connected:
xmelab: (../hdl/fir_logic_1.v,8): din_busy

		Caching library 'worklib' ....... Done
	Top level design units:
		tb_fir
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.fir_gen_busy_r_1:v <0x35de6008>
			streams:   1, words:    98
		worklib.fir_Xor_1Ux1U_1U_1:v <0x7fac5b83>
			streams:   0, words:     0
		worklib.fir_Or_1Ux1U_1U_4:v <0x735493cf>
			streams:   0, words:     0
		worklib.fir_And_1Ux1U_1U_1:v <0x43dacc7a>
			streams:   0, words:     0
		worklib.fir_Add_3U_4_4:v <0x4fa6fed5>
			streams:   2, words:   202
		worklib.fir_Add_3Ux1U_4U_4:v <0x08406c5b>
			streams:   2, words:   234
		worklib.fir_N_Mux_8_8_12_4:v <0x5ea287bc>
			streams:   2, words:   515
		worklib.fir_8bit:v <0x0d43c679>
			streams:  37, words: 15350
		worklib.tb_fir:v <0x718f3d28>
			streams:  24, words: 14174
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                16      16
		Registers:              45      45
		Scalar wires:           34       -
		Vectored wires:         32       -
		Always blocks:          28      28
		Initial blocks:          1       1
		Cont. assignments:      15      41
		Pseudo assignments:     21      21
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_fir:v
Loading snapshot worklib.tb_fir:v .................... Done
xcelium> source /opt/tools/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/xcelium/files/xmsimrc
xcelium> run
Start clock           x 
input={xx} input fir={00} output={xxx} CLK =           0, 1
input={xx} input fir={00} output={xxx} CLK =           1, 0
input={xx} input fir={00} output={xxx} CLK =           1, 1
input={xx} input fir={00} output={xxx} CLK =           2, 0
input={xx} input fir={00} output={xxx} CLK =           2, 1
input={xx} input fir={00} output={xxx} CLK =           3, 0
input={xx} input fir={01} output={xxx} CLK =           3, 1
input={xx} input fir={01} output={xxx} CLK =           4, 0
input={xx} input fir={02} output={xxx} CLK =           4, 1
input={xx} input fir={02} output={xxx} CLK =           5, 0
input={xx} input fir={02} output={xxx} CLK =           5, 1
input={xx} input fir={02} output={xxx} CLK =           6, 0
input={xx} input fir={03} output={xxx} CLK =           6, 1
input={xx} input fir={03} output={xxx} CLK =           7, 0
input={xx} input fir={03} output={xxx} CLK =           7, 1
input={xx} input fir={03} output={xxx} CLK =           8, 0
input={xx} input fir={04} output={xxx} CLK =           8, 1
input={xx} input fir={04} output={xxx} CLK =           9, 0
input={xx} input fir={04} output={xxx} CLK =           9, 1
input={xx} input fir={04} output={xxx} CLK =          10, 0
input={xx} input fir={05} output={xxx} CLK =          10, 1
input={xx} input fir={05} output={xxx} CLK =          11, 0
input={xx} input fir={05} output={xxx} CLK =          11, 1
input={xx} input fir={05} output={xxx} CLK =          12, 0
input={xx} input fir={06} output={xxx} CLK =          12, 1
input={xx} input fir={06} output={xxx} CLK =          13, 0
input={xx} input fir={06} output={xxx} CLK =          13, 1
input={xx} input fir={06} output={xxx} CLK =          14, 0
input={xx} input fir={07} output={xxx} CLK =          14, 1
input={xx} input fir={07} output={xxx} CLK =          15, 0
input={xx} input fir={07} output={xxx} CLK =          15, 1
input={xx} input fir={07} output={xxx} CLK =          16, 0
input={xx} input fir={05} output={xxx} CLK =          16, 1
input={xx} input fir={05} output={xxx} CLK =          17, 0
input={xx} input fir={05} output={xxx} CLK =          17, 1
input={xx} input fir={05} output={xxx} CLK =          18, 0
input={xx} input fir={05} output={xxx} CLK =          18, 1
input={xx} input fir={05} output={xxx} CLK =          19, 0
input={xx} input fir={05} output={xxx} CLK =          19, 1
input={xx} input fir={05} output={xxx} CLK =          20, 0
input={xx} input fir={05} output={xxx} CLK =          20, 1
input={xx} input fir={05} output={xxx} CLK =          21, 0
input={xx} input fir={05} output={xxx} CLK =          21, 1
input={xx} input fir={05} output={xxx} CLK =          22, 0
input={xx} input fir={05} output={xxx} CLK =          22, 1
------------------------
input={xx} input fir={05} output={xxx} CLK =          23, 0
input={xx} input fir={05} output={xxx} CLK =          23, 1
Stop clock          24 
Simulation complete via $finish(1) at time 2400 NS + 0
../tb/tb_fir_8bit.v:168         $finish;
xcelium> exit
TOOL:	xrun	19.03-s013: Exiting on Oct 24, 2022 at 18:20:51 CEST  (total: 00:00:01)
