$date
	Sat Oct 22 19:56:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#821780
b110 !
1"
#821782
b110 &
b110 %
1$
#821783
0"
#821786
b11 &
b11 %
#821790
b1010 &
b1010 %
#821794
b101 &
b101 %
#821798
b10000 &
b10000 %
#821802
b1000 &
b1000 %
#821806
b100 &
b100 %
#821810
b10 &
b10 %
#821814
b1 &
1#
b1 %
#821818
b0 &
b0 %
0#
0$
#1789983
b10101 !
1"
#1789986
b10101 &
b10101 %
1$
#1789987
0"
#1789990
b1000000 &
b1000000 %
#1789994
b100000 &
b100000 %
#1789998
b10000 &
b10000 %
#1790002
b1000 &
b1000 %
#1790006
b100 &
b100 %
#1790010
b10 &
b10 %
#1790014
b1 &
1#
b1 %
#1790018
b0 &
b0 %
0#
0$
#2747162
b111 &
b111 %
1$
b111 !
1"
#2747163
0"
#2747166
b10110 &
b10110 %
#2747170
b1011 &
b1011 %
#2747174
b100010 &
b100010 %
#2747178
b10001 &
b10001 %
#2747182
b110100 &
b110100 %
#2747186
b11010 &
b11010 %
#2747190
b1101 &
b1101 %
#2747194
b101000 &
b101000 %
#2747198
b10100 &
b10100 %
#2747202
b1010 &
b1010 %
#2747206
b101 &
b101 %
#2747210
b10000 &
b10000 %
#2747214
b1000 &
b1000 %
#2747218
b100 &
b100 %
#2747222
b10 &
b10 %
#2747226
b1 &
b1 %
1#
#2747230
b0 &
0#
b0 %
0$
#4500012
