# Last-Level-Cache-Simulator

```CURRENT STATUS : stable
```

## Basic features

* A generic trace driven cache simulator of last level Cache for a new processor that can be used with up to three other processors in a shared memory configuration.
* It employs a write allocate policy and uses the MESI protocol to ensure coherence.
* The replacement policy is implemented with a true-LRU scheme.
* The simulator was configurable in terms of cache size, block size and associativity.



