verilog xil_defaultlib --include "../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../Lab10p1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Lab10p1.srcs/sources_1/bd/design_1/ipshared/798b/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ipshared/bcf5/hdl/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_axi_dispctrl_0_0/sim/design_1_axi_dispctrl_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
