// Seed: 870376391
module module_0;
  logic [1 : 1] id_1;
  ;
  logic [7:0] id_2;
  wire id_3;
  ;
  always begin : LABEL_0
    begin : LABEL_1
      id_2[-1] <= (id_3) ^ -1;
    end
  end
  parameter id_4 = -1'b0;
  parameter id_5 = id_4;
  wire id_6;
  logic [1 'b0 : -1] id_7;
  ;
  logic id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  xnor primCall (id_3, id_4, id_5);
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire  id_6;
  logic id_7;
endmodule
