# complex-multiplier
A sequential complex multiplier design for 16 bit signed binary numbers in verilog.

The 16 bits were according to the format:
 (1 signed bit)-(4 integer bits)-(11 fractional bits)


 
