<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >24.821</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.021</TD>
<TD >2.690</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >24.884</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >-0.021</TD>
<TD >2.627</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.176</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.357</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.233</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >2.303</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.239</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.294</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.296</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >2.240</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.361</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >2.179</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.408</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >2.126</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.424</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.008</TD>
<TD >2.116</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.425</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >2.112</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.433</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >2.103</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.478</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >2.056</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.481</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >2.052</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.488</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >2.049</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.503</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.004</TD>
<TD >2.033</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.522</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.009</TD>
<TD >2.019</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.544</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.001</TD>
<TD >1.989</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.562</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.009</TD>
<TD >1.979</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.567</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.972</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.585</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.009</TD>
<TD >1.956</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.608</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.009</TD>
<TD >1.933</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.627</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.912</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.637</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.902</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.690</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.849</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.760</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.777</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.864</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.675</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.891</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.646</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >25.929</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.608</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >25.984</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.555</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.008</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.529</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.116</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.423</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.236</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.007</TD>
<TD >1.303</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.270</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.267</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.328</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >1.206</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >26.398</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.002</TD>
<TD >1.136</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >26.403</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >27.500</TD>
<TD >0.005</TD>
<TD >1.134</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.543</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.012</TD>
<TD >2.501</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.557</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.011</TD>
<TD >2.486</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.795</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.009</TD>
<TD >2.246</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.809</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.008</TD>
<TD >2.231</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.810</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.012</TD>
<TD >2.234</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.824</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.011</TD>
<TD >2.219</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >32.969</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.001</TD>
<TD >2.064</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >32.970</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.019</TD>
<TD >2.043</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.041</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.987</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.042</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.024</TD>
<TD >1.966</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.080</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.011</TD>
<TD >1.941</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.170</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.016</TD>
<TD >1.878</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.170</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.858</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.171</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.024</TD>
<TD >1.837</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.184</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.015</TD>
<TD >1.863</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.191</TD>
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.837</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.197</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.008</TD>
<TD >1.827</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.224</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.001</TD>
<TD >1.807</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.338</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.694</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.339</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.010</TD>
<TD >1.703</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.353</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.009</TD>
<TD >1.688</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.381</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.011</TD>
<TD >1.640</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.414</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.012</TD>
<TD >1.630</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.480</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.552</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.501</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.531</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.540</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.020</TD>
<TD >1.512</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.546</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.008</TD>
<TD >1.478</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.554</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.019</TD>
<TD >1.497</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.574</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.024</TD>
<TD >1.434</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.618</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.414</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.652</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.013</TD>
<TD >1.393</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.676</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.352</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.811</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.004</TD>
<TD >1.217</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >33.871</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >SCSI_SM:u_SCSI_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >1.161</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >33.976</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >1.053</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >34.163</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >-0.003</TD>
<TD >0.866</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >34.201</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.831</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >34.335</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >35.000</TD>
<TD >0.000</TD>
<TD >0.697</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.385</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.029</TD>
<TD >3.618</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >36.454</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.030</TD>
<TD >3.548</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.540</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.025</TD>
<TD >3.467</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >36.569</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.025</TD>
<TD >3.438</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.706</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.005</TD>
<TD >3.321</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >36.858</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.008</TD>
<TD >3.166</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >36.903</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.022</TD>
<TD >3.107</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.062</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.023</TD>
<TD >2.947</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.085</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.005</TD>
<TD >2.952</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.085</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >2.950</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.115</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.005</TD>
<TD >2.922</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.120</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >2.911</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.189</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.002</TD>
<TD >2.841</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.190</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.005</TD>
<TD >2.837</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.197</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.004</TD>
<TD >2.831</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.199</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.000</TD>
<TD >2.833</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.202</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >2.823</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.208</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >2.832</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.211</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.005</TD>
<TD >2.826</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.238</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.008</TD>
<TD >2.802</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.241</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.005</TD>
<TD >2.796</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.268</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.001</TD>
<TD >2.763</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.273</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.007</TD>
<TD >2.766</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.275</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.003</TD>
<TD >2.760</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >37.281</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >-0.007</TD>
<TD >2.744</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >37.303</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >40.000</TD>
<TD >0.007</TD>
<TD >2.736</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
