git clone --depth 1 --no-tags https://github.com/nmpluta/uP_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438923993
git clone --depth 1 --no-tags https://github.com/IPTNzoa/basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438762136
git clone --depth 1 --no-tags https://github.com/irshad2503/LED-Interface-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441129511
git clone --depth 1 --no-tags https://github.com/nicolabattaglino/SBST_RISCY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441112316
git clone --depth 1 --no-tags https://github.com/dayyan-hashmi/Verilog-Basic-Logic-Models.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440979019
git clone --depth 1 --no-tags https://github.com/infvg/PingPongVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435231820
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/MIPS_Multi_Perez_Moises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435364069
git clone --depth 1 --no-tags https://github.com/eAlmonte21/MIPS_Multi_Almonte_Luis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435362331
git clone --depth 1 --no-tags https://github.com/Khal1dA/Pr4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436059869
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433973418
git clone --depth 1 --no-tags https://github.com/liing0228/Verilog-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436325906
git clone --depth 1 --no-tags https://github.com/Arima9/Equipo_11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436317751
git clone --depth 1 --no-tags https://github.com/Abhiyanta-Community/PWM-Generator-with-Variable-Duty-Cycle-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442754496
git clone --depth 1 --no-tags https://github.com/EGRazo/Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442712774
git clone --depth 1 --no-tags https://github.com/haechan1101/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438316092
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_timing_analysis-old-caravel-version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435269839
git clone --depth 1 --no-tags https://github.com/mcardleg/DigitalSystemsDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435175745
git clone --depth 1 --no-tags https://github.com/MahmoudAbdelmawgoed/Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435273618
git clone --depth 1 --no-tags https://github.com/vadimpy/rv32i_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441382206
git clone --depth 1 --no-tags https://github.com/gettsu/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441961334
git clone --depth 1 --no-tags https://github.com/prvbharadwaj1731/AES_encryption_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432942440
git clone --depth 1 --no-tags https://github.com/usmanali-rs/RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433423980
git clone --depth 1 --no-tags https://github.com/ethanj0hn/pipelined_processor-ECE_411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433559804
git clone --depth 1 --no-tags https://github.com/hmiranda-queiros/Embedded_Sys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441324571
git clone --depth 1 --no-tags https://github.com/PengyangZhou/ece411-mp4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441788809
git clone --depth 1 --no-tags https://github.com/Jeacy/cpu2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442691044
git clone --depth 1 --no-tags https://github.com/Arjun-Narula/Clock-with-Alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441785451
git clone --depth 1 --no-tags https://github.com/yongatek/caravel_yonga-turbo-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442417510
git clone --depth 1 --no-tags https://github.com/Xornotor/ENGG56.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432766609
git clone --depth 1 --no-tags https://github.com/verilogcodesarchive/verilogutils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432792852
git clone --depth 1 --no-tags https://github.com/Danny731/EC-311-Peoject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433109217
git clone --depth 1 --no-tags https://github.com/95anantsingh/NYU-RISCV-32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433174928
git clone --depth 1 --no-tags https://github.com/AlexManka/ce493ErrorResilient.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436884728
git clone --depth 1 --no-tags https://github.com/saengowp/yah-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438904456
git clone --depth 1 --no-tags https://github.com/MexLinker/FPGAproc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436894342
git clone --depth 1 --no-tags https://github.com/ShahdElmahallawy/Digital_Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437623093
git clone --depth 1 --no-tags https://github.com/jinyaoguo/Verilog-SJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439008218
git clone --depth 1 --no-tags https://github.com/CrzC/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434702866
git clone --depth 1 --no-tags https://github.com/kaipederson/PACT_HW_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434722063
git clone --depth 1 --no-tags https://github.com/yuxiao-ww/Verilog_MyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434866778
git clone --depth 1 --no-tags https://github.com/harshil-patel11/RISC-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441030311
git clone --depth 1 --no-tags https://github.com/radhikamathuria25/SNOW-2.0-Cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441226760
git clone --depth 1 --no-tags https://github.com/egislev/osmoBTS-umtrx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439153795
git clone --depth 1 --no-tags https://github.com/GLORYFeonix/VGA_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442098765
git clone --depth 1 --no-tags https://github.com/Noisyboy-9/automated-parking-hardware-description.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442526248
git clone --depth 1 --no-tags https://github.com/li-daokun/ldk_HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442065348
git clone --depth 1 --no-tags https://github.com/rohinthram/nalin_csvco_tapeout_mpw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441602665
git clone --depth 1 --no-tags https://github.com/ngocnhi030402/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442202307
git clone --depth 1 --no-tags https://github.com/HALIP192/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438980435
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/Equipo_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438802235
git clone --depth 1 --no-tags https://github.com/Shehryar-Amin-sa06442/WHACK-A-MOLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439142837
git clone --depth 1 --no-tags https://github.com/welguisz/aoc2021d16fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439514885
git clone --depth 1 --no-tags https://github.com/umang-garg21/ECE-Algo-HW-CoDesign-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437411201
git clone --depth 1 --no-tags https://github.com/MNienaber831/SD-Card-Photo-Library-Displayed-on-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437413383
git clone --depth 1 --no-tags https://github.com/vstgeorg/VendingMachine_Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439930771
git clone --depth 1 --no-tags https://github.com/xavier-shaw/CS207-Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439225284
git clone --depth 1 --no-tags https://github.com/AkshitGureja/VLSI_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435737044
git clone --depth 1 --no-tags https://github.com/grobereiner/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434018288
git clone --depth 1 --no-tags https://github.com/Manaswini1832/EE2003-Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434147740
git clone --depth 1 --no-tags https://github.com/JoseRicardoR/Resafeve.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436696978
git clone --depth 1 --no-tags https://github.com/dj0b/Corse_work_morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436745290
git clone --depth 1 --no-tags https://github.com/nagariajheel/ee581-hacking-sanscrypt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436478796
git clone --depth 1 --no-tags https://github.com/DECAfpga/Demistify_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435452045
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435399802
git clone --depth 1 --no-tags https://github.com/B07902068/computer_architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435341493
git clone --depth 1 --no-tags https://github.com/sethr07/Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434452189
git clone --depth 1 --no-tags https://github.com/wokwi/wrapped_spell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434674643
git clone --depth 1 --no-tags https://github.com/Shroubovak/ADC_DAC_LCD_OLED_MAX10_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433497044
git clone --depth 1 --no-tags https://github.com/roque11/pr4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433584800
git clone --depth 1 --no-tags https://github.com/Alex-Lin5/AHBLite-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443181401
git clone --depth 1 --no-tags https://github.com/mvinci12/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443227044
git clone --depth 1 --no-tags https://github.com/Yusei-SHIRAISHI/computer_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439701944
git clone --depth 1 --no-tags https://github.com/zyk101177/TriLock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433219676
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/alpha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442686093
git clone --depth 1 --no-tags https://github.com/acsl-technion/flexdriver-iot-auth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432650104
git clone --depth 1 --no-tags https://github.com/Abdob/de10-sobel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434818275
git clone --depth 1 --no-tags https://github.com/MohammadEshtehardian/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432714375
git clone --depth 1 --no-tags https://github.com/EmJunaid/CSRs_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437235991
git clone --depth 1 --no-tags https://github.com/ufukyill/Graduation-project-version-follow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436575447
git clone --depth 1 --no-tags https://github.com/arunjeevaraj/sl_preceptron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436796816
git clone --depth 1 --no-tags https://github.com/javiidiazglez/EC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434011386
git clone --depth 1 --no-tags https://github.com/alxcode-x/Data_Path_Lopez_Francisco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435365287
git clone --depth 1 --no-tags https://github.com/rdmeneze/verilog_studies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435232295
git clone --depth 1 --no-tags https://github.com/lilei87/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435338006
git clone --depth 1 --no-tags https://github.com/kayak4665664/Hardware-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435877241
git clone --depth 1 --no-tags https://github.com/BrendanSherman/Vending-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436533526
git clone --depth 1 --no-tags https://github.com/AlbaCM98/Equipo_9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437158281
git clone --depth 1 --no-tags https://github.com/jplace111/Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439484360
git clone --depth 1 --no-tags https://github.com/PascalHacks/Aginstaller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439370634
git clone --depth 1 --no-tags https://github.com/ryanpasculano/riscv_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437966891
git clone --depth 1 --no-tags https://github.com/yuex1994/ILA_8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437956314
git clone --depth 1 --no-tags https://github.com/saenyakorn/2110363-HW-SYN-LAB-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438151761
git clone --depth 1 --no-tags https://github.com/ufukyill/Issue-submit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442247902
git clone --depth 1 --no-tags https://github.com/suk05112/AlarmWithHBECombo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442668484
git clone --depth 1 --no-tags https://github.com/Alex-Lin5/microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443164291
git clone --depth 1 --no-tags https://github.com/GuillemCabo/asic_watch_mpw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443071821
git clone --depth 1 --no-tags https://github.com/james-fulton/ECE369_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442321352
