ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

Starting: 'jhdparse @serial_interface.jp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <lpf_lsb>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <gpbus17> is never used.
WARNING:Xst:647 - Input <gpbus16> is never used.
WARNING:Xst:1220 - Output <gpbus15> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus14> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus13> is never used.
WARNING:Xst:1220 - Output <gpbus12> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus11> is never used.
WARNING:Xst:1220 - Output <gpbus10> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus27> is never used.
WARNING:Xst:647 - Input <gpbus26> is never used.
WARNING:Xst:1220 - Output <gpbus25> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus23> is never used.
WARNING:Xst:1220 - Output <gpbus22> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus21> is never used.
WARNING:Xst:1220 - Output <gpbus20> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus37> is never used.
WARNING:Xst:647 - Input <gpbus36> is never used.
WARNING:Xst:1220 - Output <gpbus35> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus34> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus33> is never used.
WARNING:Xst:1220 - Output <gpbus32> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus31> is never used.
WARNING:Xst:1220 - Output <gpbus30> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <lpf_tsg1<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg1> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg2> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg3> is assigned but never used.
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  11-bit register                  : 3
  1-bit register                   : 11

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 94
# I/Os                             : 53

=========================================================================
CPU : 2.59 / 2.64 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @6733.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc
C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf -p XC9500XV
master_cpld.ngc master_cpld.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/master_cpld.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file
"C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N116' has no load
WARNING:NgdBuild:454 - logical net 'N115' has no load
WARNING:NgdBuild:454 - logical net 'N127' has no load
WARNING:NgdBuild:454 - logical net 'N126' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N102' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N183' has no load
WARNING:NgdBuild:454 - logical net 'N186' has no load
WARNING:NgdBuild:454 - logical net 'N189' has no load
WARNING:NgdBuild:454 - logical net 'N192' has no load
WARNING:NgdBuild:454 - logical net 'N195' has no load
WARNING:NgdBuild:454 - logical net 'N198' has no load
WARNING:NgdBuild:454 - logical net 'N201' has no load
WARNING:NgdBuild:454 - logical net 'N204' has no load
WARNING:NgdBuild:454 - logical net 'N207' has no load
WARNING:NgdBuild:454 - logical net 'N210' has no load
WARNING:NgdBuild:454 - logical net 'N213' has no load
WARNING:NgdBuild:454 - logical net 'N216' has no load
WARNING:NgdBuild:454 - logical net 'N219' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "master_cpld.ngd" ...

Writing NGDBUILD log file "master_cpld.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp master_cpld.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mreset'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus37'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus36'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus33'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus31'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus27'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus26'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus23'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus21'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus17'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus16'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus13'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus11'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1217 - Design 'master_cpld' has no inputs.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 36 equations into 8 function blocks

Power/Slew optimization
Design master_cpld has been optimized and fit into device XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp master_cpld.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Starting: 'hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd Line 189. Undefined symbo
l 'lpf_compare'.
ERROR:HDLParsers:1209 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd Line 196. lpf_compare: Un
defined symbol (last report in this block)
ERROR:HDLParsers:162 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd Line 199. Read symbol ';',
 expecting THEN.
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd Line 202. = has two possi
ble definitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
CPU : 0.11 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd Line 196. = has two possi
ble definitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd Line 202. = has two possi
ble definitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
CPU : 0.11 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 162. = has two possible d
efinitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 168. = has two possible d
efinitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
CPU : 0.16 / 0.27 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 164. = has two possible d
efinitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
ERROR:HDLParsers:3292 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 162. = has two possible d
efinitions in this scope.  For example, parameter 2 (string value) can be: std_logic_vector, signed, or unsigned
CPU : 0.11 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.05 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 159). The following signals ar
e missing in the process sensitivity list:
   lpf_tsg1.
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <lpf_lsb>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd.
WARNING:Xst:646 - Signal <lpf_ok> is assigned but never used.
WARNING:Xst:646 - Signal <sm_ok> is assigned but never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <gpbus17> is never used.
WARNING:Xst:647 - Input <gpbus16> is never used.
WARNING:Xst:1220 - Output <gpbus15> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus14> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus13> is never used.
WARNING:Xst:1220 - Output <gpbus12> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus11> is never used.
WARNING:Xst:1220 - Output <gpbus10> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus27> is never used.
WARNING:Xst:647 - Input <gpbus26> is never used.
WARNING:Xst:1220 - Output <gpbus25> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus23> is never used.
WARNING:Xst:1220 - Output <gpbus22> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus21> is never used.
WARNING:Xst:1220 - Output <gpbus20> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus37> is never used.
WARNING:Xst:647 - Input <gpbus36> is never used.
WARNING:Xst:1220 - Output <gpbus35> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus34> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus33> is never used.
WARNING:Xst:1220 - Output <gpbus32> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus31> is never used.
WARNING:Xst:1220 - Output <gpbus30> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <lpf_tsg1<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg1> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg2> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg3> is assigned but never used.
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  11-bit register                  : 3
  1-bit register                   : 11

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 94
# I/Os                             : 53

=========================================================================
CPU : 2.69 / 2.80 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @8134.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc
C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf -p XC9500XV
master_cpld.ngc master_cpld.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/master_cpld.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file
"C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N116' has no load
WARNING:NgdBuild:454 - logical net 'N115' has no load
WARNING:NgdBuild:454 - logical net 'N127' has no load
WARNING:NgdBuild:454 - logical net 'N126' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N102' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N183' has no load
WARNING:NgdBuild:454 - logical net 'N186' has no load
WARNING:NgdBuild:454 - logical net 'N189' has no load
WARNING:NgdBuild:454 - logical net 'N192' has no load
WARNING:NgdBuild:454 - logical net 'N195' has no load
WARNING:NgdBuild:454 - logical net 'N198' has no load
WARNING:NgdBuild:454 - logical net 'N201' has no load
WARNING:NgdBuild:454 - logical net 'N204' has no load
WARNING:NgdBuild:454 - logical net 'N207' has no load
WARNING:NgdBuild:454 - logical net 'N210' has no load
WARNING:NgdBuild:454 - logical net 'N213' has no load
WARNING:NgdBuild:454 - logical net 'N216' has no load
WARNING:NgdBuild:454 - logical net 'N219' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "master_cpld.ngd" ...

Writing NGDBUILD log file "master_cpld.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp master_cpld.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mreset'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus37'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus36'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus33'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus31'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus27'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus26'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus23'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus21'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus17'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus16'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus13'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus11'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1217 - Design 'master_cpld' has no inputs.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 36 equations into 8 function blocks

Power/Slew optimization
Design master_cpld has been optimized and fit into device XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp master_cpld.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Starting: 'hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
ERROR:HDLParsers:163 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 133. Unexpected symbol rea
d: ')'.
CPU : 0.16 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 113). Unconnected output port 
'lpf_ok' of component 'serial_interface'.
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 113). Unconnected output port 
'sm_ok' of component 'serial_interface'.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 159). The following signals ar
e missing in the process sensitivity list:
   lpf_tsg1.
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <lpf_lsb>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <f14835>.
WARNING:Xst:737 - Found 1-bit latch for signal <ic1_ref>.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <gpbus17> is never used.
WARNING:Xst:647 - Input <gpbus16> is never used.
WARNING:Xst:1220 - Output <gpbus15> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus14> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus13> is never used.
WARNING:Xst:1220 - Output <gpbus12> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus11> is never used.
WARNING:Xst:1220 - Output <gpbus10> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus27> is never used.
WARNING:Xst:647 - Input <gpbus26> is never used.
WARNING:Xst:1220 - Output <gpbus25> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus23> is never used.
WARNING:Xst:1220 - Output <gpbus22> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus21> is never used.
WARNING:Xst:1220 - Output <gpbus20> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus37> is never used.
WARNING:Xst:647 - Input <gpbus36> is never used.
WARNING:Xst:1220 - Output <gpbus35> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus34> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus33> is never used.
WARNING:Xst:1220 - Output <gpbus32> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus31> is never used.
WARNING:Xst:1220 - Output <gpbus30> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <lpf_tsg2<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg1> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg2> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg3> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  11-bit register                  : 3
  1-bit register                   : 11
# Latches                          : 2
  1-bit latch                      : 2

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 110
# I/Os                             : 53

=========================================================================
CPU : 2.58 / 2.69 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @7435.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc
C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf -p XC9500XV
master_cpld.ngc master_cpld.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/master_cpld.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file
"C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N173' has no load
WARNING:NgdBuild:454 - logical net 'N172' has no load
WARNING:NgdBuild:454 - logical net 'N184' has no load
WARNING:NgdBuild:454 - logical net 'N183' has no load
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N168' has no load
WARNING:NgdBuild:454 - logical net 'N169' has no load
WARNING:NgdBuild:454 - logical net 'N199' has no load
WARNING:NgdBuild:454 - logical net 'N202' has no load
WARNING:NgdBuild:454 - logical net 'N205' has no load
WARNING:NgdBuild:454 - logical net 'N208' has no load
WARNING:NgdBuild:454 - logical net 'N211' has no load
WARNING:NgdBuild:454 - logical net 'N214' has no load
WARNING:NgdBuild:454 - logical net 'N217' has no load
WARNING:NgdBuild:454 - logical net 'N220' has no load
WARNING:NgdBuild:454 - logical net 'N223' has no load
WARNING:NgdBuild:454 - logical net 'N226' has no load
WARNING:NgdBuild:454 - logical net 'N229' has no load
WARNING:NgdBuild:454 - logical net 'N232' has no load
WARNING:NgdBuild:454 - logical net 'N235' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Writing NGD file "master_cpld.ngd" ...

Writing NGDBUILD log file "master_cpld.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp master_cpld.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'mreset'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus37'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus36'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus33'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus31'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus27'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus26'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus23'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus21'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus17'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus16'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus13'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus11'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization...
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 47 equations into 8 function blocks.......

Power/Slew optimization
Design master_cpld has been optimized and fit into device XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp master_cpld.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Starting: 'hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
ERROR:HDLParsers:162 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 160. Read symbol ELSE, exp
ecting ',' or ';'.
ERROR:HDLParsers:162 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 164. Read symbol ELSE, exp
ecting ',' or ';'.
CPU : 0.17 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
ERROR:HDLParsers:162 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd Line 163. Read symbol ELSE, exp
ecting ',' or ';'.
CPU : 0.11 / 0.22 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 113). Unconnected output port 
'lpf_ok' of component 'serial_interface'.
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 113). Unconnected output port 
'sm_ok' of component 'serial_interface'.
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <lpf_lsb>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <gpbus17> is never used.
WARNING:Xst:647 - Input <gpbus16> is never used.
WARNING:Xst:1220 - Output <gpbus15> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus14> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus13> is never used.
WARNING:Xst:1220 - Output <gpbus12> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus11> is never used.
WARNING:Xst:1220 - Output <gpbus10> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus27> is never used.
WARNING:Xst:647 - Input <gpbus26> is never used.
WARNING:Xst:1220 - Output <gpbus25> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus23> is never used.
WARNING:Xst:1220 - Output <gpbus22> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus21> is never used.
WARNING:Xst:1220 - Output <gpbus20> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus37> is never used.
WARNING:Xst:647 - Input <gpbus36> is never used.
WARNING:Xst:1220 - Output <gpbus35> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus34> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus33> is never used.
WARNING:Xst:1220 - Output <gpbus32> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus31> is never used.
WARNING:Xst:1220 - Output <gpbus30> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <lpf_tsg2<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg1> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg2> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg3> is assigned but never used.
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  11-bit register                  : 3
  1-bit register                   : 11

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 106
# I/Os                             : 53

=========================================================================
CPU : 2.97 / 3.08 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Starting: 'exewrap @7636.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc
C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf -p XC9500XV
master_cpld.ngc master_cpld.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/master_cpld.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file
"C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N171' has no load
WARNING:NgdBuild:454 - logical net 'N170' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N195' has no load
WARNING:NgdBuild:454 - logical net 'N198' has no load
WARNING:NgdBuild:454 - logical net 'N201' has no load
WARNING:NgdBuild:454 - logical net 'N204' has no load
WARNING:NgdBuild:454 - logical net 'N207' has no load
WARNING:NgdBuild:454 - logical net 'N210' has no load
WARNING:NgdBuild:454 - logical net 'N213' has no load
WARNING:NgdBuild:454 - logical net 'N216' has no load
WARNING:NgdBuild:454 - logical net 'N219' has no load
WARNING:NgdBuild:454 - logical net 'N222' has no load
WARNING:NgdBuild:454 - logical net 'N225' has no load
WARNING:NgdBuild:454 - logical net 'N228' has no load
WARNING:NgdBuild:454 - logical net 'N231' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  21

Writing NGD file "master_cpld.ngd" ...

Writing NGDBUILD log file "master_cpld.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp master_cpld.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'mreset'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus37'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus36'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus33'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus31'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus27'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus26'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus23'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus21'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus17'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus16'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus13'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus11'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization...
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 45 equations into 8 function blocks......

Power/Slew optimization
Design master_cpld has been optimized and fit into device XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp master_cpld.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Starting: 'hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @master_cpld.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Scanning    c:/pt-trilevel/xilinx/ic6/hw_debug/sif/master_cpld.vhd
Writing master_cpld.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__master_cpld_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn master_cpld.xst -ofn master_cpld.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : master_cpld.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : master_cpld
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : master_cpld
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd in Library work.
Entity <master_cpld> (Architecture <behavioral>) compiled.

Analyzing Entity <master_cpld> (Architecture <behavioral>).
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 115). Unconnected output port 
'lpf_ok' of component 'serial_interface'.
WARNING:Xst:753 - C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd (Line 115). Unconnected output port 
'sm_ok' of component 'serial_interface'.
Entity <master_cpld> analyzed. Unit <master_cpld> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../serial_interface.vhd.
    Found 11-bit register for signal <lpf_tsg1>.
    Found 1-bit register for signal <sm_tsg1>.
    Found 11-bit register for signal <lpf_tsg2>.
    Found 1-bit register for signal <sm_tsg2>.
    Found 11-bit register for signal <lpf_tsg3>.
    Found 1-bit register for signal <sm_tsg3>.
    Found 4-bit register for signal <buf_ptr>.
    Found 1-bit register for signal <lpf_lsb>.
    Found 2-bit register for signal <output_id>.
    Found 1-bit register for signal <scan_method>.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1220 - Output <lpf_ok> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <sm_ok> is never assigned. Tied to value 0.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <master_cpld>.
    Related source file is C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/../master_cpld.vhd.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:647 - Input <gpbus17> is never used.
WARNING:Xst:647 - Input <gpbus16> is never used.
WARNING:Xst:1220 - Output <gpbus15> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus14> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus13> is never used.
WARNING:Xst:1220 - Output <gpbus12> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus11> is never used.
WARNING:Xst:1220 - Output <gpbus10> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus27> is never used.
WARNING:Xst:647 - Input <gpbus26> is never used.
WARNING:Xst:1220 - Output <gpbus25> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus24> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus23> is never used.
WARNING:Xst:1220 - Output <gpbus22> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus21> is never used.
WARNING:Xst:1220 - Output <gpbus20> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus37> is never used.
WARNING:Xst:647 - Input <gpbus36> is never used.
WARNING:Xst:1220 - Output <gpbus35> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus34> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus33> is never used.
WARNING:Xst:1220 - Output <gpbus32> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus31> is never used.
WARNING:Xst:1220 - Output <gpbus30> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <lpf_tsg1<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg1<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg2<0>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<10>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<9>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<8>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<7>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<6>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<5>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<4>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<3>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<2>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<1>> is assigned but never used.
WARNING:Xst:646 - Signal <lpf_tsg3<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg1> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg2> is assigned but never used.
WARNING:Xst:646 - Signal <sm_tsg3> is assigned but never used.
Unit <master_cpld> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 14
  11-bit register                  : 3
  1-bit register                   : 11

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...
	lpf_tsg3_9 and lpf_tsg3_7 are equivalent: (lpf_tsg3_7) is removed.
	lpf_tsg3_9 and lpf_tsg3_3 are equivalent: (lpf_tsg3_3) is removed.
	lpf_tsg3_9 and lpf_tsg3_0 are equivalent: (lpf_tsg3_0) is removed.
	lpf_tsg2_9 and lpf_tsg2_7 are equivalent: (lpf_tsg2_7) is removed.
	lpf_tsg2_9 and lpf_tsg2_3 are equivalent: (lpf_tsg2_3) is removed.
	lpf_tsg2_9 and lpf_tsg2_0 are equivalent: (lpf_tsg2_0) is removed.
	lpf_tsg1_9 and lpf_tsg1_7 are equivalent: (lpf_tsg1_7) is removed.
	lpf_tsg1_9 and lpf_tsg1_3 are equivalent: (lpf_tsg1_3) is removed.
	lpf_tsg1_9 and lpf_tsg1_0 are equivalent: (lpf_tsg1_0) is removed.

Optimizing unit <master_cpld> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : master_cpld
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Design Statistics
# Edif Instances                   : 94
# I/Os                             : 53

=========================================================================
CPU : 2.64 / 2.69 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @5537.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp master_cpld ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc
C:\PT-Trilevel\xilinx\IC6\v1\master_cpld\master_cpld.ucf -p XC9500XV
master_cpld.ngc master_cpld.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC6/hw_debug/sif/master_cpld/master_cpld.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file
"C:/PT-Trilevel/xilinx/IC6/v1/master_cpld/master_cpld.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N99' has no load
WARNING:NgdBuild:454 - logical net 'N109' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N112' has no load
WARNING:NgdBuild:454 - logical net 'N120' has no load
WARNING:NgdBuild:454 - logical net 'N119' has no load
WARNING:NgdBuild:454 - logical net 'N131' has no load
WARNING:NgdBuild:454 - logical net 'N130' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N187' has no load
WARNING:NgdBuild:454 - logical net 'N190' has no load
WARNING:NgdBuild:454 - logical net 'N193' has no load
WARNING:NgdBuild:454 - logical net 'N196' has no load
WARNING:NgdBuild:454 - logical net 'N199' has no load
WARNING:NgdBuild:454 - logical net 'N202' has no load
WARNING:NgdBuild:454 - logical net 'N205' has no load
WARNING:NgdBuild:454 - logical net 'N208' has no load
WARNING:NgdBuild:454 - logical net 'N211' has no load
WARNING:NgdBuild:454 - logical net 'N214' has no load
WARNING:NgdBuild:454 - logical net 'N217' has no load
WARNING:NgdBuild:454 - logical net 'N220' has no load
WARNING:NgdBuild:454 - logical net 'N223' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "master_cpld.ngd" ...

Writing NGDBUILD log file "master_cpld.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp master_cpld.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'mreset'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus37'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus36'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus33'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus31'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus27'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus26'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus23'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus21'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus17'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus16'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus13'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus11'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 40 equations into 8 function blocks...

Power/Slew optimization
Design master_cpld has been optimized and fit into device XC95144XV-5-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp master_cpld.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Starting: 'hprep6 -i master_cpld -r int -a -l master_cpld.log -n master_cpld '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

