============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Dec 15 2023  06:57:43 pm
  Module:                 cv32e40s_dual_core
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                           Instance                                                  Module                        Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40s_dual_core                                                                                                      29351  97142.022 43445.210   140587.232 
  core_cmp_i_cs_registers_i_basic_mode_csrs.mcause_csr_i       cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          29     43.776    39.057       82.833 
  core_cmp_i_cs_registers_i_basic_mode_csrs.mie_csr_i          cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          44     69.084    60.059      129.143 
  core_cmp_i_cs_registers_i_basic_mode_csrs.mtvec_csr_i        cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE1_          62     96.102    84.367      180.469 
  core_cmp_i_cs_registers_i_gen_debug_csr.dcsr_csr_i           cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE10          24     35.568    33.868       69.436 
  core_cmp_i_cs_registers_i_jvt_csr_i                          cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          62     96.102    84.367      180.469 
  core_cmp_i_cs_registers_i_mepc_csr_i                         cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          72    113.886    98.736      212.622 
  core_cmp_i_cs_registers_i_mscratch_csr_i                     cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          75    116.964   102.062      219.026 
  core_cmp_i_cs_registers_i_mstateen0_csr_i                    cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_           2      3.078     2.585        5.663 
  core_cmp_i_cs_registers_i_mstatus_csr_i                      cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE61          14     22.572    19.519       42.091 
  core_cmp_i_cs_registers_i_privlvl_user.priv_lvl_i            cv32e40s_csr_LIB0_WIDTH2_SHADOWCOPY1_RESETVALUE3_M           5      7.524     6.272       13.796 
  core_cmp_i_cs_registers_i_xsecure.cpuctrl_csr_i              cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE25          21     32.832    28.376       61.208 
  core_cmp_i_ex_stage_i_alu_i_ff_one_i                         cv32e40s_ff_one                                             52     85.158    50.347      135.505 
  core_cmp_i_gen_basic_interrupt.int_controller_i              cv32e40s_int_controller                                     79    211.698    53.007      264.705 
  core_cmp_i_id_stage_i_decoder_i_i_decoder_i                  cv32e40s_i_decoder_CLIC0                                   168    251.370   159.896      411.266 
  core_cmp_i_if_stage_i_gen_dummy_instr.dummy_instr_i          cv32e40s_dummy_instr                                        56    126.882    59.469      186.351 
  core_cmp_i_register_file_wrapper_i_genblk2.register_file_ecc cv32e40s_register_file_ecc_REGFILE_NUM_READ_PORTS2         190    462.384   150.451      612.835 
  core_cmp_i_sleep_unit_i                                      cv32e40s_sleep_unit_LIB0                                     6     19.152     3.326       22.478 
  cs_registers_i_basic_mode_csrs.mcause_csr_i                  cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          29     43.776    39.057       82.833 
  cs_registers_i_basic_mode_csrs.mie_csr_i                     cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          44     69.084    60.059      129.143 
  cs_registers_i_basic_mode_csrs.mtvec_csr_i                   cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE1_          62     96.102    84.367      180.469 
  cs_registers_i_gen_debug_csr.dcsr_csr_i                      cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE10          24     35.568    33.868       69.436 
  cs_registers_i_jvt_csr_i                                     cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          62     96.102    84.367      180.469 
  cs_registers_i_mepc_csr_i                                    cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          72    113.886    98.736      212.622 
  cs_registers_i_mscratch_csr_i                                cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_          75    116.964   102.062      219.026 
  cs_registers_i_mstateen0_csr_i                               cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE0_           2      3.078     2.585        5.663 
  cs_registers_i_mstatus_csr_i                                 cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE61          14     22.572    19.519       42.091 
  cs_registers_i_privlvl_user.priv_lvl_i                       cv32e40s_csr_LIB0_WIDTH2_SHADOWCOPY1_RESETVALUE3_M           5      7.524     6.272       13.796 
  cs_registers_i_xsecure.cpuctrl_csr_i                         cv32e40s_csr_LIB0_WIDTH32_SHADOWCOPY1_RESETVALUE25          21     32.832    28.376       61.208 
  ex_stage_i_alu_i_ff_one_i                                    cv32e40s_ff_one_6850                                        52     85.158    50.347      135.505 
  id_stage_i_decoder_i_i_decoder_i                             cv32e40s_i_decoder_CLIC0_3572                              167    252.054   158.433      410.487 
  if_stage_i_gen_dummy_instr.dummy_instr_i                     cv32e40s_dummy_instr_3569                                   56    126.882    59.469      186.351 
  register_file_wrapper_i_genblk2.register_file_ecc            cv32e40s_register_file_ecc_REGFILE_NUM_READ_PORTS2         190    462.384   150.451      612.835 
  sleep_unit_i                                                 cv32e40s_sleep_unit_LIB0_6852                                7     21.204     4.067       25.271 
