\section{Design Unit List}
Here is a list of all design unit members with links to the Entities they belong to\-:\begin{DoxyCompactList}
\item\contentsline{section}{entity \hyperlink{classADC__buffer}{A\-D\-C\-\_\-buffer} \\*This component buffers samples when buff\-\_\-write goes from low to high, until the buffer is full. When this happens Buffer full is driven high for one clock cycle. The softcore will the read the values from the buffer by changing the address. The buffer will then instantly output the value on this address on the buffout port }{\pageref{classADC__buffer}}{}
\item\contentsline{section}{entity \hyperlink{classADC__TOP}{A\-D\-C\-\_\-\-T\-O\-P} \\*Use of standard logic arguments }{\pageref{classADC__TOP}}{}
\item\contentsline{section}{architecture \hyperlink{classdummyapb_1_1APB__interface}{A\-P\-B\-\_\-interface} \\*Architecture of the Dummy\-\_\-apb }{\pageref{classdummyapb_1_1APB__interface}}{}
\item\contentsline{section}{entity \hyperlink{classBCD__block}{B\-C\-D\-\_\-block} \\*This module is used in the conversion of binary to binary coded decimals }{\pageref{classBCD__block}}{}
\item\contentsline{section}{entity \hyperlink{classbin2bcd}{bin2bcd} \\*This component calculates the binary coded decimal equivalent of a binary number. This module is not completely generic yet but it is verified to work at the size used in the implementation. For updates check \href{https://github.com/Jaxc/bin2bcd}{\tt https\-://github.\-com/\-Jaxc/bin2bcd} }{\pageref{classbin2bcd}}{}
\item\contentsline{section}{entity \hyperlink{classbounce__filter}{bounce\-\_\-filter} \\*This component stabilized signals by waiting until a signal have been high or low for a set about of time }{\pageref{classbounce__filter}}{}
\item\contentsline{section}{architecture \hyperlink{classADC__buffer_1_1Buffer__ADC}{Buffer\-\_\-\-A\-D\-C} \\*Architecture of the A\-D\-C buffer }{\pageref{classADC__buffer_1_1Buffer__ADC}}{}
\item\contentsline{section}{architecture \hyperlink{classDAC__buffer_1_1Buffer__dac}{Buffer\-\_\-dac} \\*Architecture of the D\-A\-C buffer }{\pageref{classDAC__buffer_1_1Buffer__dac}}{}
\item\contentsline{section}{entity \hyperlink{classbutton__and__hex__wrapper}{button\-\_\-and\-\_\-hex\-\_\-wrapper} \\*This component gathers all the sub-\/modules needed for H\-I\-D. It also supplies an interface to the A\-P\-B bus }{\pageref{classbutton__and__hex__wrapper}}{}
\item\contentsline{section}{entity \hyperlink{classbutton__control}{button\-\_\-control} }{\pageref{classbutton__control}}{}
\item\contentsline{section}{architecture \hyperlink{classclk__divide_1_1clk__div__DAC}{clk\-\_\-div\-\_\-\-D\-A\-C} \\*Architecture of the clk\-\_\-divider }{\pageref{classclk__divide_1_1clk__div__DAC}}{}
\item\contentsline{section}{architecture \hyperlink{classclk__div__seven__seg_1_1clk__div__seven}{clk\-\_\-div\-\_\-seven} \\*Architecture of the \hyperlink{classclk__div__seven__seg}{clk\-\_\-div\-\_\-seven\-\_\-seg} }{\pageref{classclk__div__seven__seg_1_1clk__div__seven}}{}
\item\contentsline{section}{entity \hyperlink{classclk__div__seven__seg}{clk\-\_\-div\-\_\-seven\-\_\-seg} \\*This component takes the system clock divides it for Seven segment displays. This is done by implementing counters }{\pageref{classclk__div__seven__seg}}{}
\item\contentsline{section}{entity \hyperlink{classclk__divide}{clk\-\_\-divide} \\*This component takes the system clock divides it for A\-D\-C/\-D\-A\-C components using lower clocks. This is done by implementing counters. When a certain counter reached a set number it will change the output and reset the counter }{\pageref{classclk__divide}}{}
\item\contentsline{section}{architecture \hyperlink{classbutton__control_1_1control__button}{control\-\_\-button} \\*Architecture of the \hyperlink{classbutton__control}{button\-\_\-control} }{\pageref{classbutton__control_1_1control__button}}{}
\item\contentsline{section}{architecture \hyperlink{classbin2bcd_1_1converter}{converter} \\*Bin2\-B\-C\-D  component is a generic binary to binary coded decimal. It does this by using the \hyperlink{classBCD__block}{B\-C\-D\-\_\-block} according to the method used in \href{http://www.johnloomis.org/ece314/notes/devices/binary_to_BCD/bin_to_bcd.html}{\tt http\-://www.\-johnloomis.\-org/ece314/notes/devices/binary\-\_\-to\-\_\-\-B\-C\-D/bin\-\_\-to\-\_\-bcd.\-html}. This module is not completely generic yet but it is verified to work at the size used in the implementation. For updates check \href{https://github.com/Jaxc/bin2bcd}{\tt https\-://github.\-com/\-Jaxc/bin2bcd} }{\pageref{classbin2bcd_1_1converter}}{}
\item\contentsline{section}{entity \hyperlink{classDAC__buffer}{D\-A\-C\-\_\-buffer} \\*This component buffers samples from the softcore at the current address when buffwrite is high. The buffer will then output the values on when the buff\-Read goes from low to high }{\pageref{classDAC__buffer}}{}
\item\contentsline{section}{entity \hyperlink{classDAC__SPI}{D\-A\-C\-\_\-\-S\-P\-I} \\*The D\-A\-C \hyperlink{classDAC__SPI_1_1SPI}{S\-P\-I} interface converts parallel data from the data port and transforms it to a \hyperlink{classDAC__SPI_1_1SPI}{S\-P\-I} to be sent to the external D\-A\-C chip on the din port. The module also adds flag bits to this signal, as well as a chip select signal called n\-\_\-sync. The interface listens to the sample clock and only transmits a new message when this clock goes from low to high }{\pageref{classDAC__SPI}}{}
\item\contentsline{section}{entity \hyperlink{classdac__Top}{dac\-\_\-\-Top} \\*This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy }{\pageref{classdac__Top}}{}
\item\contentsline{section}{entity \hyperlink{classdigitalfilter}{digitalfilter} \\*This module implements a digital F\-I\-R filter. When the start port goes from low to high the filter will shift a storage vector and sample the current input value. The filter than multiplies and accumulates once every clock cycle until the calculations are done. When this happened the calculated value is outputted and the finished port will be set }{\pageref{classdigitalfilter}}{}
\item\contentsline{section}{architecture \hyperlink{classRGB__diode__controller_1_1diode}{diode} \\*Architecture of the R\-G\-B\-\_\-diode }{\pageref{classRGB__diode__controller_1_1diode}}{}
\item\contentsline{section}{entity \hyperlink{classdummyapb}{dummyapb} \\*This component gathers all the sub-\/modules needed for communication with A\-D\-C and D\-A\-C. It also supplies an interface to the A\-P\-B bus }{\pageref{classdummyapb}}{}
\item\contentsline{section}{architecture \hyperlink{classbounce__filter_1_1filter__bounce}{filter\-\_\-bounce} \\*Architecture of the \hyperlink{classbounce__filter}{bounce\-\_\-filter} }{\pageref{classbounce__filter_1_1filter__bounce}}{}
\item\contentsline{section}{architecture \hyperlink{classdigitalfilter_1_1FIR__filter}{F\-I\-R\-\_\-filter} \\*Digitalfilter }{\pageref{classdigitalfilter_1_1FIR__filter}}{}
\item\contentsline{section}{architecture \hyperlink{classbutton__and__hex__wrapper_1_1HID__wrapper}{H\-I\-D\-\_\-wrapper} \\*Architecture of the Dummy\-\_\-apb }{\pageref{classbutton__and__hex__wrapper_1_1HID__wrapper}}{}
\item\contentsline{section}{architecture \hyperlink{classBCD__block_1_1LUT}{L\-U\-T} \\*Architecture of the \hyperlink{classBCD__block}{B\-C\-D\-\_\-block} }{\pageref{classBCD__block_1_1LUT}}{}
\item\contentsline{section}{entity \hyperlink{classRGB__diode__controller}{R\-G\-B\-\_\-diode\-\_\-controller} \\*The R\-G\-B\-\_\-control controls on of the onboard diodes. Depending on the input of the is\-\_\-working the diode will either be green or red }{\pageref{classRGB__diode__controller}}{}
\item\contentsline{section}{architecture \hyperlink{classseven__seg__control_1_1seven__crtl}{seven\-\_\-crtl} \\*Architecture of the \hyperlink{classseven__seg__control}{seven\-\_\-seg\-\_\-control} }{\pageref{classseven__seg__control_1_1seven__crtl}}{}
\item\contentsline{section}{entity \hyperlink{classseven__seg__control}{seven\-\_\-seg\-\_\-control} \\*The seven segment display takes two 8 bit integers in and outputs these on an 8 digit seven segment display }{\pageref{classseven__seg__control}}{}
\item\contentsline{section}{architecture \hyperlink{classDAC__SPI_1_1SPI}{S\-P\-I} \\*Architecture of the \hyperlink{classDAC__SPI}{D\-A\-C\-\_\-\-S\-P\-I} }{\pageref{classDAC__SPI_1_1SPI}}{}
\item\contentsline{section}{architecture \hyperlink{classADC__TOP_1_1TOP__ADC}{T\-O\-P\-\_\-\-A\-D\-C} \\*\hyperlink{classADC__TOP}{A\-D\-C\-\_\-\-T\-O\-P} }{\pageref{classADC__TOP_1_1TOP__ADC}}{}
\item\contentsline{section}{architecture \hyperlink{classdac__Top_1_1TOP__DAC}{T\-O\-P\-\_\-\-D\-A\-C} \\*Architecture of the D\-A\-C\-T\-O\-P }{\pageref{classdac__Top_1_1TOP__DAC}}{}
\end{DoxyCompactList}
