// Seed: 1181885573
module module_0 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd27,
    parameter id_9 = 32'd4
) (
    input tri id_0
    , id_8,
    input tri1 _id_1,
    input tri0 _id_2,
    input wand id_3,
    input tri0 id_4
    , _id_9,
    output supply0 id_5,
    output tri0 id_6
);
  parameter id_10 = 1;
  logic [id_9  ?  id_2 : id_1 : 1] id_11;
  wire id_12, id_13;
  assign module_1.id_0 = 0;
  assign id_11 = -1'b0 == -1 / id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd58
) (
    input  tri  id_0,
    output tri  id_1,
    input  tri0 id_2,
    output wor  id_3
);
  always_latch #1;
  localparam id_5 = 1;
  assign id_3 = -1'b0;
  wire [id_5 : ""] id_6;
  assign id_1 = id_0;
  nor primCall (id_3, id_6, id_2, id_0);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_0,
      id_3,
      id_3
  );
endmodule
