$ 1 0.000005 10.20027730826997 50 5 43 5e-11
. CMOS_NOT_Gate 0 3 1 2 !IN 2 0 3 IN 1 0 2 NMosfetElm\s1\s0\s2\rPMosfetElm\s1\s2\s3\rRailElm\s3 32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
. CMOS\sXOR\sGate 0 2 2 3 A 1 0 2 B 9 1 2 XOR 3 0 3 MosfetElm\s1\s2\s3\rMosfetElm\s4\s5\s3\rMosfetElm\s1\s6\s7\rMosfetElm\s4\s8\s7\rMosfetElm\s9\s3\s8\rMosfetElm\s10\s3\s6\rMosfetElm\s10\s0\s5\rMosfetElm\s9\s0\s2\rRailElm\s7\rCustomCompositeElm\s10\s9\rCustomCompositeElm\s4\s1 32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
. CMOS\sAND\sGate 0 2 2 3 A 1 0 2 AND 5 0 3 B 2 1 2 RailElm\s4\rMosfetElm\s1\s3\s4\rMosfetElm\s2\s3\s4\rMosfetElm\s2\s6\s3\rMosfetElm\s1\s0\s6\rCustomCompositeElm\s5\s3 0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
. CMOS\sNOT\sGate 0 2 1 2 IN 1 0 2 NOT 2 0 3 MosfetElm\s1\s0\s2\rMosfetElm\s1\s2\s3\rRailElm\s3 32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5
. CMOS\sOR\sGate 0 2 2 3 A 1 0 2 B 2 1 2 OR 4 0 3 RailElm\s3\rMosfetElm\s2\s5\s3\rMosfetElm\s1\s6\s5\rMosfetElm\s1\s0\s6\rMosfetElm\s2\s0\s6\rCustomCompositeElm\s6\s4 0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
. CMOS\sFull\sCarry\sw/\sAdder 0 3 2 5 A 1 0 2 B 2 1 2 CI 13 1 0 CO 34 1 1 SUM 14 0 3 CustomCompositeElm\s1\s2\s3\rCustomCompositeElm\s3\s13\s14\rCustomCompositeElm\s13\s24\s3\rCustomCompositeElm\s1\s29\s2\rCustomCompositeElm\s24\s29\s34 1\\sCMOS\\\\sXOR\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sXOR\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sAND\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sAND\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s1\\\\sCMOS_NOT_Gate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5\s1\\sCMOS\\\\sOR\\\\sGate\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\\s33\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s32\\\\s1.5\\\\s0.02\\s1\\\\sCMOS\\\\\\\\sNOT\\\\\\\\sGate\\\\s32\\\\\\\\s1.5\\\\\\\\s0.02\\\\s33\\\\\\\\s1.5\\\\\\\\s0.02\\\\s0\\\\\\\\s0\\\\\\\\s40\\\\\\\\s5\\\\\\\\s0\\\\\\\\s0\\\\\\\\s0.5
410 544 304 560 304 1 CMOS\sFull\sCarry\sw/\sAdder 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sOR\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
410 544 400 560 400 1 CMOS\sFull\sCarry\sw/\sAdder 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sOR\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
410 544 496 560 496 1 CMOS\sFull\sCarry\sw/\sAdder 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sOR\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
410 544 592 560 592 1 CMOS\sFull\sCarry\sw/\sAdder 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sXOR\\sGate\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sAND\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS_NOT_Gate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5 1\sCMOS\\sOR\\sGate\s0\\s0\\s40\\s5\\s0\\s0\\s0.5\s33\\s1.5\\s0.02\s33\\s1.5\\s0.02\s32\\s1.5\\s0.02\s32\\s1.5\\s0.02\s1\\sCMOS\\\\sNOT\\\\sGate\\s32\\\\s1.5\\\\s0.02\\s33\\\\s1.5\\\\s0.02\\s0\\\\s0\\\\s40\\\\s5\\\\s0\\\\s0\\\\s0.5
w 672 304 848 304 0
w 672 400 816 400 0
w 816 400 816 272 0
w 672 496 784 496 0
w 784 496 784 272 0
w 672 592 752 592 0
w 752 592 752 272 0
162 752 272 752 224 2 default-led 1 0 0 0.01
162 784 272 784 224 2 default-led 1 0 0 0.01
162 816 272 816 224 2 default-led 1 0 0 0.01
162 848 272 848 224 2 default-led 1 0 0 0.01
g 848 224 848 208 0 0
g 816 224 816 208 0 0
g 784 224 784 208 0 0
g 752 224 752 208 0 0
g 608 272 608 256 0 0
L 432 256 432 224 0 1 false 5 0
L 464 256 464 224 0 1 false 5 0
L 528 256 528 224 0 1 false 5 0
L 496 256 496 224 0 1 false 5 0
L 336 256 336 224 0 0 false 5 0
L 368 256 368 224 0 0 false 5 0
L 304 256 304 224 0 0 false 5 0
L 272 256 272 224 0 0 false 5 0
w 368 256 368 304 0
w 368 304 544 304 0
w 544 400 336 400 0
w 336 400 336 256 0
w 304 256 304 496 0
w 304 496 544 496 0
w 544 592 272 592 0
w 272 592 272 256 0
w 528 256 528 336 0
w 528 336 544 336 0
w 544 432 496 432 0
w 496 432 496 256 0
w 464 256 464 528 0
w 464 528 544 528 0
w 544 624 432 624 0
w 432 624 432 256 0
w 608 656 688 656 0
w 688 656 688 272 0
g 688 224 688 208 0 0
162 688 272 688 224 2 default-led 0 1 1 0.01
x 471 194 487 197 4 24 A
x 311 197 327 200 4 24 B
w 848 304 848 272 0
