****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Tue Jun 16 02:02:11 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     23
Critical Path Length:              7.09
Critical Path Slack:               0.00
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.82
Critical Path Slack:               3.08
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.17
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     40
Critical Path Length:              4.65
Critical Path Slack:              -0.17
Critical Path Clk Period:          4.80
Total Negative Slack:             -6.77
No. of Violating Paths:              96
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.57
Critical Path Slack:               0.01
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     23
Critical Path Length:              7.09
Critical Path Slack:               0.00
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.82
Critical Path Slack:               3.08
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.17
Critical Path Slack:              -0.00
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     40
Critical Path Length:              4.65
Critical Path Slack:              -0.17
Critical Path Clk Period:          4.80
Total Negative Slack:             -6.77
No. of Violating Paths:              96
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.57
Critical Path Slack:               0.01
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SD_DDR_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              1.63
Critical Path Slack:              -0.43
Critical Path Clk Period:          4.10
Total Negative Slack:             -8.70
No. of Violating Paths:              32
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             31
Hierarchical Port Count:           2010
Leaf Cell Count:                  44993
Buf/Inv Cell Count:                7165
Buf Cell Count:                    2770
Inv Cell Count:                    4395
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         39844
Sequential Cell Count:             5149
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           102392.84
Noncombinational Area:         45921.28
Buf/Inv Area:                  15020.42
Total Buffer Area:              8626.16
Total Inverter Area:            6394.26
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         380058.90
Cell Area (netlist and physical only):       385925.82
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             48004
Nets with Violations:               132
Max Trans Violations:                 4
Max Cap Violations:                 132
----------------------------------------

1
