Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 26 14:17:59 2021
| Host         : MTYA7435-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             252 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+------------------+------------------+----------------+
|  enable_reg_i_2_n_2         |               |                  |                1 |              2 |
|  rs_reg_i_2_n_2             |               |                  |                1 |              4 |
|  nextState_reg[3]_i_2_n_2   |               |                  |                2 |              8 |
|  state_reg[3]_i_2_n_2       |               |                  |                2 |              8 |
|  timeToWait_reg[21]_i_2_n_2 |               |                  |                2 |             12 |
|  dispOut_reg[7]_i_2_n_2     |               |                  |                3 |             16 |
|  daniel_reg[2]_i_1_n_2      |               |                  |                4 |             24 |
|  alberto_reg[1]_i_1_n_2     |               |                  |                8 |             50 |
|  n_0_36_BUFG                |               |                  |               13 |             64 |
|  n_1_47_BUFG                |               |                  |               13 |             64 |
+-----------------------------+---------------+------------------+------------------+----------------+


