// Seed: 3877737047
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
endmodule
