m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Documents/Fpga_proj/d_latch/simulation/modelsim
vd_latch
Z1 !s110 1570558327
!i10b 1
!s100 QhFUcKSai90<GnMVP4PnO2
I21l>:CX8ZhYG79VzIU62E3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1570558070
8C:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v
FC:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1570558327.000000
!s107 C:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/d_latch|C:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/d_latch
Z6 tCvgOpt 0
vd_latch_tb
!s110 1570558346
!i10b 1
!s100 98PLEiCPAi8LKX2e]LRfk1
Ikd7?eZj<gk^2Mbn0ZSAV93
R2
R0
w1570557844
8C:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v
FC:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1570558346.000000
!s107 C:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v|
!i113 1
o-work work
R6
vsr_latch
R1
!i10b 1
!s100 ;1AKeC_VaWYlF4hlMPBz[2
I_Gk9WO3_QCfM@P4KH[1a<2
R2
R0
w1570555881
8C:/Users/home/Documents/Fpga_proj/common/sr_latch.v
FC:/Users/home/Documents/Fpga_proj/common/sr_latch.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/home/Documents/Fpga_proj/common/sr_latch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/home/Documents/Fpga_proj/common|C:/Users/home/Documents/Fpga_proj/common/sr_latch.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common
R6
