// Seed: 4092081422
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      .id_0(1), .id_1(id_5)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output tri id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7;
  logic [7:0] id_8 = id_8;
  wire id_9;
  assign id_8 = id_8[1'd0==?1 : 1];
  module_0(
      id_6, id_9, id_6, id_9, id_6, id_6, id_7, id_7
  );
endmodule
