
# RTL Stopwatch for Zynq-7000 SoC

This project implements an RTL-based stopwatch with the following features:

- Count-up and count-down modes
- Adjustable initial time

The design has been successfully simulated on a Xilinx Zynq-7000 SoC using Vivado Design Suite.
