============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  11:55:41 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clock_name)        launch                                          0 R 
in_reg_reg[14][0]/CP                                        0             0 R 
in_reg_reg[14][0]/Q       HS65_LS_DFPRQX27      26 107.2  139  +258     258 F 
S0[2].U0/e0[0] 
  g18673/A0                                                      +0     258   
  g18673/CO               HS65_LS_HA1X9          1   7.8   34  +122     380 F 
  g18633/A0                                                      +0     380   
  g18633/CO               HS65_LS_FA1X9          1   7.8   46  +120     500 F 
  g18579/A0                                                      +0     500   
  g18579/CO               HS65_LS_FA1X9          1   7.8   46  +126     626 F 
  g18541/A0                                                      +0     626   
  g18541/CO               HS65_LS_FA1X9          1   7.8   47  +126     752 F 
  g18492/A0                                                      +0     752   
  g18492/CO               HS65_LS_FA1X9          1   6.6   44  +123     875 F 
  g18451/A0                                                      +0     875   
  g18451/CO               HS65_LS_FA1X4          1   6.6   66  +158    1032 F 
  g18415/A0                                                      +0    1033   
  g18415/CO               HS65_LS_FA1X4          1   6.6   63  +168    1201 F 
  g18382/A0                                                      +0    1201   
  g18382/CO               HS65_LS_FA1X4          1   6.6   66  +167    1368 F 
  g18356/A0                                                      +0    1368   
  g18356/S0               HS65_LS_FA1X4          1   5.1   56  +227    1595 R 
  g18327/A0                                                      +0    1595   
  g18327/S0               HS65_LS_HA1X9          9  40.8  148  +196    1791 R 
  csa_tree_U_S63_add_90_9_groupi/in_0[9] 
    g827/CI                                                      +0    1791   
    g827/S0               HS65_LS_FA1X4          1   6.6   65  +269    2060 R 
    g813/A0                                                      +0    2060   
    g813/S0               HS65_LS_FA1X4          1   6.4   64  +232    2292 R 
    g302/B0                                                      +0    2292   
    g302/S0               HS65_LS_FA1X4          1   5.4   57  +231    2523 R 
  csa_tree_U_S63_add_90_9_groupi/out_0[9] 
  csa_tree_U_S65_add_90_9_groupi/in_0[9] 
    g1018/CI                                                     +0    2523   
    g1018/S0              HS65_LS_FA1X4          1   6.6   65  +229    2752 R 
    g1002/A0                                                     +0    2752   
    g1002/S0              HS65_LS_FA1X4          1   6.4   61  +209    2961 F 
    g282/B0                                                      +0    2961   
    g282/CO               HS65_LS_FA1X4          1   6.6   64  +167    3128 F 
    g281/A0                                                      +0    3128   
    g281/CO               HS65_LS_FA1X4          1   6.6   64  +167    3295 F 
    g280/A0                                                      +0    3295   
    g280/CO               HS65_LS_FA1X4          1   6.6   64  +167    3462 F 
    g279/A0                                                      +0    3462   
    g279/CO               HS65_LS_FA1X4          1   6.6   64  +167    3629 F 
    g278/A0                                                      +0    3629   
    g278/CO               HS65_LS_FA1X4          1   6.6   64  +167    3796 F 
    g277/A0                                                      +0    3797   
    g277/CO               HS65_LS_FA1X4          1   6.6   64  +167    3964 F 
    g276/A0                                                      +0    3964   
    g276/CO               HS65_LS_FA1X4          1   6.3   62  +166    4129 F 
    g275/A                                                       +0    4130   
    g275/Z                HS65_LSS_XOR3X2        1   3.6   92  +155    4284 F 
  csa_tree_U_S65_add_90_9_groupi/out_0[16] 
S0[2].U0/f7[10] 
reg_f7_reg[2][9]/D   <<<  HS65_LS_DFPHQX9                        +0    4284   
reg_f7_reg[2][9]/CP       setup                             0  +185    4470 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)        capture                                      6553 R 
                          adjustments                          -100    6453   
------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    1984ps 
Start-point  : in_reg_reg[14][0]/CP
End-point    : reg_f7_reg[2][9]/D
