
Serial_software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bbc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c7c  08000c7c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000c7c  08000c7c  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08000c7c  08000c7c  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c7c  08000c7c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c7c  08000c7c  00010c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c80  08000c80  00010c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08000c84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000018  08000c9c  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08000c9c  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004fd3  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010d4  00000000  00000000  00025013  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001f61  00000000  00000000  000260e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000248  00000000  00000000  00028048  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000006f8  00000000  00000000  00028290  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0000caf2  00000000  00000000  00028988  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000031f4  00000000  00000000  0003547a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00044467  00000000  00000000  0003866e  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0007cad5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000574  00000000  00000000  0007cb50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000c64 	.word	0x08000c64

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08000c64 	.word	0x08000c64

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <save_flash_nolib>:
uint32_t FLASH_FKEY1 =0x45670123;
uint32_t FLASH_FKEY2 =0xCDEF89AB;



void save_flash_nolib(uint8_t *data, int length, uint32_t add){
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	b087      	sub	sp, #28
 8000224:	0016      	movs	r6, r2
	uint16_t data_to_FLASH[length / 2];
 8000226:	466a      	mov	r2, sp
 8000228:	0fcc      	lsrs	r4, r1, #31
 800022a:	1864      	adds	r4, r4, r1
 800022c:	1064      	asrs	r4, r4, #1
 800022e:	0063      	lsls	r3, r4, #1
 8000230:	3308      	adds	r3, #8
 8000232:	08db      	lsrs	r3, r3, #3
 8000234:	00db      	lsls	r3, r3, #3
 8000236:	1ad3      	subs	r3, r2, r3
void save_flash_nolib(uint8_t *data, int length, uint32_t add){
 8000238:	af00      	add	r7, sp, #0
	uint16_t data_to_FLASH[length / 2];
 800023a:	469d      	mov	sp, r3
 800023c:	466d      	mov	r5, sp
void save_flash_nolib(uint8_t *data, int length, uint32_t add){
 800023e:	6078      	str	r0, [r7, #4]
	memset(data_to_FLASH, 0, length / 2);
 8000240:	0022      	movs	r2, r4
 8000242:	2100      	movs	r1, #0
 8000244:	0028      	movs	r0, r5
 8000246:	f000 fd05 	bl	8000c54 <memset>
	for(int i = 0; i < length / 2 ; i ++ ){
 800024a:	2300      	movs	r3, #0
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	42a3      	cmp	r3, r4
 8000250:	db37      	blt.n	80002c2 <save_flash_nolib+0xa2>
	}
	volatile uint32_t data_length = length / 2;

	// unlock flash

	while ((FLASH->SR & FLASH_SR_BSY) != 0) {
 8000252:	4a2e      	ldr	r2, [pc, #184]	; (800030c <save_flash_nolib+0xec>)
 8000254:	2101      	movs	r1, #1
 8000256:	0013      	movs	r3, r2
	volatile uint32_t data_length = length / 2;
 8000258:	60fc      	str	r4, [r7, #12]
	while ((FLASH->SR & FLASH_SR_BSY) != 0) {
 800025a:	68d0      	ldr	r0, [r2, #12]
 800025c:	4208      	tst	r0, r1
 800025e:	d1fc      	bne.n	800025a <save_flash_nolib+0x3a>
	/*  add time-out*/
	}
	if ((FLASH->CR & FLASH_CR_LOCK) != 0) {
 8000260:	6911      	ldr	r1, [r2, #16]
 8000262:	0609      	lsls	r1, r1, #24
 8000264:	d505      	bpl.n	8000272 <save_flash_nolib+0x52>
	FLASH->KEYR = FLASH_FKEY1;
 8000266:	492a      	ldr	r1, [pc, #168]	; (8000310 <save_flash_nolib+0xf0>)
 8000268:	6809      	ldr	r1, [r1, #0]
 800026a:	6051      	str	r1, [r2, #4]
	FLASH->KEYR = FLASH_FKEY2;
 800026c:	4929      	ldr	r1, [pc, #164]	; (8000314 <save_flash_nolib+0xf4>)
 800026e:	6809      	ldr	r1, [r1, #0]
 8000270:	6051      	str	r1, [r2, #4]
	}

	// erase page if address even divisable by 1024
	 if((add % 1024) == 0){
 8000272:	05b2      	lsls	r2, r6, #22
 8000274:	d115      	bne.n	80002a2 <save_flash_nolib+0x82>


	FLASH->CR |= FLASH_CR_PER;
 8000276:	6919      	ldr	r1, [r3, #16]
 8000278:	3202      	adds	r2, #2
 800027a:	430a      	orrs	r2, r1
 800027c:	611a      	str	r2, [r3, #16]
	FLASH->AR = add;
	FLASH->CR |= FLASH_CR_STRT;
 800027e:	2240      	movs	r2, #64	; 0x40
	FLASH->AR = add;
 8000280:	615e      	str	r6, [r3, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8000282:	6919      	ldr	r1, [r3, #16]
 8000284:	430a      	orrs	r2, r1
 8000286:	611a      	str	r2, [r3, #16]
	while ((FLASH->SR & FLASH_SR_BSY) != 0){
 8000288:	2201      	movs	r2, #1
 800028a:	68d9      	ldr	r1, [r3, #12]
 800028c:	4211      	tst	r1, r2
 800028e:	d1fc      	bne.n	800028a <save_flash_nolib+0x6a>
	/*  add time-out */
	}
	if ((FLASH->SR & FLASH_SR_EOP) != 0){
 8000290:	2220      	movs	r2, #32
 8000292:	68d9      	ldr	r1, [r3, #12]
 8000294:	4211      	tst	r1, r2
 8000296:	d000      	beq.n	800029a <save_flash_nolib+0x7a>
	FLASH->SR = FLASH_SR_EOP;
 8000298:	60da      	str	r2, [r3, #12]
	}
	else{
	/* error */
	}
	FLASH->CR &= ~FLASH_CR_PER;
 800029a:	2102      	movs	r1, #2
 800029c:	691a      	ldr	r2, [r3, #16]
 800029e:	438a      	bics	r2, r1
 80002a0:	611a      	str	r2, [r3, #16]

	 }

	 volatile uint32_t write_cnt=0, index=0;
 80002a2:	2200      	movs	r2, #0

	    	FLASH->CR |= FLASH_CR_PG; /* (1) */
	    	*(__IO uint16_t*)(add+write_cnt) = data_to_FLASH[index];
	    	while ((FLASH->SR & FLASH_SR_BSY) != 0){ /*  add time-out  */
	    	}
	   	 if ((FLASH->SR & FLASH_SR_EOP) != 0){
 80002a4:	2020      	movs	r0, #32
	 volatile uint32_t write_cnt=0, index=0;
 80002a6:	613a      	str	r2, [r7, #16]
 80002a8:	617a      	str	r2, [r7, #20]
	    	FLASH->CR |= FLASH_CR_PG; /* (1) */
 80002aa:	3201      	adds	r2, #1
	 while(index < data_length)
 80002ac:	697c      	ldr	r4, [r7, #20]
 80002ae:	68f9      	ldr	r1, [r7, #12]
 80002b0:	428c      	cmp	r4, r1
 80002b2:	d311      	bcc.n	80002d8 <save_flash_nolib+0xb8>
	   	 }
	   	 FLASH->CR &= ~FLASH_CR_PG;
				  write_cnt += 2;
				  index++;
		  }
	 SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80002b4:	2280      	movs	r2, #128	; 0x80
}
 80002b6:	46bd      	mov	sp, r7
	 SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80002b8:	6919      	ldr	r1, [r3, #16]
 80002ba:	430a      	orrs	r2, r1
 80002bc:	611a      	str	r2, [r3, #16]
}
 80002be:	b007      	add	sp, #28
 80002c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		data_to_FLASH[i] =  data[i*2+1] << 8 | data[i*2];   // make 16 bit
 80002c2:	7851      	ldrb	r1, [r2, #1]
 80002c4:	0209      	lsls	r1, r1, #8
 80002c6:	468c      	mov	ip, r1
 80002c8:	4660      	mov	r0, ip
 80002ca:	7811      	ldrb	r1, [r2, #0]
 80002cc:	3202      	adds	r2, #2
 80002ce:	4301      	orrs	r1, r0
 80002d0:	0058      	lsls	r0, r3, #1
 80002d2:	5229      	strh	r1, [r5, r0]
	for(int i = 0; i < length / 2 ; i ++ ){
 80002d4:	3301      	adds	r3, #1
 80002d6:	e7ba      	b.n	800024e <save_flash_nolib+0x2e>
	    	FLASH->CR |= FLASH_CR_PG; /* (1) */
 80002d8:	6919      	ldr	r1, [r3, #16]
 80002da:	4311      	orrs	r1, r2
 80002dc:	6119      	str	r1, [r3, #16]
	    	*(__IO uint16_t*)(add+write_cnt) = data_to_FLASH[index];
 80002de:	697c      	ldr	r4, [r7, #20]
 80002e0:	6939      	ldr	r1, [r7, #16]
 80002e2:	0064      	lsls	r4, r4, #1
 80002e4:	5b64      	ldrh	r4, [r4, r5]
 80002e6:	1989      	adds	r1, r1, r6
 80002e8:	800c      	strh	r4, [r1, #0]
	    	while ((FLASH->SR & FLASH_SR_BSY) != 0){ /*  add time-out  */
 80002ea:	68d9      	ldr	r1, [r3, #12]
 80002ec:	4211      	tst	r1, r2
 80002ee:	d1fc      	bne.n	80002ea <save_flash_nolib+0xca>
	   	 if ((FLASH->SR & FLASH_SR_EOP) != 0){
 80002f0:	68d9      	ldr	r1, [r3, #12]
 80002f2:	4201      	tst	r1, r0
 80002f4:	d000      	beq.n	80002f8 <save_flash_nolib+0xd8>
	   	 FLASH->SR = FLASH_SR_EOP;
 80002f6:	60d8      	str	r0, [r3, #12]
	   	 FLASH->CR &= ~FLASH_CR_PG;
 80002f8:	6919      	ldr	r1, [r3, #16]
 80002fa:	4391      	bics	r1, r2
 80002fc:	6119      	str	r1, [r3, #16]
				  write_cnt += 2;
 80002fe:	6939      	ldr	r1, [r7, #16]
 8000300:	3102      	adds	r1, #2
 8000302:	6139      	str	r1, [r7, #16]
				  index++;
 8000304:	6979      	ldr	r1, [r7, #20]
 8000306:	3101      	adds	r1, #1
 8000308:	6179      	str	r1, [r7, #20]
 800030a:	e7cf      	b.n	80002ac <save_flash_nolib+0x8c>
 800030c:	40022000 	.word	0x40022000
 8000310:	20000000 	.word	0x20000000
 8000314:	20000004 	.word	0x20000004

08000318 <read_flash_bin>:



void read_flash_bin(uint8_t*  data , uint32_t add , int out_buff_len){
	//volatile uint32_t read_data;
	for (int i = 0; i < out_buff_len ; i ++){
 8000318:	000b      	movs	r3, r1
void read_flash_bin(uint8_t*  data , uint32_t add , int out_buff_len){
 800031a:	b510      	push	{r4, lr}
		data[i] = *(uint8_t*)(add + i);
 800031c:	1a40      	subs	r0, r0, r1
	for (int i = 0; i < out_buff_len ; i ++){
 800031e:	1a5c      	subs	r4, r3, r1
 8000320:	42a2      	cmp	r2, r4
 8000322:	dc00      	bgt.n	8000326 <read_flash_bin+0xe>
	}
}
 8000324:	bd10      	pop	{r4, pc}
		data[i] = *(uint8_t*)(add + i);
 8000326:	781c      	ldrb	r4, [r3, #0]
 8000328:	54c4      	strb	r4, [r0, r3]
 800032a:	3301      	adds	r3, #1
 800032c:	e7f7      	b.n	800031e <read_flash_bin+0x6>
	...

08000330 <MX_GPIO_INPUT_INIT>:
}



static void MX_GPIO_INPUT_INIT(void)
{
 8000330:	b500      	push	{lr}
 8000332:	b089      	sub	sp, #36	; 0x24

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000334:	2214      	movs	r2, #20
 8000336:	2100      	movs	r1, #0
 8000338:	a803      	add	r0, sp, #12
 800033a:	f000 fc8b 	bl	8000c54 <memset>
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800033e:	2080      	movs	r0, #128	; 0x80
 8000340:	4a09      	ldr	r2, [pc, #36]	; (8000368 <MX_GPIO_INPUT_INIT+0x38>)
 8000342:	0280      	lsls	r0, r0, #10
 8000344:	6951      	ldr	r1, [r2, #20]
 8000346:	4301      	orrs	r1, r0
 8000348:	6151      	str	r1, [r2, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800034a:	6953      	ldr	r3, [r2, #20]

  /**/
  GPIO_InitStruct.Pin = input_pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
  LL_GPIO_Init(input_port, &GPIO_InitStruct);
 800034c:	a902      	add	r1, sp, #8
 800034e:	4003      	ands	r3, r0
 8000350:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000352:	9b01      	ldr	r3, [sp, #4]
 8000354:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = input_pin;
 8000356:	2304      	movs	r3, #4
  LL_GPIO_Init(input_port, &GPIO_InitStruct);
 8000358:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = input_pin;
 800035a:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800035c:	3b03      	subs	r3, #3
 800035e:	9306      	str	r3, [sp, #24]
  LL_GPIO_Init(input_port, &GPIO_InitStruct);
 8000360:	f000 fb91 	bl	8000a86 <LL_GPIO_Init>

}
 8000364:	b009      	add	sp, #36	; 0x24
 8000366:	bd00      	pop	{pc}
 8000368:	40021000 	.word	0x40021000

0800036c <delayMicroseconds>:
	TIM2->CNT = 0;
 800036c:	2380      	movs	r3, #128	; 0x80
 800036e:	2200      	movs	r2, #0
 8000370:	05db      	lsls	r3, r3, #23
 8000372:	625a      	str	r2, [r3, #36]	; 0x24
	while (TIM2->CNT < micros){
 8000374:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000376:	4282      	cmp	r2, r0
 8000378:	d3fc      	bcc.n	8000374 <delayMicroseconds+0x8>
}
 800037a:	4770      	bx	lr

0800037c <jump>:
void jump(){
 800037c:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800037e:	b672      	cpsid	i
	JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + 4);
 8000380:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <jump+0x2c>)
 8000382:	4a0a      	ldr	r2, [pc, #40]	; (80003ac <jump+0x30>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	6013      	str	r3, [r2, #0]
	uint8_t value = *(uint8_t*)(EEPROM_START_ADD);
 8000388:	4a09      	ldr	r2, [pc, #36]	; (80003b0 <jump+0x34>)
	if (value != 0x01){      // check first byte of eeprom to see if its programmed, if not do not jump
 800038a:	7812      	ldrb	r2, [r2, #0]
 800038c:	2a01      	cmp	r2, #1
 800038e:	d003      	beq.n	8000398 <jump+0x1c>
		invalid_command = 0;
 8000390:	2200      	movs	r2, #0
 8000392:	4b08      	ldr	r3, [pc, #32]	; (80003b4 <jump+0x38>)
 8000394:	801a      	strh	r2, [r3, #0]
}
 8000396:	bd10      	pop	{r4, pc}
    JumpToApplication = (pFunction) JumpAddress;
 8000398:	4a07      	ldr	r2, [pc, #28]	; (80003b8 <jump+0x3c>)
 800039a:	6013      	str	r3, [r2, #0]
    __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 800039c:	4a07      	ldr	r2, [pc, #28]	; (80003bc <jump+0x40>)
 800039e:	6812      	ldr	r2, [r2, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80003a0:	f382 8808 	msr	MSP, r2
   JumpToApplication();
 80003a4:	4798      	blx	r3
 80003a6:	e7f6      	b.n	8000396 <jump+0x1a>
 80003a8:	08001004 	.word	0x08001004
 80003ac:	20000158 	.word	0x20000158
 80003b0:	08007c00 	.word	0x08007c00
 80003b4:	20000042 	.word	0x20000042
 80003b8:	20000268 	.word	0x20000268
 80003bc:	08001000 	.word	0x08001000

080003c0 <makeCrc>:
void makeCrc(uint8_t* pBuff, uint16_t length){
 80003c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		CRC_16.word=0;
 80003c2:	2400      	movs	r4, #0
		for(int i = 0; i < length; i++) {
 80003c4:	0005      	movs	r5, r0
 80003c6:	0023      	movs	r3, r4
		         if (((xb & 0x01) ^ (CRC_16.word & 0x0001)) !=0 ) {
 80003c8:	2701      	movs	r7, #1
		CRC_16.word=0;
 80003ca:	4a13      	ldr	r2, [pc, #76]	; (8000418 <makeCrc+0x58>)
void makeCrc(uint8_t* pBuff, uint16_t length){
 80003cc:	9101      	str	r1, [sp, #4]
		CRC_16.word=0;
 80003ce:	7014      	strb	r4, [r2, #0]
 80003d0:	7054      	strb	r4, [r2, #1]
		for(int i = 0; i < length; i++) {
 80003d2:	9901      	ldr	r1, [sp, #4]
 80003d4:	1a2e      	subs	r6, r5, r0
 80003d6:	42b1      	cmp	r1, r6
 80003d8:	dc0b      	bgt.n	80003f2 <makeCrc+0x32>
 80003da:	2c00      	cmp	r4, #0
 80003dc:	d002      	beq.n	80003e4 <makeCrc+0x24>
 80003de:	7013      	strb	r3, [r2, #0]
 80003e0:	0a1b      	lsrs	r3, r3, #8
 80003e2:	7053      	strb	r3, [r2, #1]
		calculated_crc_low_byte = CRC_16.bytes[0];
 80003e4:	7811      	ldrb	r1, [r2, #0]
 80003e6:	4b0d      	ldr	r3, [pc, #52]	; (800041c <makeCrc+0x5c>)
 80003e8:	7019      	strb	r1, [r3, #0]
		calculated_crc_high_byte = CRC_16.bytes[1];
 80003ea:	7852      	ldrb	r2, [r2, #1]
 80003ec:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <makeCrc+0x60>)
 80003ee:	701a      	strb	r2, [r3, #0]
}
 80003f0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		     uint8_t xb = pBuff[i];
 80003f2:	2408      	movs	r4, #8
 80003f4:	782e      	ldrb	r6, [r5, #0]
		         if (((xb & 0x01) ^ (CRC_16.word & 0x0001)) !=0 ) {
 80003f6:	0031      	movs	r1, r6
 80003f8:	4059      	eors	r1, r3
 80003fa:	085b      	lsrs	r3, r3, #1
 80003fc:	4239      	tst	r1, r7
 80003fe:	d002      	beq.n	8000406 <makeCrc+0x46>
		             CRC_16.word = CRC_16.word ^ 0xA001;
 8000400:	4908      	ldr	r1, [pc, #32]	; (8000424 <makeCrc+0x64>)
 8000402:	404b      	eors	r3, r1
 8000404:	b29b      	uxth	r3, r3
 8000406:	3c01      	subs	r4, #1
 8000408:	b2e4      	uxtb	r4, r4
		         xb = xb >> 1;
 800040a:	0876      	lsrs	r6, r6, #1
		     for (uint8_t j = 0; j < 8; j++)
 800040c:	2c00      	cmp	r4, #0
 800040e:	d1f2      	bne.n	80003f6 <makeCrc+0x36>
 8000410:	3501      	adds	r5, #1
 8000412:	003c      	movs	r4, r7
 8000414:	e7dd      	b.n	80003d2 <makeCrc+0x12>
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	20000034 	.word	0x20000034
 800041c:	2000015e 	.word	0x2000015e
 8000420:	2000015d 	.word	0x2000015d
 8000424:	ffffa001 	.word	0xffffa001

08000428 <checkCrc>:
char checkCrc(uint8_t* pBuff, uint16_t length){
 8000428:	b570      	push	{r4, r5, r6, lr}
		char received_crc_high_byte2 = pBuff[length+1];
 800042a:	1843      	adds	r3, r0, r1
		char received_crc_low_byte2 = pBuff[length];          // one higher than len in buffer
 800042c:	5c45      	ldrb	r5, [r0, r1]
		char received_crc_high_byte2 = pBuff[length+1];
 800042e:	785c      	ldrb	r4, [r3, #1]
		makeCrc(pBuff,length);
 8000430:	f7ff ffc6 	bl	80003c0 <makeCrc>
		if((calculated_crc_low_byte==received_crc_low_byte2)   && (calculated_crc_high_byte==received_crc_high_byte2)){
 8000434:	4b05      	ldr	r3, [pc, #20]	; (800044c <checkCrc+0x24>)
			return 0;
 8000436:	2000      	movs	r0, #0
		if((calculated_crc_low_byte==received_crc_low_byte2)   && (calculated_crc_high_byte==received_crc_high_byte2)){
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	42ab      	cmp	r3, r5
 800043c:	d105      	bne.n	800044a <checkCrc+0x22>
 800043e:	4b04      	ldr	r3, [pc, #16]	; (8000450 <checkCrc+0x28>)
 8000440:	7818      	ldrb	r0, [r3, #0]
 8000442:	1b00      	subs	r0, r0, r4
 8000444:	4243      	negs	r3, r0
 8000446:	4158      	adcs	r0, r3
			return 1;
 8000448:	b2c0      	uxtb	r0, r0
}
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	2000015e 	.word	0x2000015e
 8000450:	2000015d 	.word	0x2000015d

08000454 <setReceive>:
void setReceive(){
 8000454:	b510      	push	{r4, lr}
	MX_GPIO_INPUT_INIT();
 8000456:	f7ff ff6b 	bl	8000330 <MX_GPIO_INPUT_INIT>
received = 0;
 800045a:	2200      	movs	r2, #0
 800045c:	4b01      	ldr	r3, [pc, #4]	; (8000464 <setReceive+0x10>)
 800045e:	601a      	str	r2, [r3, #0]
}
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	20000270 	.word	0x20000270

08000468 <setTransmit>:
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8000468:	2190      	movs	r1, #144	; 0x90
 800046a:	2230      	movs	r2, #48	; 0x30
 800046c:	05c9      	lsls	r1, r1, #23
 800046e:	680b      	ldr	r3, [r1, #0]
 8000470:	4393      	bics	r3, r2
 8000472:	001a      	movs	r2, r3
 8000474:	2310      	movs	r3, #16
 8000476:	4313      	orrs	r3, r2
 8000478:	600b      	str	r3, [r1, #0]
}
 800047a:	4770      	bx	lr

0800047c <serialreadChar>:
{
 800047c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
while(!(input_port->IDR & input_pin)){ // wait for rx to go high
 800047e:	2190      	movs	r1, #144	; 0x90
rxbyte=0;
 8000480:	2300      	movs	r3, #0
	if(TIM2->CNT > 200000){
 8000482:	2080      	movs	r0, #128	; 0x80
rxbyte=0;
 8000484:	4d1d      	ldr	r5, [pc, #116]	; (80004fc <serialreadChar+0x80>)
	if(TIM2->CNT > 200000){
 8000486:	4c1e      	ldr	r4, [pc, #120]	; (8000500 <serialreadChar+0x84>)
rxbyte=0;
 8000488:	702b      	strb	r3, [r5, #0]
while(!(input_port->IDR & input_pin)){ // wait for rx to go high
 800048a:	05c9      	lsls	r1, r1, #23
 800048c:	3304      	adds	r3, #4
	if(TIM2->CNT > 200000){
 800048e:	05c0      	lsls	r0, r0, #23
while(!(input_port->IDR & input_pin)){ // wait for rx to go high
 8000490:	690a      	ldr	r2, [r1, #16]
 8000492:	421a      	tst	r2, r3
 8000494:	d025      	beq.n	80004e2 <serialreadChar+0x66>
	if(TIM2->CNT > 250 && messagereceived){
 8000496:	4b1b      	ldr	r3, [pc, #108]	; (8000504 <serialreadChar+0x88>)
while((input_port->IDR & input_pin)){   // wait for it go go low
 8000498:	2290      	movs	r2, #144	; 0x90
	if(TIM2->CNT > 250 && messagereceived){
 800049a:	2080      	movs	r0, #128	; 0x80
 800049c:	7819      	ldrb	r1, [r3, #0]
while((input_port->IDR & input_pin)){   // wait for it go go low
 800049e:	2304      	movs	r3, #4
 80004a0:	05d2      	lsls	r2, r2, #23
	if(TIM2->CNT > 250 && messagereceived){
 80004a2:	05c0      	lsls	r0, r0, #23
while((input_port->IDR & input_pin)){   // wait for it go go low
 80004a4:	6914      	ldr	r4, [r2, #16]
 80004a6:	401c      	ands	r4, r3
 80004a8:	d122      	bne.n	80004f0 <serialreadChar+0x74>
delayMicroseconds(HALFBITTIME);//wait to get the center of bit time
 80004aa:	201a      	movs	r0, #26
	rxbyte = rxbyte | ((( input_port->IDR & input_pin)) >> shift_amount) << bits_to_read;
 80004ac:	2790      	movs	r7, #144	; 0x90
delayMicroseconds(HALFBITTIME);//wait to get the center of bit time
 80004ae:	f7ff ff5d 	bl	800036c <delayMicroseconds>
	rxbyte = rxbyte | ((( input_port->IDR & input_pin)) >> shift_amount) << bits_to_read;
 80004b2:	2601      	movs	r6, #1
 80004b4:	05ff      	lsls	r7, r7, #23
	delayMicroseconds(BITTIME);
 80004b6:	2034      	movs	r0, #52	; 0x34
 80004b8:	f7ff ff58 	bl	800036c <delayMicroseconds>
	rxbyte = rxbyte | ((( input_port->IDR & input_pin)) >> shift_amount) << bits_to_read;
 80004bc:	693b      	ldr	r3, [r7, #16]
 80004be:	782a      	ldrb	r2, [r5, #0]
 80004c0:	089b      	lsrs	r3, r3, #2
 80004c2:	4033      	ands	r3, r6
 80004c4:	40a3      	lsls	r3, r4
  bits_to_read++;
 80004c6:	3401      	adds	r4, #1
	rxbyte = rxbyte | ((( input_port->IDR & input_pin)) >> shift_amount) << bits_to_read;
 80004c8:	4313      	orrs	r3, r2
 80004ca:	702b      	strb	r3, [r5, #0]
while (bits_to_read < 8) {
 80004cc:	2c08      	cmp	r4, #8
 80004ce:	d1f2      	bne.n	80004b6 <serialreadChar+0x3a>
delayMicroseconds(HALFBITTIME); //wait till the stop bit time begins
 80004d0:	201a      	movs	r0, #26
 80004d2:	f7ff ff4b 	bl	800036c <delayMicroseconds>
messagereceived = 1;
 80004d6:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <serialreadChar+0x88>)
receviedByte = rxbyte;
 80004d8:	782a      	ldrb	r2, [r5, #0]
messagereceived = 1;
 80004da:	701e      	strb	r6, [r3, #0]
receviedByte = rxbyte;
 80004dc:	4b0a      	ldr	r3, [pc, #40]	; (8000508 <serialreadChar+0x8c>)
 80004de:	701a      	strb	r2, [r3, #0]
 80004e0:	e005      	b.n	80004ee <serialreadChar+0x72>
	if(TIM2->CNT > 200000){
 80004e2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80004e4:	42a2      	cmp	r2, r4
 80004e6:	d9d3      	bls.n	8000490 <serialreadChar+0x14>
			invalid_command = 101;
 80004e8:	2265      	movs	r2, #101	; 0x65
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <serialreadChar+0x90>)
 80004ec:	801a      	strh	r2, [r3, #0]
}
 80004ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(TIM2->CNT > 250 && messagereceived){
 80004f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80004f2:	2cfa      	cmp	r4, #250	; 0xfa
 80004f4:	d9d6      	bls.n	80004a4 <serialreadChar+0x28>
 80004f6:	2900      	cmp	r1, #0
 80004f8:	d0d4      	beq.n	80004a4 <serialreadChar+0x28>
 80004fa:	e7f8      	b.n	80004ee <serialreadChar+0x72>
 80004fc:	20000045 	.word	0x20000045
 8000500:	00030d40 	.word	0x00030d40
 8000504:	20000044 	.word	0x20000044
 8000508:	2000026e 	.word	0x2000026e
 800050c:	20000042 	.word	0x20000042

08000510 <serialwriteChar>:
{
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
input_port->BRR = input_pin;; //initiate start bit
 8000512:	2590      	movs	r5, #144	; 0x90
 8000514:	2304      	movs	r3, #4
{
 8000516:	0006      	movs	r6, r0
input_port->BRR = input_pin;; //initiate start bit
 8000518:	2408      	movs	r4, #8
  if (data & 0x01) {
 800051a:	2701      	movs	r7, #1
input_port->BRR = input_pin;; //initiate start bit
 800051c:	05ed      	lsls	r5, r5, #23
 800051e:	62ab      	str	r3, [r5, #40]	; 0x28
  delayMicroseconds(BITTIME);
 8000520:	2034      	movs	r0, #52	; 0x34
 8000522:	f7ff ff23 	bl	800036c <delayMicroseconds>
 8000526:	2304      	movs	r3, #4
  if (data & 0x01) {
 8000528:	423e      	tst	r6, r7
 800052a:	d00d      	beq.n	8000548 <serialwriteChar+0x38>
	  input_port->BSRR = input_pin;
 800052c:	61ab      	str	r3, [r5, #24]
 800052e:	3c01      	subs	r4, #1
 8000530:	b2e4      	uxtb	r4, r4
  data = data >> 1;
 8000532:	0876      	lsrs	r6, r6, #1
while (bits_to_read < 8) {
 8000534:	2c00      	cmp	r4, #0
 8000536:	d1f3      	bne.n	8000520 <serialwriteChar+0x10>
delayMicroseconds(BITTIME);
 8000538:	2034      	movs	r0, #52	; 0x34
 800053a:	f7ff ff17 	bl	800036c <delayMicroseconds>
input_port->BSRR = input_pin; //write the stop bit
 800053e:	2390      	movs	r3, #144	; 0x90
 8000540:	2204      	movs	r2, #4
 8000542:	05db      	lsls	r3, r3, #23
 8000544:	619a      	str	r2, [r3, #24]
}
 8000546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	  input_port->BRR = input_pin;
 8000548:	62ab      	str	r3, [r5, #40]	; 0x28
 800054a:	e7f0      	b.n	800052e <serialwriteChar+0x1e>

0800054c <send_ACK>:
void send_ACK(){
 800054c:	b510      	push	{r4, lr}
    setTransmit();
 800054e:	f7ff ff8b 	bl	8000468 <setTransmit>
    serialwriteChar(0x30);             // good ack!
 8000552:	2030      	movs	r0, #48	; 0x30
 8000554:	f7ff ffdc 	bl	8000510 <serialwriteChar>
	setReceive();
 8000558:	f7ff ff7c 	bl	8000454 <setReceive>
}
 800055c:	bd10      	pop	{r4, pc}

0800055e <sendString>:
void sendString(uint8_t *data, int len){
 800055e:	b570      	push	{r4, r5, r6, lr}
 8000560:	0005      	movs	r5, r0
 8000562:	000e      	movs	r6, r1
	for(int i = 0; i < len; i++){
 8000564:	0004      	movs	r4, r0
 8000566:	1b63      	subs	r3, r4, r5
 8000568:	429e      	cmp	r6, r3
 800056a:	dc00      	bgt.n	800056e <sendString+0x10>
}
 800056c:	bd70      	pop	{r4, r5, r6, pc}
		serialwriteChar(data[i]);
 800056e:	7820      	ldrb	r0, [r4, #0]
 8000570:	f7ff ffce 	bl	8000510 <serialwriteChar>
		delayMicroseconds(BITTIME);
 8000574:	2034      	movs	r0, #52	; 0x34
 8000576:	f7ff fef9 	bl	800036c <delayMicroseconds>
 800057a:	3401      	adds	r4, #1
 800057c:	e7f3      	b.n	8000566 <sendString+0x8>
	...

08000580 <sendDeviceInfo>:
void sendDeviceInfo(){
 8000580:	b510      	push	{r4, lr}
	setTransmit();
 8000582:	f7ff ff71 	bl	8000468 <setTransmit>
	sendString(deviceInfo,9);
 8000586:	2109      	movs	r1, #9
 8000588:	4802      	ldr	r0, [pc, #8]	; (8000594 <sendDeviceInfo+0x14>)
 800058a:	f7ff ffe8 	bl	800055e <sendString>
	setReceive();
 800058e:	f7ff ff61 	bl	8000454 <setReceive>
}
 8000592:	bd10      	pop	{r4, pc}
 8000594:	20000008 	.word	0x20000008

08000598 <decodeInput>:
void decodeInput(){
 8000598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(incoming_payload_no_command){
 800059a:	4d8b      	ldr	r5, [pc, #556]	; (80007c8 <decodeInput+0x230>)
void decodeInput(){
 800059c:	af00      	add	r7, sp, #0
	if(incoming_payload_no_command){
 800059e:	782b      	ldrb	r3, [r5, #0]
 80005a0:	4c8a      	ldr	r4, [pc, #552]	; (80007cc <decodeInput+0x234>)
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d01e      	beq.n	80005e4 <decodeInput+0x4c>
		len = payload_buffer_size;
 80005a6:	4b8a      	ldr	r3, [pc, #552]	; (80007d0 <decodeInput+0x238>)
		if(checkCrc(rxBuffer,len)){
 80005a8:	0020      	movs	r0, r4
		len = payload_buffer_size;
 80005aa:	8819      	ldrh	r1, [r3, #0]
 80005ac:	4b89      	ldr	r3, [pc, #548]	; (80007d4 <decodeInput+0x23c>)
 80005ae:	8019      	strh	r1, [r3, #0]
		if(checkCrc(rxBuffer,len)){
 80005b0:	f7ff ff3a 	bl	8000428 <checkCrc>
 80005b4:	2800      	cmp	r0, #0
 80005b6:	d015      	beq.n	80005e4 <decodeInput+0x4c>
			memset(payLoadBuffer, 0, sizeof(payLoadBuffer));             // reset buffer
 80005b8:	2280      	movs	r2, #128	; 0x80
 80005ba:	4e87      	ldr	r6, [pc, #540]	; (80007d8 <decodeInput+0x240>)
 80005bc:	0052      	lsls	r2, r2, #1
 80005be:	2100      	movs	r1, #0
 80005c0:	0030      	movs	r0, r6
 80005c2:	f000 fb47 	bl	8000c54 <memset>
			for(int i = 0; i < len; i++){
 80005c6:	4b83      	ldr	r3, [pc, #524]	; (80007d4 <decodeInput+0x23c>)
 80005c8:	881a      	ldrh	r2, [r3, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	429a      	cmp	r2, r3
 80005ce:	dc05      	bgt.n	80005dc <decodeInput+0x44>
			send_ACK();
 80005d0:	f7ff ffbc 	bl	800054c <send_ACK>
			incoming_payload_no_command = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	702b      	strb	r3, [r5, #0]
}
 80005d8:	46bd      	mov	sp, r7
 80005da:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
				payLoadBuffer[i]= rxBuffer[i];
 80005dc:	5ce1      	ldrb	r1, [r4, r3]
 80005de:	54f1      	strb	r1, [r6, r3]
			for(int i = 0; i < len; i++){
 80005e0:	3301      	adds	r3, #1
 80005e2:	e7f3      	b.n	80005cc <decodeInput+0x34>
	cmd = rxBuffer[0];
 80005e4:	7823      	ldrb	r3, [r4, #0]
 80005e6:	4e7d      	ldr	r6, [pc, #500]	; (80007dc <decodeInput+0x244>)
 80005e8:	6033      	str	r3, [r6, #0]
	if(rxBuffer[16] == 0x7d){
 80005ea:	7c22      	ldrb	r2, [r4, #16]
 80005ec:	2a7d      	cmp	r2, #125	; 0x7d
 80005ee:	d10a      	bne.n	8000606 <decodeInput+0x6e>
			if(rxBuffer[8] == 13 && rxBuffer[9] == 66){
 80005f0:	7a23      	ldrb	r3, [r4, #8]
 80005f2:	2b0d      	cmp	r3, #13
 80005f4:	d1f0      	bne.n	80005d8 <decodeInput+0x40>
 80005f6:	7a63      	ldrb	r3, [r4, #9]
 80005f8:	2b42      	cmp	r3, #66	; 0x42
 80005fa:	d1ed      	bne.n	80005d8 <decodeInput+0x40>
				sendDeviceInfo();
 80005fc:	f7ff ffc0 	bl	8000580 <sendDeviceInfo>
				rxBuffer[20]= 0;
 8000600:	2300      	movs	r3, #0
 8000602:	7523      	strb	r3, [r4, #20]
 8000604:	e7e8      	b.n	80005d8 <decodeInput+0x40>
	if(rxBuffer[20] == 0x7d){
 8000606:	7d22      	ldrb	r2, [r4, #20]
 8000608:	2a7d      	cmp	r2, #125	; 0x7d
 800060a:	d105      	bne.n	8000618 <decodeInput+0x80>
			if(rxBuffer[12] == 13 && rxBuffer[13] == 66){
 800060c:	7b22      	ldrb	r2, [r4, #12]
 800060e:	2a0d      	cmp	r2, #13
 8000610:	d102      	bne.n	8000618 <decodeInput+0x80>
 8000612:	7b62      	ldrb	r2, [r4, #13]
 8000614:	2a42      	cmp	r2, #66	; 0x42
 8000616:	d0f1      	beq.n	80005fc <decodeInput+0x64>
	if(rxBuffer[40] == 0x7d){
 8000618:	0022      	movs	r2, r4
 800061a:	3228      	adds	r2, #40	; 0x28
 800061c:	7812      	ldrb	r2, [r2, #0]
 800061e:	2a7d      	cmp	r2, #125	; 0x7d
 8000620:	d107      	bne.n	8000632 <decodeInput+0x9a>
				if(rxBuffer[32] == 13 && rxBuffer[33] == 66){
 8000622:	1c62      	adds	r2, r4, #1
 8000624:	7fd2      	ldrb	r2, [r2, #31]
 8000626:	2a0d      	cmp	r2, #13
 8000628:	d103      	bne.n	8000632 <decodeInput+0x9a>
 800062a:	1ca2      	adds	r2, r4, #2
 800062c:	7fd2      	ldrb	r2, [r2, #31]
 800062e:	2a42      	cmp	r2, #66	; 0x42
 8000630:	d0e4      	beq.n	80005fc <decodeInput+0x64>
	if(cmd == CMD_PROG_FLASH){
 8000632:	2b01      	cmp	r3, #1
 8000634:	d111      	bne.n	800065a <decodeInput+0xc2>
		len = 2;
 8000636:	2102      	movs	r1, #2
 8000638:	4b66      	ldr	r3, [pc, #408]	; (80007d4 <decodeInput+0x23c>)
		if(checkCrc(rxBuffer,len)){
 800063a:	0020      	movs	r0, r4
		len = 2;
 800063c:	8019      	strh	r1, [r3, #0]
		if(checkCrc(rxBuffer,len)){
 800063e:	f7ff fef3 	bl	8000428 <checkCrc>
 8000642:	2800      	cmp	r0, #0
 8000644:	d009      	beq.n	800065a <decodeInput+0xc2>
			save_flash_nolib((uint8_t*)payLoadBuffer, payload_buffer_size,address);
 8000646:	4b62      	ldr	r3, [pc, #392]	; (80007d0 <decodeInput+0x238>)
 8000648:	4863      	ldr	r0, [pc, #396]	; (80007d8 <decodeInput+0x240>)
 800064a:	8819      	ldrh	r1, [r3, #0]
 800064c:	4b64      	ldr	r3, [pc, #400]	; (80007e0 <decodeInput+0x248>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	f7ff fde6 	bl	8000220 <save_flash_nolib>
			send_ACK();
 8000654:	f7ff ff7a 	bl	800054c <send_ACK>
			return;
 8000658:	e7be      	b.n	80005d8 <decodeInput+0x40>
	if(cmd == CMD_SET_ADDRESS){             //  command set addressinput format is: CMD, 00 , High byte address, Low byte address, crclb ,crchb
 800065a:	6833      	ldr	r3, [r6, #0]
 800065c:	2bff      	cmp	r3, #255	; 0xff
 800065e:	d127      	bne.n	80006b0 <decodeInput+0x118>
		len = 4;  // package without 2 byte crc
 8000660:	2104      	movs	r1, #4
 8000662:	4b5c      	ldr	r3, [pc, #368]	; (80007d4 <decodeInput+0x23c>)
		if(checkCrc((uint8_t*)rxBuffer,len)){
 8000664:	0020      	movs	r0, r4
		len = 4;  // package without 2 byte crc
 8000666:	8019      	strh	r1, [r3, #0]
		if(checkCrc((uint8_t*)rxBuffer,len)){
 8000668:	f7ff fede 	bl	8000428 <checkCrc>
 800066c:	2800      	cmp	r0, #0
 800066e:	d01f      	beq.n	80006b0 <decodeInput+0x118>
			invalid_command = 0;
 8000670:	2200      	movs	r2, #0
 8000672:	4b5c      	ldr	r3, [pc, #368]	; (80007e4 <decodeInput+0x24c>)
 8000674:	801a      	strh	r2, [r3, #0]
 8000676:	78e3      	ldrb	r3, [r4, #3]
 8000678:	78a2      	ldrb	r2, [r4, #2]
 800067a:	021b      	lsls	r3, r3, #8
 800067c:	4313      	orrs	r3, r2
 800067e:	ba5b      	rev16	r3, r3
			if((rxBuffer[2] << 8 | rxBuffer[3]) >= 0x1000){   // make sure its higher than bootloader always
 8000680:	4a59      	ldr	r2, [pc, #356]	; (80007e8 <decodeInput+0x250>)
 8000682:	b29b      	uxth	r3, r3
 8000684:	4293      	cmp	r3, r2
 8000686:	d913      	bls.n	80006b0 <decodeInput+0x118>
 8000688:	2280      	movs	r2, #128	; 0x80
				if(((rxBuffer[2] << 8 | rxBuffer[3]) == 0x1000) || ((rxBuffer[2] << 8 | rxBuffer[3]) == 0x7c00)){
 800068a:	2080      	movs	r0, #128	; 0x80
 800068c:	0512      	lsls	r2, r2, #20
 800068e:	1899      	adds	r1, r3, r2
 8000690:	0140      	lsls	r0, r0, #5
 8000692:	4a53      	ldr	r2, [pc, #332]	; (80007e0 <decodeInput+0x248>)
 8000694:	4283      	cmp	r3, r0
 8000696:	d003      	beq.n	80006a0 <decodeInput+0x108>
 8000698:	20f8      	movs	r0, #248	; 0xf8
 800069a:	01c0      	lsls	r0, r0, #7
 800069c:	4283      	cmp	r3, r0
 800069e:	d101      	bne.n	80006a4 <decodeInput+0x10c>
				address = 0x08000000 + (rxBuffer[2] << 8 | rxBuffer[3]);
 80006a0:	6011      	str	r1, [r2, #0]
 80006a2:	e7d7      	b.n	8000654 <decodeInput+0xbc>
				if(address + address_expected_increment >= 0x08000000 + (rxBuffer[2] << 8 | rxBuffer[3])){  // ensure it moves in 256 kb increments so no steps are missed
 80006a4:	4b51      	ldr	r3, [pc, #324]	; (80007ec <decodeInput+0x254>)
 80006a6:	6810      	ldr	r0, [r2, #0]
 80006a8:	881b      	ldrh	r3, [r3, #0]
 80006aa:	181b      	adds	r3, r3, r0
 80006ac:	428b      	cmp	r3, r1
 80006ae:	d2f7      	bcs.n	80006a0 <decodeInput+0x108>
	if(cmd == CMD_SET_BUFFER){        // for writing buffer rx buffer 0 = command byte.  command set address, input , format is CMD, 00 , 00 or 01 (if buffer is 256), buffer_size,
 80006b0:	6833      	ldr	r3, [r6, #0]
 80006b2:	2bfe      	cmp	r3, #254	; 0xfe
 80006b4:	d116      	bne.n	80006e4 <decodeInput+0x14c>
			len = 4;  // package without 2 byte crc
 80006b6:	2104      	movs	r1, #4
 80006b8:	4b46      	ldr	r3, [pc, #280]	; (80007d4 <decodeInput+0x23c>)
            if(checkCrc((uint8_t*)rxBuffer,len)){        // no ack with command set buffer;
 80006ba:	0020      	movs	r0, r4
			len = 4;  // package without 2 byte crc
 80006bc:	8019      	strh	r1, [r3, #0]
            if(checkCrc((uint8_t*)rxBuffer,len)){        // no ack with command set buffer;
 80006be:	f7ff feb3 	bl	8000428 <checkCrc>
 80006c2:	2800      	cmp	r0, #0
 80006c4:	d00e      	beq.n	80006e4 <decodeInput+0x14c>
 80006c6:	2380      	movs	r3, #128	; 0x80
            	if(rxBuffer[2] == 0x01){
 80006c8:	78a1      	ldrb	r1, [r4, #2]
 80006ca:	4a41      	ldr	r2, [pc, #260]	; (80007d0 <decodeInput+0x238>)
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	2901      	cmp	r1, #1
 80006d0:	d105      	bne.n	80006de <decodeInput+0x146>
            		payload_buffer_size = 256;                          // if nothing in this buffer
 80006d2:	8013      	strh	r3, [r2, #0]
	         incoming_payload_no_command = 1;
 80006d4:	2201      	movs	r2, #1
 80006d6:	702a      	strb	r2, [r5, #0]
	         address_expected_increment = 256;
 80006d8:	4a44      	ldr	r2, [pc, #272]	; (80007ec <decodeInput+0x254>)
		invalid_command++;
 80006da:	8013      	strh	r3, [r2, #0]
 80006dc:	e012      	b.n	8000704 <decodeInput+0x16c>
	         payload_buffer_size = rxBuffer[3];
 80006de:	78e1      	ldrb	r1, [r4, #3]
 80006e0:	8011      	strh	r1, [r2, #0]
 80006e2:	e7f7      	b.n	80006d4 <decodeInput+0x13c>
	if(rxBuffer[0] == CMD_KEEP_ALIVE){
 80006e4:	7823      	ldrb	r3, [r4, #0]
 80006e6:	2bfd      	cmp	r3, #253	; 0xfd
 80006e8:	d10f      	bne.n	800070a <decodeInput+0x172>
	len = 2;
 80006ea:	2102      	movs	r1, #2
 80006ec:	4b39      	ldr	r3, [pc, #228]	; (80007d4 <decodeInput+0x23c>)
	if(checkCrc((uint8_t*)rxBuffer,len)){
 80006ee:	0020      	movs	r0, r4
	len = 2;
 80006f0:	8019      	strh	r1, [r3, #0]
	if(checkCrc((uint8_t*)rxBuffer,len)){
 80006f2:	f7ff fe99 	bl	8000428 <checkCrc>
 80006f6:	2800      	cmp	r0, #0
 80006f8:	d007      	beq.n	800070a <decodeInput+0x172>
		   setTransmit();
 80006fa:	f7ff feb5 	bl	8000468 <setTransmit>
		 		serialwriteChar(0xC1);                // bad command message.
 80006fe:	20c1      	movs	r0, #193	; 0xc1
 8000700:	f7ff ff06 	bl	8000510 <serialwriteChar>
 		setReceive();
 8000704:	f7ff fea6 	bl	8000454 <setReceive>
 8000708:	e766      	b.n	80005d8 <decodeInput+0x40>
	if(cmd == CMD_ERASE_FLASH){
 800070a:	6831      	ldr	r1, [r6, #0]
 800070c:	2902      	cmp	r1, #2
 800070e:	d106      	bne.n	800071e <decodeInput+0x186>
		len = 2;
 8000710:	4b30      	ldr	r3, [pc, #192]	; (80007d4 <decodeInput+0x23c>)
		if(checkCrc((uint8_t*)rxBuffer,len)){
 8000712:	0020      	movs	r0, r4
		len = 2;
 8000714:	8019      	strh	r1, [r3, #0]
		if(checkCrc((uint8_t*)rxBuffer,len)){
 8000716:	f7ff fe87 	bl	8000428 <checkCrc>
 800071a:	2800      	cmp	r0, #0
 800071c:	d19a      	bne.n	8000654 <decodeInput+0xbc>
	if(cmd == CMD_READ_EEPROM){
 800071e:	6833      	ldr	r3, [r6, #0]
 8000720:	2b04      	cmp	r3, #4
 8000722:	d10b      	bne.n	800073c <decodeInput+0x1a4>
eeprom_req = 1;
 8000724:	2201      	movs	r2, #1
 8000726:	4b32      	ldr	r3, [pc, #200]	; (80007f0 <decodeInput+0x258>)
 8000728:	701a      	strb	r2, [r3, #0]
    setTransmit();
 800072a:	f7ff fe9d 	bl	8000468 <setTransmit>
 		serialwriteChar(0xC1);                // bad command message.
 800072e:	20c1      	movs	r0, #193	; 0xc1
 8000730:	f7ff feee 	bl	8000510 <serialwriteChar>
		invalid_command++;
 8000734:	4a2b      	ldr	r2, [pc, #172]	; (80007e4 <decodeInput+0x24c>)
 8000736:	8813      	ldrh	r3, [r2, #0]
 8000738:	3301      	adds	r3, #1
 800073a:	e7ce      	b.n	80006da <decodeInput+0x142>
	if(cmd == CMD_READ_FLASH_SIL){     // for sending contents of flash memory at the memory location set in bootloader.c need to still set memory with data from set mem command
 800073c:	2b03      	cmp	r3, #3
 800073e:	d1f4      	bne.n	800072a <decodeInput+0x192>
		len = 2;
 8000740:	2202      	movs	r2, #2
 8000742:	4b24      	ldr	r3, [pc, #144]	; (80007d4 <decodeInput+0x23c>)
 8000744:	801a      	strh	r2, [r3, #0]
		count++;
 8000746:	4a2b      	ldr	r2, [pc, #172]	; (80007f4 <decodeInput+0x25c>)
 8000748:	6813      	ldr	r3, [r2, #0]
 800074a:	3301      	adds	r3, #1
 800074c:	6013      	str	r3, [r2, #0]
		uint16_t out_buffer_size = rxBuffer[1];//
 800074e:	7865      	ldrb	r5, [r4, #1]
		if(out_buffer_size == 0){
 8000750:	2d00      	cmp	r5, #0
 8000752:	d101      	bne.n	8000758 <decodeInput+0x1c0>
			out_buffer_size = 256;
 8000754:	3501      	adds	r5, #1
 8000756:	35ff      	adds	r5, #255	; 0xff
		address_expected_increment = 128;
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	4b24      	ldr	r3, [pc, #144]	; (80007ec <decodeInput+0x254>)
		if(checkCrc((uint8_t*)rxBuffer,len)){
 800075c:	2102      	movs	r1, #2
 800075e:	0020      	movs	r0, r4
		address_expected_increment = 128;
 8000760:	801a      	strh	r2, [r3, #0]
		if(checkCrc((uint8_t*)rxBuffer,len)){
 8000762:	f7ff fe61 	bl	8000428 <checkCrc>
 8000766:	2800      	cmp	r0, #0
 8000768:	d0df      	beq.n	800072a <decodeInput+0x192>
 800076a:	466b      	mov	r3, sp
 800076c:	607b      	str	r3, [r7, #4]
			setTransmit();
 800076e:	f7ff fe7b 	bl	8000468 <setTransmit>
			uint8_t read_data[out_buffer_size + 3];        // make buffer 3 larger to fit CRC and ACK
 8000772:	002b      	movs	r3, r5
 8000774:	466a      	mov	r2, sp
 8000776:	330a      	adds	r3, #10
 8000778:	08db      	lsrs	r3, r3, #3
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	469d      	mov	sp, r3
 8000780:	466e      	mov	r6, sp
 8000782:	1cec      	adds	r4, r5, #3
			memset(read_data, 0, sizeof(read_data));
 8000784:	0022      	movs	r2, r4
 8000786:	2100      	movs	r1, #0
 8000788:	4668      	mov	r0, sp
 800078a:	f000 fa63 	bl	8000c54 <memset>
			read_flash_bin((uint8_t*)read_data , address, out_buffer_size);
 800078e:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <decodeInput+0x248>)
 8000790:	002a      	movs	r2, r5
 8000792:	6819      	ldr	r1, [r3, #0]
 8000794:	4668      	mov	r0, sp
 8000796:	f7ff fdbf 	bl	8000318 <read_flash_bin>
            makeCrc(read_data,out_buffer_size);
 800079a:	0029      	movs	r1, r5
 800079c:	4668      	mov	r0, sp
 800079e:	f7ff fe0f 	bl	80003c0 <makeCrc>
            read_data[out_buffer_size] = calculated_crc_low_byte;
 80007a2:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <decodeInput+0x260>)
            sendString(read_data, out_buffer_size+3);
 80007a4:	4668      	mov	r0, sp
            read_data[out_buffer_size] = calculated_crc_low_byte;
 80007a6:	781b      	ldrb	r3, [r3, #0]
            sendString(read_data, out_buffer_size+3);
 80007a8:	0021      	movs	r1, r4
            read_data[out_buffer_size] = calculated_crc_low_byte;
 80007aa:	5573      	strb	r3, [r6, r5]
            read_data[out_buffer_size + 1] = calculated_crc_high_byte;
 80007ac:	4b13      	ldr	r3, [pc, #76]	; (80007fc <decodeInput+0x264>)
 80007ae:	446d      	add	r5, sp
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	706b      	strb	r3, [r5, #1]
            read_data[out_buffer_size + 2] = 0x30;
 80007b4:	2330      	movs	r3, #48	; 0x30
 80007b6:	70ab      	strb	r3, [r5, #2]
            sendString(read_data, out_buffer_size+3);
 80007b8:	f7ff fed1 	bl	800055e <sendString>
			setReceive();
 80007bc:	f7ff fe4a 	bl	8000454 <setReceive>
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	469d      	mov	sp, r3
 80007c4:	e708      	b.n	80005d8 <decodeInput+0x40>
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	20000041 	.word	0x20000041
 80007cc:	2000015f 	.word	0x2000015f
 80007d0:	20000048 	.word	0x20000048
 80007d4:	2000026c 	.word	0x2000026c
 80007d8:	2000004a 	.word	0x2000004a
 80007dc:	20000038 	.word	0x20000038
 80007e0:	2000014c 	.word	0x2000014c
 80007e4:	20000042 	.word	0x20000042
 80007e8:	00000fff 	.word	0x00000fff
 80007ec:	20000262 	.word	0x20000262
 80007f0:	20000040 	.word	0x20000040
 80007f4:	2000003c 	.word	0x2000003c
 80007f8:	2000015e 	.word	0x2000015e
 80007fc:	2000015d 	.word	0x2000015d

08000800 <recieveBuffer>:
void recieveBuffer(){
 8000800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	memset(rxBuffer, 0, sizeof(rxBuffer));
 8000802:	2281      	movs	r2, #129	; 0x81
	count = 0;
 8000804:	2400      	movs	r4, #0
	memset(rxBuffer, 0, sizeof(rxBuffer));
 8000806:	4e1b      	ldr	r6, [pc, #108]	; (8000874 <recieveBuffer+0x74>)
	count = 0;
 8000808:	4d1b      	ldr	r5, [pc, #108]	; (8000878 <recieveBuffer+0x78>)
	messagereceived = 0;
 800080a:	4b1c      	ldr	r3, [pc, #112]	; (800087c <recieveBuffer+0x7c>)
	memset(rxBuffer, 0, sizeof(rxBuffer));
 800080c:	0052      	lsls	r2, r2, #1
 800080e:	0021      	movs	r1, r4
 8000810:	0030      	movs	r0, r6
		if(TIM2->CNT > 250){
 8000812:	2780      	movs	r7, #128	; 0x80
	count = 0;
 8000814:	602c      	str	r4, [r5, #0]
	messagereceived = 0;
 8000816:	701c      	strb	r4, [r3, #0]
	memset(rxBuffer, 0, sizeof(rxBuffer));
 8000818:	f000 fa1c 	bl	8000c54 <memset>
		if(TIM2->CNT > 250){
 800081c:	05ff      	lsls	r7, r7, #23
	serialreadChar();
 800081e:	f7ff fe2d 	bl	800047c <serialreadChar>
	if(incoming_payload_no_command){
 8000822:	4b17      	ldr	r3, [pc, #92]	; (8000880 <recieveBuffer+0x80>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d010      	beq.n	800084c <recieveBuffer+0x4c>
		if(count == payload_buffer_size+2){
 800082a:	4a16      	ldr	r2, [pc, #88]	; (8000884 <recieveBuffer+0x84>)
 800082c:	682b      	ldr	r3, [r5, #0]
 800082e:	8812      	ldrh	r2, [r2, #0]
 8000830:	3202      	adds	r2, #2
 8000832:	429a      	cmp	r2, r3
 8000834:	d00e      	beq.n	8000854 <recieveBuffer+0x54>
		rxBuffer[i] = rxbyte;
 8000836:	4a14      	ldr	r2, [pc, #80]	; (8000888 <recieveBuffer+0x88>)
		count++;
 8000838:	3301      	adds	r3, #1
		rxBuffer[i] = rxbyte;
 800083a:	7812      	ldrb	r2, [r2, #0]
		count++;
 800083c:	602b      	str	r3, [r5, #0]
		rxBuffer[i] = rxbyte;
 800083e:	5532      	strb	r2, [r6, r4]
	for(int i = 0; i < sizeof(rxBuffer); i++){
 8000840:	2381      	movs	r3, #129	; 0x81
 8000842:	3401      	adds	r4, #1
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	429c      	cmp	r4, r3
 8000848:	d1e9      	bne.n	800081e <recieveBuffer+0x1e>
 800084a:	e003      	b.n	8000854 <recieveBuffer+0x54>
		if(TIM2->CNT > 250){
 800084c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800084e:	2afa      	cmp	r2, #250	; 0xfa
 8000850:	d903      	bls.n	800085a <recieveBuffer+0x5a>
		count = 0;
 8000852:	602b      	str	r3, [r5, #0]
		decodeInput();
 8000854:	f7ff fea0 	bl	8000598 <decodeInput>
}
 8000858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rxBuffer[i] = rxbyte;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <recieveBuffer+0x88>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	5533      	strb	r3, [r6, r4]
		if(i == 257){
 8000860:	2302      	movs	r3, #2
 8000862:	33ff      	adds	r3, #255	; 0xff
 8000864:	429c      	cmp	r4, r3
 8000866:	d1eb      	bne.n	8000840 <recieveBuffer+0x40>
			invalid_command+=20;       // needs one hundred to trigger a jump but will be reset on next set address commmand
 8000868:	4a08      	ldr	r2, [pc, #32]	; (800088c <recieveBuffer+0x8c>)
 800086a:	8813      	ldrh	r3, [r2, #0]
 800086c:	3314      	adds	r3, #20
 800086e:	8013      	strh	r3, [r2, #0]
 8000870:	e7e6      	b.n	8000840 <recieveBuffer+0x40>
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	2000015f 	.word	0x2000015f
 8000878:	2000003c 	.word	0x2000003c
 800087c:	20000044 	.word	0x20000044
 8000880:	20000041 	.word	0x20000041
 8000884:	20000048 	.word	0x20000048
 8000888:	20000045 	.word	0x20000045
 800088c:	20000042 	.word	0x20000042

08000890 <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000890:	2201      	movs	r2, #1
 8000892:	4923      	ldr	r1, [pc, #140]	; (8000920 <SystemClock_Config+0x90>)
{
 8000894:	b510      	push	{r4, lr}
 8000896:	680b      	ldr	r3, [r1, #0]
 8000898:	4393      	bics	r3, r2
 800089a:	4313      	orrs	r3, r2
 800089c:	600b      	str	r3, [r1, #0]
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800089e:	680b      	ldr	r3, [r1, #0]
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80008a0:	4b20      	ldr	r3, [pc, #128]	; (8000924 <SystemClock_Config+0x94>)
 80008a2:	6819      	ldr	r1, [r3, #0]
 80008a4:	430a      	orrs	r2, r1
 80008a6:	601a      	str	r2, [r3, #0]
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80008a8:	2202      	movs	r2, #2
 80008aa:	6819      	ldr	r1, [r3, #0]
  while(LL_RCC_HSI_IsReady() != 1)
 80008ac:	4211      	tst	r1, r2
 80008ae:	d0fc      	beq.n	80008aa <SystemClock_Config+0x1a>
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80008b0:	21f8      	movs	r1, #248	; 0xf8
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	438a      	bics	r2, r1
 80008b6:	0011      	movs	r1, r2
 80008b8:	2280      	movs	r2, #128	; 0x80
 80008ba:	430a      	orrs	r2, r1
 80008bc:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 80008be:	685a      	ldr	r2, [r3, #4]
 80008c0:	4919      	ldr	r1, [pc, #100]	; (8000928 <SystemClock_Config+0x98>)
 80008c2:	4011      	ands	r1, r2
 80008c4:	22a0      	movs	r2, #160	; 0xa0
 80008c6:	0392      	lsls	r2, r2, #14
 80008c8:	430a      	orrs	r2, r1
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 80008ca:	210f      	movs	r1, #15
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 80008cc:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 80008ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80008d0:	438a      	bics	r2, r1
 80008d2:	62da      	str	r2, [r3, #44]	; 0x2c
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80008d4:	2280      	movs	r2, #128	; 0x80
 80008d6:	6819      	ldr	r1, [r3, #0]
 80008d8:	0452      	lsls	r2, r2, #17
 80008da:	430a      	orrs	r2, r1
 80008dc:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	0492      	lsls	r2, r2, #18
 80008e2:	6819      	ldr	r1, [r3, #0]
  while(LL_RCC_PLL_IsReady() != 1)
 80008e4:	4211      	tst	r1, r2
 80008e6:	d0fc      	beq.n	80008e2 <SystemClock_Config+0x52>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80008e8:	21f0      	movs	r1, #240	; 0xf0
 80008ea:	685a      	ldr	r2, [r3, #4]
 80008ec:	438a      	bics	r2, r1
 80008ee:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80008f0:	685a      	ldr	r2, [r3, #4]
 80008f2:	490e      	ldr	r1, [pc, #56]	; (800092c <SystemClock_Config+0x9c>)
 80008f4:	400a      	ands	r2, r1
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80008f6:	2103      	movs	r1, #3
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80008f8:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80008fa:	685a      	ldr	r2, [r3, #4]
 80008fc:	438a      	bics	r2, r1
 80008fe:	0011      	movs	r1, r2
 8000900:	2202      	movs	r2, #2
 8000902:	430a      	orrs	r2, r1
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000904:	210c      	movs	r1, #12
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000906:	605a      	str	r2, [r3, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000908:	685a      	ldr	r2, [r3, #4]
 800090a:	400a      	ands	r2, r1
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800090c:	2a08      	cmp	r2, #8
 800090e:	d1fb      	bne.n	8000908 <SystemClock_Config+0x78>
  LL_Init1msTick(48000000);
 8000910:	4807      	ldr	r0, [pc, #28]	; (8000930 <SystemClock_Config+0xa0>)
 8000912:	f000 f965 	bl	8000be0 <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 8000916:	4806      	ldr	r0, [pc, #24]	; (8000930 <SystemClock_Config+0xa0>)
 8000918:	f000 f972 	bl	8000c00 <LL_SetSystemCoreClock>
}
 800091c:	bd10      	pop	{r4, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	40022000 	.word	0x40022000
 8000924:	40021000 	.word	0x40021000
 8000928:	ffc2ffff 	.word	0xffc2ffff
 800092c:	fffff8ff 	.word	0xfffff8ff
 8000930:	02dc6c00 	.word	0x02dc6c00

08000934 <main>:
{
 8000934:	b570      	push	{r4, r5, r6, lr}
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000936:	2501      	movs	r5, #1
  SET_BIT(RCC->APB1ENR, Periphs);
 8000938:	2180      	movs	r1, #128	; 0x80
  SET_BIT(RCC->APB2ENR, Periphs);
 800093a:	4c36      	ldr	r4, [pc, #216]	; (8000a14 <main+0xe0>)
 800093c:	b088      	sub	sp, #32
 800093e:	69a3      	ldr	r3, [r4, #24]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000940:	0549      	lsls	r1, r1, #21
  SET_BIT(RCC->APB2ENR, Periphs);
 8000942:	432b      	orrs	r3, r5
 8000944:	61a3      	str	r3, [r4, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000946:	69a3      	ldr	r3, [r4, #24]
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000948:	ae03      	add	r6, sp, #12
 800094a:	402b      	ands	r3, r5
 800094c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800094e:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000950:	69e2      	ldr	r2, [r4, #28]
 8000952:	430a      	orrs	r2, r1
 8000954:	61e2      	str	r2, [r4, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000956:	69e3      	ldr	r3, [r4, #28]
  FLASH->ACR |= FLASH_ACR_PRFTBE;   // prefetch buffer enable
 8000958:	4a2f      	ldr	r2, [pc, #188]	; (8000a18 <main+0xe4>)
 800095a:	400b      	ands	r3, r1
 800095c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800095e:	9b00      	ldr	r3, [sp, #0]
 8000960:	2310      	movs	r3, #16
 8000962:	6811      	ldr	r1, [r2, #0]
 8000964:	430b      	orrs	r3, r1
 8000966:	6013      	str	r3, [r2, #0]
  SystemClock_Config();
 8000968:	f7ff ff92 	bl	8000890 <SystemClock_Config>
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800096c:	200e      	movs	r0, #14
 800096e:	2212      	movs	r2, #18
 8000970:	2100      	movs	r1, #0
 8000972:	4468      	add	r0, sp
 8000974:	f000 f96e 	bl	8000c54 <memset>
  SET_BIT(RCC->APB1ENR, Periphs);
 8000978:	69e3      	ldr	r3, [r4, #28]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800097a:	0031      	movs	r1, r6
 800097c:	432b      	orrs	r3, r5
 800097e:	61e3      	str	r3, [r4, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000980:	69e3      	ldr	r3, [r4, #28]
 8000982:	2480      	movs	r4, #128	; 0x80
 8000984:	402b      	ands	r3, r5
 8000986:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8000988:	9b02      	ldr	r3, [sp, #8]
  TIM_InitStruct.Prescaler = 47;
 800098a:	232f      	movs	r3, #47	; 0x2f
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800098c:	05e4      	lsls	r4, r4, #23
  TIM_InitStruct.Prescaler = 47;
 800098e:	8033      	strh	r3, [r6, #0]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000990:	0020      	movs	r0, r4
  TIM_InitStruct.Autoreload = 0xFFFFFFFF;
 8000992:	3b30      	subs	r3, #48	; 0x30
 8000994:	60b3      	str	r3, [r6, #8]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000996:	f000 f8d3 	bl	8000b40 <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800099a:	2280      	movs	r2, #128	; 0x80
 800099c:	6823      	ldr	r3, [r4, #0]
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800099e:	491f      	ldr	r1, [pc, #124]	; (8000a1c <main+0xe8>)
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80009a0:	4393      	bics	r3, r2
 80009a2:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80009a4:	68a3      	ldr	r3, [r4, #8]
	 if( !(input_port->IDR & input_pin)){
 80009a6:	2604      	movs	r6, #4
 80009a8:	400b      	ands	r3, r1
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80009aa:	2170      	movs	r1, #112	; 0x70
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80009ac:	60a3      	str	r3, [r4, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80009ae:	6863      	ldr	r3, [r4, #4]
 80009b0:	438b      	bics	r3, r1
 80009b2:	6063      	str	r3, [r4, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80009b4:	68a3      	ldr	r3, [r4, #8]
 80009b6:	4393      	bics	r3, r2
 80009b8:	60a3      	str	r3, [r4, #8]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80009ba:	6823      	ldr	r3, [r4, #0]
 80009bc:	431d      	orrs	r5, r3
 80009be:	6025      	str	r5, [r4, #0]
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80009c0:	2490      	movs	r4, #144	; 0x90
  MX_GPIO_INPUT_INIT();     // init the pin with a pulldown
 80009c2:	f7ff fcb5 	bl	8000330 <MX_GPIO_INPUT_INIT>
 80009c6:	2230      	movs	r2, #48	; 0x30
 80009c8:	05e4      	lsls	r4, r4, #23
 80009ca:	68e3      	ldr	r3, [r4, #12]
 80009cc:	4d14      	ldr	r5, [pc, #80]	; (8000a20 <main+0xec>)
 80009ce:	4393      	bics	r3, r2
 80009d0:	001a      	movs	r2, r3
 80009d2:	2320      	movs	r3, #32
 80009d4:	4313      	orrs	r3, r2
 80009d6:	60e3      	str	r3, [r4, #12]
	 if( !(input_port->IDR & input_pin)){
 80009d8:	6923      	ldr	r3, [r4, #16]
 80009da:	4233      	tst	r3, r6
 80009dc:	d101      	bne.n	80009e2 <main+0xae>
		 jump();
 80009de:	f7ff fccd 	bl	800037c <jump>
	  delayMicroseconds(10);
 80009e2:	200a      	movs	r0, #10
 80009e4:	3d01      	subs	r5, #1
 80009e6:	f7ff fcc1 	bl	800036c <delayMicroseconds>
  for(int i = 0 ; i < 10000; i ++){
 80009ea:	2d00      	cmp	r5, #0
 80009ec:	d1f4      	bne.n	80009d8 <main+0xa4>
 80009ee:	2230      	movs	r2, #48	; 0x30
 80009f0:	68e3      	ldr	r3, [r4, #12]
 80009f2:	4393      	bics	r3, r2
 80009f4:	001a      	movs	r2, r3
 80009f6:	2310      	movs	r3, #16
 80009f8:	4313      	orrs	r3, r2
 80009fa:	60e3      	str	r3, [r4, #12]
  sendDeviceInfo();
 80009fc:	f7ff fdc0 	bl	8000580 <sendDeviceInfo>
	  recieveBuffer();
 8000a00:	f7ff fefe 	bl	8000800 <recieveBuffer>
	  if (invalid_command > 100){
 8000a04:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <main+0xf0>)
 8000a06:	881b      	ldrh	r3, [r3, #0]
 8000a08:	2b64      	cmp	r3, #100	; 0x64
 8000a0a:	d9f9      	bls.n	8000a00 <main+0xcc>
		  jump();
 8000a0c:	f7ff fcb6 	bl	800037c <jump>
 8000a10:	e7f6      	b.n	8000a00 <main+0xcc>
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	40021000 	.word	0x40021000
 8000a18:	40022000 	.word	0x40022000
 8000a1c:	ffffbff8 	.word	0xffffbff8
 8000a20:	00002710 	.word	0x00002710
 8000a24:	20000042 	.word	0x20000042

08000a28 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a28:	4770      	bx	lr

08000a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2a:	e7fe      	b.n	8000a2a <HardFault_Handler>

08000a2c <SVC_Handler>:
 8000a2c:	4770      	bx	lr

08000a2e <PendSV_Handler>:
 8000a2e:	4770      	bx	lr

08000a30 <SysTick_Handler>:
 8000a30:	4770      	bx	lr

08000a32 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a32:	4770      	bx	lr

08000a34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a34:	480d      	ldr	r0, [pc, #52]	; (8000a6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a38:	480d      	ldr	r0, [pc, #52]	; (8000a70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a3a:	490e      	ldr	r1, [pc, #56]	; (8000a74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a3c:	4a0e      	ldr	r2, [pc, #56]	; (8000a78 <LoopForever+0xe>)
  movs r3, #0
 8000a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a40:	e002      	b.n	8000a48 <LoopCopyDataInit>

08000a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a46:	3304      	adds	r3, #4

08000a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a4c:	d3f9      	bcc.n	8000a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a4e:	4a0b      	ldr	r2, [pc, #44]	; (8000a7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a50:	4c0b      	ldr	r4, [pc, #44]	; (8000a80 <LoopForever+0x16>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a54:	e001      	b.n	8000a5a <LoopFillZerobss>

08000a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a58:	3204      	adds	r2, #4

08000a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a5c:	d3fb      	bcc.n	8000a56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000a5e:	f7ff ffe8 	bl	8000a32 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000a62:	f000 f8d3 	bl	8000c0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a66:	f7ff ff65 	bl	8000934 <main>

08000a6a <LoopForever>:

LoopForever:
    b LoopForever
 8000a6a:	e7fe      	b.n	8000a6a <LoopForever>
  ldr   r0, =_estack
 8000a6c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a74:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000a78:	08000c84 	.word	0x08000c84
  ldr r2, =_sbss
 8000a7c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000a80:	20000274 	.word	0x20000274

08000a84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a84:	e7fe      	b.n	8000a84 <ADC1_COMP_IRQHandler>

08000a86 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000a86:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8000a88:	2700      	movs	r7, #0
 8000a8a:	684b      	ldr	r3, [r1, #4]
{
 8000a8c:	b085      	sub	sp, #20
 8000a8e:	9301      	str	r3, [sp, #4]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000a90:	680e      	ldr	r6, [r1, #0]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	9302      	str	r3, [sp, #8]
 8000a96:	0033      	movs	r3, r6
 8000a98:	40fb      	lsrs	r3, r7
 8000a9a:	d10b      	bne.n	8000ab4 <LL_GPIO_Init+0x2e>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000a9c:	9b02      	ldr	r3, [sp, #8]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d805      	bhi.n	8000aae <LL_GPIO_Init+0x28>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000aa2:	6843      	ldr	r3, [r0, #4]
 8000aa4:	68ca      	ldr	r2, [r1, #12]
 8000aa6:	43b3      	bics	r3, r6
 8000aa8:	4356      	muls	r6, r2
 8000aaa:	431e      	orrs	r6, r3
 8000aac:	6046      	str	r6, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 8000aae:	2000      	movs	r0, #0
 8000ab0:	b005      	add	sp, #20
 8000ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	40bb      	lsls	r3, r7
 8000ab8:	4033      	ands	r3, r6
    if (currentpin != 0x00u)
 8000aba:	d033      	beq.n	8000b24 <LL_GPIO_Init+0x9e>
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8000abc:	001a      	movs	r2, r3
 8000abe:	2503      	movs	r5, #3
 8000ac0:	435a      	muls	r2, r3
 8000ac2:	4355      	muls	r5, r2
 8000ac4:	43ed      	mvns	r5, r5
 8000ac6:	6804      	ldr	r4, [r0, #0]
 8000ac8:	9500      	str	r5, [sp, #0]
 8000aca:	402c      	ands	r4, r5
 8000acc:	9d01      	ldr	r5, [sp, #4]
 8000ace:	4355      	muls	r5, r2
 8000ad0:	432c      	orrs	r4, r5
 8000ad2:	6004      	str	r4, [r0, #0]
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000ad4:	9c02      	ldr	r4, [sp, #8]
 8000ad6:	2c01      	cmp	r4, #1
 8000ad8:	d80a      	bhi.n	8000af0 <LL_GPIO_Init+0x6a>
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8000ada:	6884      	ldr	r4, [r0, #8]
 8000adc:	46a4      	mov	ip, r4
 8000ade:	4665      	mov	r5, ip
 8000ae0:	688c      	ldr	r4, [r1, #8]
 8000ae2:	4354      	muls	r4, r2
 8000ae4:	9403      	str	r4, [sp, #12]
 8000ae6:	9c00      	ldr	r4, [sp, #0]
 8000ae8:	4025      	ands	r5, r4
 8000aea:	9c03      	ldr	r4, [sp, #12]
 8000aec:	432c      	orrs	r4, r5
 8000aee:	6084      	str	r4, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8000af0:	68c4      	ldr	r4, [r0, #12]
 8000af2:	46a4      	mov	ip, r4
 8000af4:	4665      	mov	r5, ip
 8000af6:	690c      	ldr	r4, [r1, #16]
 8000af8:	4354      	muls	r4, r2
 8000afa:	9403      	str	r4, [sp, #12]
 8000afc:	9c00      	ldr	r4, [sp, #0]
 8000afe:	402c      	ands	r4, r5
 8000b00:	0025      	movs	r5, r4
 8000b02:	9c03      	ldr	r4, [sp, #12]
 8000b04:	4325      	orrs	r5, r4
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000b06:	9c01      	ldr	r4, [sp, #4]
 8000b08:	60c5      	str	r5, [r0, #12]
 8000b0a:	2c02      	cmp	r4, #2
 8000b0c:	d10a      	bne.n	8000b24 <LL_GPIO_Init+0x9e>
 8000b0e:	694c      	ldr	r4, [r1, #20]
        if (currentpin < LL_GPIO_PIN_8)
 8000b10:	2bff      	cmp	r3, #255	; 0xff
 8000b12:	d809      	bhi.n	8000b28 <LL_GPIO_Init+0xa2>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8000b14:	250f      	movs	r5, #15
 8000b16:	4352      	muls	r2, r2
 8000b18:	4355      	muls	r5, r2
 8000b1a:	4362      	muls	r2, r4
 8000b1c:	6a03      	ldr	r3, [r0, #32]
 8000b1e:	43ab      	bics	r3, r5
 8000b20:	4313      	orrs	r3, r2
 8000b22:	6203      	str	r3, [r0, #32]
    pinpos++;
 8000b24:	3701      	adds	r7, #1
 8000b26:	e7b6      	b.n	8000a96 <LL_GPIO_Init+0x10>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8000b28:	220f      	movs	r2, #15
 8000b2a:	0a1b      	lsrs	r3, r3, #8
 8000b2c:	435b      	muls	r3, r3
 8000b2e:	435b      	muls	r3, r3
 8000b30:	435a      	muls	r2, r3
 8000b32:	4363      	muls	r3, r4
 8000b34:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8000b36:	4395      	bics	r5, r2
 8000b38:	431d      	orrs	r5, r3
 8000b3a:	6245      	str	r5, [r0, #36]	; 0x24
 8000b3c:	e7f2      	b.n	8000b24 <LL_GPIO_Init+0x9e>
	...

08000b40 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000b40:	4a20      	ldr	r2, [pc, #128]	; (8000bc4 <LL_TIM_Init+0x84>)
{
 8000b42:	b510      	push	{r4, lr}
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8000b44:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000b46:	4290      	cmp	r0, r2
 8000b48:	d006      	beq.n	8000b58 <LL_TIM_Init+0x18>
 8000b4a:	2480      	movs	r4, #128	; 0x80
 8000b4c:	05e4      	lsls	r4, r4, #23
 8000b4e:	42a0      	cmp	r0, r4
 8000b50:	d002      	beq.n	8000b58 <LL_TIM_Init+0x18>
 8000b52:	4c1d      	ldr	r4, [pc, #116]	; (8000bc8 <LL_TIM_Init+0x88>)
 8000b54:	42a0      	cmp	r0, r4
 8000b56:	d10c      	bne.n	8000b72 <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000b58:	2470      	movs	r4, #112	; 0x70
 8000b5a:	43a3      	bics	r3, r4
 8000b5c:	684c      	ldr	r4, [r1, #4]
 8000b5e:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000b60:	4290      	cmp	r0, r2
 8000b62:	d012      	beq.n	8000b8a <LL_TIM_Init+0x4a>
 8000b64:	2480      	movs	r4, #128	; 0x80
 8000b66:	05e4      	lsls	r4, r4, #23
 8000b68:	42a0      	cmp	r0, r4
 8000b6a:	d00e      	beq.n	8000b8a <LL_TIM_Init+0x4a>
 8000b6c:	4c16      	ldr	r4, [pc, #88]	; (8000bc8 <LL_TIM_Init+0x88>)
 8000b6e:	42a0      	cmp	r0, r4
 8000b70:	d00b      	beq.n	8000b8a <LL_TIM_Init+0x4a>
 8000b72:	4c16      	ldr	r4, [pc, #88]	; (8000bcc <LL_TIM_Init+0x8c>)
 8000b74:	42a0      	cmp	r0, r4
 8000b76:	d008      	beq.n	8000b8a <LL_TIM_Init+0x4a>
 8000b78:	4c15      	ldr	r4, [pc, #84]	; (8000bd0 <LL_TIM_Init+0x90>)
 8000b7a:	42a0      	cmp	r0, r4
 8000b7c:	d005      	beq.n	8000b8a <LL_TIM_Init+0x4a>
 8000b7e:	4c15      	ldr	r4, [pc, #84]	; (8000bd4 <LL_TIM_Init+0x94>)
 8000b80:	42a0      	cmp	r0, r4
 8000b82:	d002      	beq.n	8000b8a <LL_TIM_Init+0x4a>
 8000b84:	4c14      	ldr	r4, [pc, #80]	; (8000bd8 <LL_TIM_Init+0x98>)
 8000b86:	42a0      	cmp	r0, r4
 8000b88:	d103      	bne.n	8000b92 <LL_TIM_Init+0x52>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000b8a:	4c14      	ldr	r4, [pc, #80]	; (8000bdc <LL_TIM_Init+0x9c>)
 8000b8c:	4023      	ands	r3, r4
 8000b8e:	68cc      	ldr	r4, [r1, #12]
 8000b90:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000b92:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8000b94:	688b      	ldr	r3, [r1, #8]
 8000b96:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000b98:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8000b9a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000b9c:	4290      	cmp	r0, r2
 8000b9e:	d008      	beq.n	8000bb2 <LL_TIM_Init+0x72>
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <LL_TIM_Init+0x90>)
 8000ba2:	4298      	cmp	r0, r3
 8000ba4:	d005      	beq.n	8000bb2 <LL_TIM_Init+0x72>
 8000ba6:	4b0b      	ldr	r3, [pc, #44]	; (8000bd4 <LL_TIM_Init+0x94>)
 8000ba8:	4298      	cmp	r0, r3
 8000baa:	d002      	beq.n	8000bb2 <LL_TIM_Init+0x72>
 8000bac:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <LL_TIM_Init+0x98>)
 8000bae:	4298      	cmp	r0, r3
 8000bb0:	d101      	bne.n	8000bb6 <LL_TIM_Init+0x76>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8000bb2:	7c0b      	ldrb	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8000bb4:	6303      	str	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	6942      	ldr	r2, [r0, #20]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	bd10      	pop	{r4, pc}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	40012c00 	.word	0x40012c00
 8000bc8:	40000400 	.word	0x40000400
 8000bcc:	40002000 	.word	0x40002000
 8000bd0:	40014000 	.word	0x40014000
 8000bd4:	40014400 	.word	0x40014400
 8000bd8:	40014800 	.word	0x40014800
 8000bdc:	fffffcff 	.word	0xfffffcff

08000be0 <LL_Init1msTick>:
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000be0:	21fa      	movs	r1, #250	; 0xfa
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000be2:	b510      	push	{r4, lr}
 8000be4:	0089      	lsls	r1, r1, #2
 8000be6:	f7ff fa8f 	bl	8000108 <__udivsi3>
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000bea:	2200      	movs	r2, #0
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000bec:	4b03      	ldr	r3, [pc, #12]	; (8000bfc <LL_Init1msTick+0x1c>)
 8000bee:	3801      	subs	r0, #1
 8000bf0:	6058      	str	r0, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000bf2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bf4:	3205      	adds	r2, #5
 8000bf6:	601a      	str	r2, [r3, #0]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
}
 8000bf8:	bd10      	pop	{r4, pc}
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	e000e010 	.word	0xe000e010

08000c00 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000c00:	4b01      	ldr	r3, [pc, #4]	; (8000c08 <LL_SetSystemCoreClock+0x8>)
 8000c02:	6018      	str	r0, [r3, #0]
}
 8000c04:	4770      	bx	lr
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	20000014 	.word	0x20000014

08000c0c <__libc_init_array>:
 8000c0c:	b570      	push	{r4, r5, r6, lr}
 8000c0e:	2600      	movs	r6, #0
 8000c10:	4d0c      	ldr	r5, [pc, #48]	; (8000c44 <__libc_init_array+0x38>)
 8000c12:	4c0d      	ldr	r4, [pc, #52]	; (8000c48 <__libc_init_array+0x3c>)
 8000c14:	1b64      	subs	r4, r4, r5
 8000c16:	10a4      	asrs	r4, r4, #2
 8000c18:	42a6      	cmp	r6, r4
 8000c1a:	d109      	bne.n	8000c30 <__libc_init_array+0x24>
 8000c1c:	2600      	movs	r6, #0
 8000c1e:	f000 f821 	bl	8000c64 <_init>
 8000c22:	4d0a      	ldr	r5, [pc, #40]	; (8000c4c <__libc_init_array+0x40>)
 8000c24:	4c0a      	ldr	r4, [pc, #40]	; (8000c50 <__libc_init_array+0x44>)
 8000c26:	1b64      	subs	r4, r4, r5
 8000c28:	10a4      	asrs	r4, r4, #2
 8000c2a:	42a6      	cmp	r6, r4
 8000c2c:	d105      	bne.n	8000c3a <__libc_init_array+0x2e>
 8000c2e:	bd70      	pop	{r4, r5, r6, pc}
 8000c30:	00b3      	lsls	r3, r6, #2
 8000c32:	58eb      	ldr	r3, [r5, r3]
 8000c34:	4798      	blx	r3
 8000c36:	3601      	adds	r6, #1
 8000c38:	e7ee      	b.n	8000c18 <__libc_init_array+0xc>
 8000c3a:	00b3      	lsls	r3, r6, #2
 8000c3c:	58eb      	ldr	r3, [r5, r3]
 8000c3e:	4798      	blx	r3
 8000c40:	3601      	adds	r6, #1
 8000c42:	e7f2      	b.n	8000c2a <__libc_init_array+0x1e>
 8000c44:	08000c7c 	.word	0x08000c7c
 8000c48:	08000c7c 	.word	0x08000c7c
 8000c4c:	08000c7c 	.word	0x08000c7c
 8000c50:	08000c80 	.word	0x08000c80

08000c54 <memset>:
 8000c54:	0003      	movs	r3, r0
 8000c56:	1812      	adds	r2, r2, r0
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d100      	bne.n	8000c5e <memset+0xa>
 8000c5c:	4770      	bx	lr
 8000c5e:	7019      	strb	r1, [r3, #0]
 8000c60:	3301      	adds	r3, #1
 8000c62:	e7f9      	b.n	8000c58 <memset+0x4>

08000c64 <_init>:
 8000c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c6a:	bc08      	pop	{r3}
 8000c6c:	469e      	mov	lr, r3
 8000c6e:	4770      	bx	lr

08000c70 <_fini>:
 8000c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c76:	bc08      	pop	{r3}
 8000c78:	469e      	mov	lr, r3
 8000c7a:	4770      	bx	lr
