{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599893223508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599893223509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 12 14:47:03 2020 " "Processing started: Sat Sep 12 14:47:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599893223509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599893223509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scnu-fpga-curriculum-design -c cd_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off scnu-fpga-curriculum-design -c cd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599893223509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1599893224031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/seg.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg_ck " "Found entity 1: bcd2seg_ck" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224092 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd2seg_ca " "Found entity 2: bcd2seg_ca" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224092 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_display " "Found entity 3: seg_display" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/registers.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../source/modules/Registers.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Registers.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224096 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "../source/modules/Registers.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/multipliers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/multipliers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_Flow_8x8b " "Found entity 1: Multiplier_Flow_8x8b" {  } { { "../source/modules/Multipliers.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/key_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/key_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handler " "Found entity 1: key_handler" {  } { { "../source/modules/key_handler.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/key_handler.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../source/modules/clkdiv.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/clkdiv.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/adders.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_1b " "Found entity 1: HalfAdder_1b" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224114 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder_1b " "Found entity 2: FullAdder_1b" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224114 ""} { "Info" "ISGN_ENTITY_NAME" "3 HalfAdder_4b " "Found entity 3: HalfAdder_4b" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224114 ""} { "Info" "ISGN_ENTITY_NAME" "4 HalfAdder " "Found entity 4: HalfAdder" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224114 ""} { "Info" "ISGN_ENTITY_NAME" "5 FullAdder " "Found entity 5: FullAdder" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cd_top.v(114) " "Verilog HDL information at cd_top.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1599893224128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/cd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/cd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_top " "Found entity 1: cd_top" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893224130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893224130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cd_top " "Elaborating entity \"cd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599893224239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(152) " "Verilog HDL assignment warning at cd_top.v(152): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224242 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(163) " "Verilog HDL assignment warning at cd_top.v(163): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224243 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cd_top.v(194) " "Verilog HDL assignment warning at cd_top.v(194): truncated value with size 32 to match size of target (7)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224243 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(200) " "Verilog HDL assignment warning at cd_top.v(200): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224243 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(201) " "Verilog HDL assignment warning at cd_top.v(201): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224244 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cd_top.v(205) " "Verilog HDL assignment warning at cd_top.v(205): truncated value with size 32 to match size of target (7)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224244 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(288) " "Verilog HDL assignment warning at cd_top.v(288): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224250 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cd_top.v(289) " "Verilog HDL assignment warning at cd_top.v(289): truncated value with size 32 to match size of target (12)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224253 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(290) " "Verilog HDL assignment warning at cd_top.v(290): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224253 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(291) " "Verilog HDL assignment warning at cd_top.v(291): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224253 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(293) " "Verilog HDL assignment warning at cd_top.v(293): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224253 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cd_top.v(294) " "Verilog HDL assignment warning at cd_top.v(294): truncated value with size 32 to match size of target (12)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224253 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(295) " "Verilog HDL assignment warning at cd_top.v(295): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224253 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(296) " "Verilog HDL assignment warning at cd_top.v(296): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224254 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(298) " "Verilog HDL assignment warning at cd_top.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224254 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cd_top.v(299) " "Verilog HDL assignment warning at cd_top.v(299): truncated value with size 32 to match size of target (20)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224255 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(300) " "Verilog HDL assignment warning at cd_top.v(300): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224255 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cd_top.v(301) " "Verilog HDL assignment warning at cd_top.v(301): truncated value with size 32 to match size of target (20)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224255 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(302) " "Verilog HDL assignment warning at cd_top.v(302): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224256 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cd_top.v(303) " "Verilog HDL assignment warning at cd_top.v(303): truncated value with size 32 to match size of target (20)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224256 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(304) " "Verilog HDL assignment warning at cd_top.v(304): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224257 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cd_top.v(305) " "Verilog HDL assignment warning at cd_top.v(305): truncated value with size 32 to match size of target (4)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224257 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_bcd_data cd_top.v(310) " "Verilog HDL Always Construct warning at cd_top.v(310): inferring latch(es) for variable \"seg_bcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 310 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599893224257 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(405) " "Verilog HDL assignment warning at cd_top.v(405): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224264 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "breath_counter_max cd_top.v(395) " "Verilog HDL Always Construct warning at cd_top.v(395): inferring latch(es) for variable \"breath_counter_max\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599893224265 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(450) " "Verilog HDL assignment warning at cd_top.v(450): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224266 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(458) " "Verilog HDL assignment warning at cd_top.v(458): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224266 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(468) " "Verilog HDL assignment warning at cd_top.v(468): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224267 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(476) " "Verilog HDL assignment warning at cd_top.v(476): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224267 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(486) " "Verilog HDL assignment warning at cd_top.v(486): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224268 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(494) " "Verilog HDL assignment warning at cd_top.v(494): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224268 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(504) " "Verilog HDL assignment warning at cd_top.v(504): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224268 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(512) " "Verilog HDL assignment warning at cd_top.v(512): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224269 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(522) " "Verilog HDL assignment warning at cd_top.v(522): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224269 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(530) " "Verilog HDL assignment warning at cd_top.v(530): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224270 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(540) " "Verilog HDL assignment warning at cd_top.v(540): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224270 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(548) " "Verilog HDL assignment warning at cd_top.v(548): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224270 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(558) " "Verilog HDL assignment warning at cd_top.v(558): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224271 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(566) " "Verilog HDL assignment warning at cd_top.v(566): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224271 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(576) " "Verilog HDL assignment warning at cd_top.v(576): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224272 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cd_top.v(584) " "Verilog HDL assignment warning at cd_top.v(584): truncated value with size 32 to match size of target (10)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224272 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[0\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[0\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[1\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[1\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[2\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[2\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[3\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[3\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[4\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[4\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[5\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[5\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[6\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[6\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[7\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[7\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[8\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[8\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224292 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breath_counter_max\[9\] cd_top.v(395) " "Inferred latch for \"breath_counter_max\[9\]\" at cd_top.v(395)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 395 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224293 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[0\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[0\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224293 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[1\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[1\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224293 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[2\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[2\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224293 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[3\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[3\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[4\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[4\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[5\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[5\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[6\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[6\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[7\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[7\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[8\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[8\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[9\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[9\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[10\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[10\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[11\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[11\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224294 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[12\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[12\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224295 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[13\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[13\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224295 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[14\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[14\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224295 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[15\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[15\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224295 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[16\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[16\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224296 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[17\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[17\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224296 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[18\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[18\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224296 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[19\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[19\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[20\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[20\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[21\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[21\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[22\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[22\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[23\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[23\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[24\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[24\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[25\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[25\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224297 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[26\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[26\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224298 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[27\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[27\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224298 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[28\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[28\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224298 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[29\] cd_top.v(311) " "Inferred latch for \"seg_bcd_data\[29\]\" at cd_top.v(311)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224298 "|cd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_300 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_300\"" {  } { { "../source/cd_top.v" "div_50m_300" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_100 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_100\"" {  } { { "../source/cd_top.v" "div_50m_100" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_2 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_2\"" {  } { { "../source/cd_top.v" "div_50m_2" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_32k " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_32k\"" {  } { { "../source/cd_top.v" "div_50m_32k" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_128 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_128\"" {  } { { "../source/cd_top.v" "div_50m_128" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:segdpy " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:segdpy\"" {  } { { "../source/cd_top.v" "segdpy" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(104) " "Verilog HDL assignment warning at seg.v(104): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224436 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(108) " "Verilog HDL assignment warning at seg.v(108): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224437 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(112) " "Verilog HDL assignment warning at seg.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224437 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(116) " "Verilog HDL assignment warning at seg.v(116): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224437 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(120) " "Verilog HDL assignment warning at seg.v(120): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599893224437 "|cd_top|seg_display:segdpy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seg_ca seg_display:segdpy\|bcd2seg_ca:segdec " "Elaborating entity \"bcd2seg_ca\" for hierarchy \"seg_display:segdpy\|bcd2seg_ca:segdec\"" {  } { { "../source/modules/seg.v" "segdec" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224439 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(49) " "Verilog HDL Case Statement warning at seg.v(49): incomplete case statement has no default case item" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_code seg.v(48) " "Verilog HDL Always Construct warning at seg.v(48): inferring latch(es) for variable \"seg_code\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[0\] seg.v(48) " "Inferred latch for \"seg_code\[0\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[1\] seg.v(48) " "Inferred latch for \"seg_code\[1\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[2\] seg.v(48) " "Inferred latch for \"seg_code\[2\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[3\] seg.v(48) " "Inferred latch for \"seg_code\[3\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[4\] seg.v(48) " "Inferred latch for \"seg_code\[4\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[5\] seg.v(48) " "Inferred latch for \"seg_code\[5\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[6\] seg.v(48) " "Inferred latch for \"seg_code\[6\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[7\] seg.v(48) " "Inferred latch for \"seg_code\[7\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1599893224440 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handler key_handler:k_rst " "Elaborating entity \"key_handler\" for hierarchy \"key_handler:k_rst\"" {  } { { "../source/cd_top.v" "k_rst" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_Flow_8x8b Multiplier_Flow_8x8b:u_mul " "Elaborating entity \"Multiplier_Flow_8x8b\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\"" {  } { { "../source/cd_top.v" "u_mul" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder Multiplier_Flow_8x8b:u_mul\|HalfAdder:HA_1 " "Elaborating entity \"HalfAdder\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|HalfAdder:HA_1\"" {  } { { "../source/modules/Multipliers.v" "HA_1" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_1 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_1\"" {  } { { "../source/modules/Multipliers.v" "REG_1" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_2 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_2\"" {  } { { "../source/modules/Multipliers.v" "REG_2" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_3 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_3\"" {  } { { "../source/modules/Multipliers.v" "REG_3" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_4 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_4\"" {  } { { "../source/modules/Multipliers.v" "REG_4" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_5 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_5\"" {  } { { "../source/modules/Multipliers.v" "REG_5" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_6 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_6\"" {  } { { "../source/modules/Multipliers.v" "REG_6" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893224513 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "../source/cd_top.v" "Div4" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 299 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "../source/cd_top.v" "Div5" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 301 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "../source/cd_top.v" "Mod6" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 302 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "../source/cd_top.v" "Div2" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "../source/cd_top.v" "Div3" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "../source/cd_top.v" "Mod5" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "../source/cd_top.v" "Mod3" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "../source/cd_top.v" "Mod4" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "../source/cd_top.v" "Mod2" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 293 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "../source/cd_top.v" "Div6" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 303 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "../source/cd_top.v" "Mod7" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 304 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../source/cd_top.v" "Mod0" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 288 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../source/cd_top.v" "Div0" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 289 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "../source/cd_top.v" "Mod1" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "../source/cd_top.v" "Div7" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 305 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../source/cd_top.v" "Div1" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226616 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1599893226616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 299 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226667 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 299 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599893226667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893226755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893226755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893226773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893226773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893226813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893226813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893226883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893226883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893226968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893226968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 302 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893226995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893226995 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 302 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599893226995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893227070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893227070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 294 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893227106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227106 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 294 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599893227106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893227204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893227204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893227233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893227233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893227263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893227263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893227278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227278 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599893227278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 295 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893227326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227326 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 295 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599893227326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599893227394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599893227394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 305 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893227576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1599893227576 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 305 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1599893227576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[0\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228494 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[1\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228498 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[2\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228498 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[3\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228499 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[4\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228499 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[5\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228499 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[6\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[0\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[0\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228499 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[20\] " "Latch seg_bcd_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228500 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[10\] " "Latch seg_bcd_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228500 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sta_current.S2 " "Ports ENA and CLR on the latch are fed by the same signal sta_current.S2" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228500 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[5\] " "Latch seg_bcd_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228501 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[0\] " "Latch seg_bcd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sta_current.S3 " "Ports D and ENA on the latch are fed by the same signal sta_current.S3" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228501 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[15\] " "Latch seg_bcd_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sta_current.S3 " "Ports D and ENA on the latch are fed by the same signal sta_current.S3" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228501 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[21\] " "Latch seg_bcd_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228501 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[11\] " "Latch seg_bcd_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sta_current.S2 " "Ports ENA and CLR on the latch are fed by the same signal sta_current.S2" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[6\] " "Latch seg_bcd_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sta_current.S3 " "Ports D and ENA on the latch are fed by the same signal sta_current.S3" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[1\] " "Latch seg_bcd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[16\] " "Latch seg_bcd_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[22\] " "Latch seg_bcd_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[12\] " "Latch seg_bcd_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sta_current.S2 " "Ports ENA and CLR on the latch are fed by the same signal sta_current.S2" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228503 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[7\] " "Latch seg_bcd_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228505 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[2\] " "Latch seg_bcd_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228505 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[17\] " "Latch seg_bcd_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228505 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[23\] " "Latch seg_bcd_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228505 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[13\] " "Latch seg_bcd_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228505 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sta_current.S2 " "Ports ENA and CLR on the latch are fed by the same signal sta_current.S2" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228505 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[8\] " "Latch seg_bcd_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228506 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[3\] " "Latch seg_bcd_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228506 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_bcd_data\[18\] " "Latch seg_bcd_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_mode " "Ports D and ENA on the latch are fed by the same signal bcd_mode" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1599893228507 ""}  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 311 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1599893228507 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 430 -1 0 } } { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1599893228526 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1599893228528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1599893229509 "|cd_top|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1599893229509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1599893229832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599893231066 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div7\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div7\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div7\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div7\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div7\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div7\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div3\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div3\|lpm_divide_jhm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div5\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div5\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod6\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231093 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1599893231093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/output_files/cd_top.map.smsg " "Generated suppressed messages file C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/output_files/cd_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1599893231358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599893231741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599893231741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2251 " "Implemented 2251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599893232014 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599893232014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2220 " "Implemented 2220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599893232014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599893232014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599893232228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 12 14:47:12 2020 " "Processing ended: Sat Sep 12 14:47:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599893232228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599893232228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599893232228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599893232228 ""}
