begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- lldb-arm-register-enums.h -----------------------------*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|lldb_arm_register_enums_h
end_ifndef

begin_define
define|#
directive|define
name|lldb_arm_register_enums_h
end_define

begin_decl_stmt
name|namespace
name|lldb_private
block|{
comment|// LLDB register codes (e.g. RegisterKind == eRegisterKindLLDB)
comment|//---------------------------------------------------------------------------
comment|// Internal codes for all ARM registers.
comment|//---------------------------------------------------------------------------
enum|enum
block|{
name|k_first_gpr_arm
init|=
literal|0
block|,
name|gpr_r0_arm
init|=
name|k_first_gpr_arm
block|,
name|gpr_r1_arm
block|,
name|gpr_r2_arm
block|,
name|gpr_r3_arm
block|,
name|gpr_r4_arm
block|,
name|gpr_r5_arm
block|,
name|gpr_r6_arm
block|,
name|gpr_r7_arm
block|,
name|gpr_r8_arm
block|,
name|gpr_r9_arm
block|,
name|gpr_r10_arm
block|,
name|gpr_r11_arm
block|,
name|gpr_r12_arm
block|,
name|gpr_r13_arm
block|,
name|gpr_sp_arm
init|=
name|gpr_r13_arm
block|,
name|gpr_r14_arm
block|,
name|gpr_lr_arm
init|=
name|gpr_r14_arm
block|,
name|gpr_r15_arm
block|,
name|gpr_pc_arm
init|=
name|gpr_r15_arm
block|,
name|gpr_cpsr_arm
block|,
name|k_last_gpr_arm
init|=
name|gpr_cpsr_arm
block|,
name|k_first_fpr_arm
block|,
name|fpu_s0_arm
init|=
name|k_first_fpr_arm
block|,
name|fpu_s1_arm
block|,
name|fpu_s2_arm
block|,
name|fpu_s3_arm
block|,
name|fpu_s4_arm
block|,
name|fpu_s5_arm
block|,
name|fpu_s6_arm
block|,
name|fpu_s7_arm
block|,
name|fpu_s8_arm
block|,
name|fpu_s9_arm
block|,
name|fpu_s10_arm
block|,
name|fpu_s11_arm
block|,
name|fpu_s12_arm
block|,
name|fpu_s13_arm
block|,
name|fpu_s14_arm
block|,
name|fpu_s15_arm
block|,
name|fpu_s16_arm
block|,
name|fpu_s17_arm
block|,
name|fpu_s18_arm
block|,
name|fpu_s19_arm
block|,
name|fpu_s20_arm
block|,
name|fpu_s21_arm
block|,
name|fpu_s22_arm
block|,
name|fpu_s23_arm
block|,
name|fpu_s24_arm
block|,
name|fpu_s25_arm
block|,
name|fpu_s26_arm
block|,
name|fpu_s27_arm
block|,
name|fpu_s28_arm
block|,
name|fpu_s29_arm
block|,
name|fpu_s30_arm
block|,
name|fpu_s31_arm
block|,
name|fpu_fpscr_arm
block|,
name|fpu_d0_arm
block|,
name|fpu_d1_arm
block|,
name|fpu_d2_arm
block|,
name|fpu_d3_arm
block|,
name|fpu_d4_arm
block|,
name|fpu_d5_arm
block|,
name|fpu_d6_arm
block|,
name|fpu_d7_arm
block|,
name|fpu_d8_arm
block|,
name|fpu_d9_arm
block|,
name|fpu_d10_arm
block|,
name|fpu_d11_arm
block|,
name|fpu_d12_arm
block|,
name|fpu_d13_arm
block|,
name|fpu_d14_arm
block|,
name|fpu_d15_arm
block|,
name|fpu_d16_arm
block|,
name|fpu_d17_arm
block|,
name|fpu_d18_arm
block|,
name|fpu_d19_arm
block|,
name|fpu_d20_arm
block|,
name|fpu_d21_arm
block|,
name|fpu_d22_arm
block|,
name|fpu_d23_arm
block|,
name|fpu_d24_arm
block|,
name|fpu_d25_arm
block|,
name|fpu_d26_arm
block|,
name|fpu_d27_arm
block|,
name|fpu_d28_arm
block|,
name|fpu_d29_arm
block|,
name|fpu_d30_arm
block|,
name|fpu_d31_arm
block|,
name|fpu_q0_arm
block|,
name|fpu_q1_arm
block|,
name|fpu_q2_arm
block|,
name|fpu_q3_arm
block|,
name|fpu_q4_arm
block|,
name|fpu_q5_arm
block|,
name|fpu_q6_arm
block|,
name|fpu_q7_arm
block|,
name|fpu_q8_arm
block|,
name|fpu_q9_arm
block|,
name|fpu_q10_arm
block|,
name|fpu_q11_arm
block|,
name|fpu_q12_arm
block|,
name|fpu_q13_arm
block|,
name|fpu_q14_arm
block|,
name|fpu_q15_arm
block|,
name|k_last_fpr_arm
init|=
name|fpu_q15_arm
block|,
name|exc_exception_arm
block|,
name|exc_fsr_arm
block|,
name|exc_far_arm
block|,
name|dbg_bvr0_arm
block|,
name|dbg_bvr1_arm
block|,
name|dbg_bvr2_arm
block|,
name|dbg_bvr3_arm
block|,
name|dbg_bvr4_arm
block|,
name|dbg_bvr5_arm
block|,
name|dbg_bvr6_arm
block|,
name|dbg_bvr7_arm
block|,
name|dbg_bvr8_arm
block|,
name|dbg_bvr9_arm
block|,
name|dbg_bvr10_arm
block|,
name|dbg_bvr11_arm
block|,
name|dbg_bvr12_arm
block|,
name|dbg_bvr13_arm
block|,
name|dbg_bvr14_arm
block|,
name|dbg_bvr15_arm
block|,
name|dbg_bcr0_arm
block|,
name|dbg_bcr1_arm
block|,
name|dbg_bcr2_arm
block|,
name|dbg_bcr3_arm
block|,
name|dbg_bcr4_arm
block|,
name|dbg_bcr5_arm
block|,
name|dbg_bcr6_arm
block|,
name|dbg_bcr7_arm
block|,
name|dbg_bcr8_arm
block|,
name|dbg_bcr9_arm
block|,
name|dbg_bcr10_arm
block|,
name|dbg_bcr11_arm
block|,
name|dbg_bcr12_arm
block|,
name|dbg_bcr13_arm
block|,
name|dbg_bcr14_arm
block|,
name|dbg_bcr15_arm
block|,
name|dbg_wvr0_arm
block|,
name|dbg_wvr1_arm
block|,
name|dbg_wvr2_arm
block|,
name|dbg_wvr3_arm
block|,
name|dbg_wvr4_arm
block|,
name|dbg_wvr5_arm
block|,
name|dbg_wvr6_arm
block|,
name|dbg_wvr7_arm
block|,
name|dbg_wvr8_arm
block|,
name|dbg_wvr9_arm
block|,
name|dbg_wvr10_arm
block|,
name|dbg_wvr11_arm
block|,
name|dbg_wvr12_arm
block|,
name|dbg_wvr13_arm
block|,
name|dbg_wvr14_arm
block|,
name|dbg_wvr15_arm
block|,
name|dbg_wcr0_arm
block|,
name|dbg_wcr1_arm
block|,
name|dbg_wcr2_arm
block|,
name|dbg_wcr3_arm
block|,
name|dbg_wcr4_arm
block|,
name|dbg_wcr5_arm
block|,
name|dbg_wcr6_arm
block|,
name|dbg_wcr7_arm
block|,
name|dbg_wcr8_arm
block|,
name|dbg_wcr9_arm
block|,
name|dbg_wcr10_arm
block|,
name|dbg_wcr11_arm
block|,
name|dbg_wcr12_arm
block|,
name|dbg_wcr13_arm
block|,
name|dbg_wcr14_arm
block|,
name|dbg_wcr15_arm
block|,
name|k_num_registers_arm
block|,
name|k_num_gpr_registers_arm
init|=
name|k_last_gpr_arm
operator|-
name|k_first_gpr_arm
operator|+
literal|1
block|,
name|k_num_fpr_registers_arm
init|=
name|k_last_fpr_arm
operator|-
name|k_first_fpr_arm
operator|+
literal|1
block|}
enum|;
block|}
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|// #ifndef lldb_arm64_register_enums_h
end_comment

end_unit

