Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jan  8 15:36:57 2024
| Host         : DESKTOP-QL5PKC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_led_timing_summary_routed.rpt -pb pwm_led_timing_summary_routed.pb -rpx pwm_led_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  336         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (686)
5. checking no_input_delay (11)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (336)
--------------------------
 There are 336 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (686)
--------------------------------------------------
 There are 686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  713          inf        0.000                      0                  713           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           713 Endpoints
Min Delay           713 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.937ns  (logic 10.535ns (34.052%)  route 20.402ns (65.948%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.829    19.717    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124    19.841 r  HexToPercentage/cat_OBUF[6]_inst_i_17/O
                         net (fo=9, routed)           0.841    20.682    HexToPercentage/sel0[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.806 r  HexToPercentage/cat_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.202    22.008    HexToPercentage/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.132 r  HexToPercentage/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.796    22.929    HexToPercentage/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.053 r  HexToPercentage/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.344    25.396    HexToPercentage/display/d__19[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.153    25.549 r  HexToPercentage/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.680    27.230    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    30.937 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.937    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.891ns  (logic 10.568ns (34.210%)  route 20.323ns (65.790%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.829    19.717    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124    19.841 r  HexToPercentage/cat_OBUF[6]_inst_i_17/O
                         net (fo=9, routed)           0.841    20.682    HexToPercentage/sel0[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.806 r  HexToPercentage/cat_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.202    22.008    HexToPercentage/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.132 r  HexToPercentage/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.796    22.929    HexToPercentage/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.053 r  HexToPercentage/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.085    25.138    HexToPercentage/display/d__19[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.150    25.288 r  HexToPercentage/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.860    27.148    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    30.891 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.891    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.868ns  (logic 10.537ns (34.136%)  route 20.331ns (65.864%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.829    19.717    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124    19.841 r  HexToPercentage/cat_OBUF[6]_inst_i_17/O
                         net (fo=9, routed)           0.841    20.682    HexToPercentage/sel0[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.806 r  HexToPercentage/cat_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.202    22.008    HexToPercentage/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.132 r  HexToPercentage/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.796    22.929    HexToPercentage/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.053 r  HexToPercentage/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.087    25.140    HexToPercentage/display/d__19[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.150    25.290 r  HexToPercentage/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865    27.155    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    30.868 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.868    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.701ns  (logic 10.318ns (33.609%)  route 20.382ns (66.391%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.829    19.717    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124    19.841 r  HexToPercentage/cat_OBUF[6]_inst_i_17/O
                         net (fo=9, routed)           0.841    20.682    HexToPercentage/sel0[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.806 r  HexToPercentage/cat_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.202    22.008    HexToPercentage/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.132 r  HexToPercentage/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.796    22.929    HexToPercentage/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.053 f  HexToPercentage/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.344    25.396    HexToPercentage/display/d__19[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124    25.520 r  HexToPercentage/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.661    27.181    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    30.701 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.701    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.662ns  (logic 10.333ns (33.701%)  route 20.329ns (66.299%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.829    19.717    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124    19.841 r  HexToPercentage/cat_OBUF[6]_inst_i_17/O
                         net (fo=9, routed)           0.841    20.682    HexToPercentage/sel0[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.806 r  HexToPercentage/cat_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.202    22.008    HexToPercentage/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.132 r  HexToPercentage/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.796    22.929    HexToPercentage/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.053 r  HexToPercentage/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.085    25.138    HexToPercentage/display/d__19[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124    25.262 r  HexToPercentage/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865    27.127    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    30.662 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.662    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.648ns  (logic 10.327ns (33.697%)  route 20.320ns (66.303%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.829    19.717    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I2_O)        0.124    19.841 r  HexToPercentage/cat_OBUF[6]_inst_i_17/O
                         net (fo=9, routed)           0.841    20.682    HexToPercentage/sel0[3]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.806 r  HexToPercentage/cat_OBUF[6]_inst_i_16/O
                         net (fo=5, routed)           1.202    22.008    HexToPercentage/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.132 r  HexToPercentage/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.796    22.929    HexToPercentage/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.053 r  HexToPercentage/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.087    25.140    HexToPercentage/display/d__19[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I3_O)        0.124    25.264 r  HexToPercentage/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855    27.118    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    30.648 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.648    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.414ns  (logic 10.558ns (34.714%)  route 19.856ns (65.286%))
  Logic Levels:           22  (CARRY4=7 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.057     6.512    COUNTER/mode_select_IBUF
    SLICE_X9Y13          LUT5 (Prop_lut5_I3_O)        0.124     6.636 r  COUNTER/duty_cycles_temp[0][1]_i_1/O
                         net (fo=12, routed)          1.182     7.818    COUNTER/A[1]
    SLICE_X7Y13          LUT3 (Prop_lut3_I2_O)        0.124     7.942 r  COUNTER/multOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.398     8.340    HexToPercentage/percentage_carry__0_0[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.890 r  HexToPercentage/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    HexToPercentage/multOp__0_carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.109 r  HexToPercentage/multOp__0_carry__1/O[0]
                         net (fo=22, routed)          1.727    10.836    HexToPercentage/multOp[13]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.295    11.131 r  HexToPercentage/percentage_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.131    HexToPercentage/percentage_carry__0_i_3_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.681 r  HexToPercentage/percentage_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.681    HexToPercentage/percentage_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.909 r  HexToPercentage/percentage_carry__1/CO[2]
                         net (fo=10, routed)          0.904    12.813    HexToPercentage/percentage_carry__1_n_1
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.339    13.152 r  HexToPercentage/percentage__44_carry__1_i_8/O
                         net (fo=1, routed)           0.828    13.979    HexToPercentage/percentage__44_carry__1_i_8_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.328    14.307 r  HexToPercentage/percentage__44_carry__1_i_3/O
                         net (fo=2, routed)           0.831    15.138    HexToPercentage/percentage__44_carry__1_i_3_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I0_O)        0.124    15.262 r  HexToPercentage/percentage__44_carry__1_i_7/O
                         net (fo=1, routed)           0.000    15.262    HexToPercentage/percentage__44_carry__1_i_7_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.806 r  HexToPercentage/percentage__44_carry__1/O[2]
                         net (fo=3, routed)           1.118    16.924    HexToPercentage/percentage__44_carry__1_n_5
    SLICE_X8Y15          LUT4 (Prop_lut4_I2_O)        0.301    17.225 r  HexToPercentage/percentage__78_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.225    HexToPercentage/percentage__78_carry__1_i_5_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.601 r  HexToPercentage/percentage__78_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.601    HexToPercentage/percentage__78_carry__1_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.855 r  HexToPercentage/percentage__78_carry__2/CO[0]
                         net (fo=6, routed)           0.666    18.522    HexToPercentage/percentage__78_carry__2_n_3
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.367    18.889 r  HexToPercentage/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.827    19.715    HexToPercentage/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.839 r  HexToPercentage/cat_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           0.801    20.640    HexToPercentage/cat_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y19         LUT5 (Prop_lut5_I1_O)        0.150    20.790 r  HexToPercentage/cat_OBUF[6]_inst_i_14/O
                         net (fo=4, routed)           0.682    21.472    HexToPercentage/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I2_O)        0.326    21.798 r  HexToPercentage/cat_OBUF[6]_inst_i_13/O
                         net (fo=3, routed)           0.905    22.703    HexToPercentage/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124    22.827 r  HexToPercentage/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.074    24.901    HexToPercentage/display/d__19[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.124    25.025 r  HexToPercentage/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.858    26.882    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    30.414 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.414    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            PWM/pwm_out_reg[13]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.875ns  (logic 2.359ns (19.867%)  route 9.516ns (80.133%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.183     6.638    COUNTER/mode_select_IBUF
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.124     6.762 r  COUNTER/duty_cycles_temp[0][0]_i_1/O
                         net (fo=11, routed)          1.455     8.217    COUNTER/A[0]
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  COUNTER/pwm_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.341    PWM/pwm_out_reg[0]_0[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.873 r  PWM/pwm_out0_carry/CO[3]
                         net (fo=2, routed)           1.260    10.133    COUNTER/pwm_out_reg[15]_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.257 r  COUNTER/pwm_out[15]_i_1/O
                         net (fo=8, routed)           1.618    11.875    PWM/pwm_out_reg[15]_1
    SLICE_X15Y23         FDSE                                         r  PWM/pwm_out_reg[13]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            PWM/pwm_out_reg[15]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.875ns  (logic 2.359ns (19.867%)  route 9.516ns (80.133%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.183     6.638    COUNTER/mode_select_IBUF
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.124     6.762 r  COUNTER/duty_cycles_temp[0][0]_i_1/O
                         net (fo=11, routed)          1.455     8.217    COUNTER/A[0]
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  COUNTER/pwm_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.341    PWM/pwm_out_reg[0]_0[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.873 r  PWM/pwm_out0_carry/CO[3]
                         net (fo=2, routed)           1.260    10.133    COUNTER/pwm_out_reg[15]_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.257 r  COUNTER/pwm_out[15]_i_1/O
                         net (fo=8, routed)           1.618    11.875    PWM/pwm_out_reg[15]_1
    SLICE_X15Y23         FDSE                                         r  PWM/pwm_out_reg[15]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_select
                            (input port)
  Destination:            PWM/pwm_out_reg[11]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 2.359ns (20.535%)  route 9.129ns (79.465%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select (IN)
                         net (fo=0)                   0.000     0.000    mode_select
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mode_select_IBUF_inst/O
                         net (fo=37, routed)          5.183     6.638    COUNTER/mode_select_IBUF
    SLICE_X7Y12          LUT5 (Prop_lut5_I3_O)        0.124     6.762 r  COUNTER/duty_cycles_temp[0][0]_i_1/O
                         net (fo=11, routed)          1.455     8.217    COUNTER/A[0]
    SLICE_X4Y14          LUT4 (Prop_lut4_I2_O)        0.124     8.341 r  COUNTER/pwm_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.341    PWM/pwm_out_reg[0]_0[0]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.873 r  PWM/pwm_out0_carry/CO[3]
                         net (fo=2, routed)           1.260    10.133    COUNTER/pwm_out_reg[15]_0[0]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.257 r  COUNTER/pwm_out[15]_i_1/O
                         net (fo=8, routed)           1.232    11.489    PWM/pwm_out_reg[15]_1
    SLICE_X13Y23         FDSE                                         r  PWM/pwm_out_reg[11]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[8][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[9][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.487%)  route 0.118ns (45.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[8][0]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM/duty_cycles_temp_reg[8][0]/Q
                         net (fo=3, routed)           0.118     0.259    PWM/duty_cycles_temp_reg[8][0]
    SLICE_X7Y23          FDRE                                         r  PWM/duty_cycles_temp_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[10][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[11][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[10][2]/C
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM/duty_cycles_temp_reg[10][2]/Q
                         net (fo=3, routed)           0.119     0.260    PWM/duty_cycles_temp_reg[10][2]
    SLICE_X9Y23          FDRE                                         r  PWM/duty_cycles_temp_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[0][1]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM/duty_cycles_temp_reg[0][1]/Q
                         net (fo=3, routed)           0.124     0.265    PWM/duty_cycles_temp_reg[0][1]
    SLICE_X3Y15          FDRE                                         r  PWM/duty_cycles_temp_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[1][0]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM/duty_cycles_temp_reg[1][0]/Q
                         net (fo=3, routed)           0.126     0.267    PWM/duty_cycles_temp_reg[1][0]
    SLICE_X3Y15          FDRE                                         r  PWM/duty_cycles_temp_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/clk_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.838%)  route 0.063ns (23.162%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE                         0.000     0.000 r  PWM/clk_cnt_reg[2]/C
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.063     0.227    PWM/clk_cnt_reg[2]
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  PWM/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.272    PWM/p_0_in[5]
    SLICE_X7Y22          FDRE                                         r  PWM/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[13][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[14][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[13][0]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM/duty_cycles_temp_reg[13][0]/Q
                         net (fo=3, routed)           0.111     0.275    PWM/duty_cycles_temp_reg[13][0]
    SLICE_X14Y23         FDRE                                         r  PWM/duty_cycles_temp_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[13][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[14][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[13][1]/C
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM/duty_cycles_temp_reg[13][1]/Q
                         net (fo=3, routed)           0.111     0.275    PWM/duty_cycles_temp_reg[13][1]
    SLICE_X14Y23         FDRE                                         r  PWM/duty_cycles_temp_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[10][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.148ns (53.338%)  route 0.129ns (46.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[10][1]/C
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PWM/duty_cycles_temp_reg[10][1]/Q
                         net (fo=3, routed)           0.129     0.277    PWM/duty_cycles_temp_reg[10][1]
    SLICE_X8Y22          FDRE                                         r  PWM/duty_cycles_temp_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[12][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[13][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.326%)  route 0.135ns (47.674%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[12][0]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PWM/duty_cycles_temp_reg[12][0]/Q
                         net (fo=3, routed)           0.135     0.283    PWM/duty_cycles_temp_reg[12][0]
    SLICE_X12Y23         FDRE                                         r  PWM/duty_cycles_temp_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM/duty_cycles_temp_reg[3][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM/duty_cycles_temp_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  PWM/duty_cycles_temp_reg[3][2]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM/duty_cycles_temp_reg[3][2]/Q
                         net (fo=3, routed)           0.121     0.285    PWM/duty_cycles_temp_reg[3][2]
    SLICE_X2Y19          FDRE                                         r  PWM/duty_cycles_temp_reg[4][2]/D
  -------------------------------------------------------------------    -------------------





