D flip flop spesifications
positive clock edge triggred clock. 'clk'
active low Reset, 'reset_n'
reset used is asynchronous to clock (meaning - reset doesnot wait or depend on clock edge).
active high Set, 'set'
set used is synchronous to clock (meaning - set will work at the positive edge of clock only).
