// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module raw_bridge_top (
from_app_V_TVALID,
from_app_V_TREADY,
from_app_V_TDATA,
from_app_V_TDEST,
from_app_V_TLAST,
from_app_V_TID,
from_app_V_TKEEP,
from_raw_V_TVALID,
from_raw_V_TREADY,
from_raw_V_TDATA,
from_raw_V_TLAST,
from_raw_V_TKEEP,
to_app_V_TVALID,
to_app_V_TREADY,
to_app_V_TDATA,
to_app_V_TDEST,
to_app_V_TLAST,
to_app_V_TID,
to_app_V_TKEEP,
to_raw_V_TVALID,
to_raw_V_TREADY,
to_raw_V_TDATA,
to_raw_V_TLAST,
to_raw_V_TKEEP,
aresetn,
aclk
);

parameter RESET_ACTIVE_LOW = 1;

input from_app_V_TVALID ;
output from_app_V_TREADY ;
input [64 - 1:0] from_app_V_TDATA ;
input [8 - 1:0] from_app_V_TDEST ;
input [1 - 1:0] from_app_V_TLAST ;
input [8 - 1:0] from_app_V_TID ;
input [8 - 1:0] from_app_V_TKEEP ;


input from_raw_V_TVALID ;
output from_raw_V_TREADY ;
input [64 - 1:0] from_raw_V_TDATA ;
input [1 - 1:0] from_raw_V_TLAST ;
input [8 - 1:0] from_raw_V_TKEEP ;


output to_app_V_TVALID ;
input to_app_V_TREADY ;
output [64 - 1:0] to_app_V_TDATA ;
output [8 - 1:0] to_app_V_TDEST ;
output [1 - 1:0] to_app_V_TLAST ;
output [8 - 1:0] to_app_V_TID ;
output [8 - 1:0] to_app_V_TKEEP ;


output to_raw_V_TVALID ;
input to_raw_V_TREADY ;
output [64 - 1:0] to_raw_V_TDATA ;
output [1 - 1:0] to_raw_V_TLAST ;
output [8 - 1:0] to_raw_V_TKEEP ;

input aresetn ;

input aclk ;


wire from_app_V_TVALID;
wire from_app_V_TREADY;
wire [64 - 1:0] from_app_V_TDATA;
wire [8 - 1:0] from_app_V_TDEST;
wire [1 - 1:0] from_app_V_TLAST;
wire [8 - 1:0] from_app_V_TID;
wire [8 - 1:0] from_app_V_TKEEP;


wire from_raw_V_TVALID;
wire from_raw_V_TREADY;
wire [64 - 1:0] from_raw_V_TDATA;
wire [1 - 1:0] from_raw_V_TLAST;
wire [8 - 1:0] from_raw_V_TKEEP;


wire to_app_V_TVALID;
wire to_app_V_TREADY;
wire [64 - 1:0] to_app_V_TDATA;
wire [8 - 1:0] to_app_V_TDEST;
wire [1 - 1:0] to_app_V_TLAST;
wire [8 - 1:0] to_app_V_TID;
wire [8 - 1:0] to_app_V_TKEEP;


wire to_raw_V_TVALID;
wire to_raw_V_TREADY;
wire [64 - 1:0] to_raw_V_TDATA;
wire [1 - 1:0] to_raw_V_TLAST;
wire [8 - 1:0] to_raw_V_TKEEP;

wire aresetn;


wire [89 - 1:0] sig_raw_bridge_from_app_V_dout;
wire sig_raw_bridge_from_app_V_empty_n;
wire sig_raw_bridge_from_app_V_read;

wire [73 - 1:0] sig_raw_bridge_from_raw_V_dout;
wire sig_raw_bridge_from_raw_V_empty_n;
wire sig_raw_bridge_from_raw_V_read;

wire [89 - 1:0] sig_raw_bridge_to_app_V_din;
wire sig_raw_bridge_to_app_V_full_n;
wire sig_raw_bridge_to_app_V_write;

wire [73 - 1:0] sig_raw_bridge_to_raw_V_din;
wire sig_raw_bridge_to_raw_V_full_n;
wire sig_raw_bridge_to_raw_V_write;

wire sig_raw_bridge_ap_rst;



raw_bridge raw_bridge_U(
    .from_app_V_dout(sig_raw_bridge_from_app_V_dout),
    .from_app_V_empty_n(sig_raw_bridge_from_app_V_empty_n),
    .from_app_V_read(sig_raw_bridge_from_app_V_read),
    .from_raw_V_dout(sig_raw_bridge_from_raw_V_dout),
    .from_raw_V_empty_n(sig_raw_bridge_from_raw_V_empty_n),
    .from_raw_V_read(sig_raw_bridge_from_raw_V_read),
    .to_app_V_din(sig_raw_bridge_to_app_V_din),
    .to_app_V_full_n(sig_raw_bridge_to_app_V_full_n),
    .to_app_V_write(sig_raw_bridge_to_app_V_write),
    .to_raw_V_din(sig_raw_bridge_to_raw_V_din),
    .to_raw_V_full_n(sig_raw_bridge_to_raw_V_full_n),
    .to_raw_V_write(sig_raw_bridge_to_raw_V_write),
    .ap_rst(sig_raw_bridge_ap_rst),
    .ap_clk(aclk)
);

raw_bridge_from_app_V_if raw_bridge_from_app_V_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .from_app_V_dout(sig_raw_bridge_from_app_V_dout),
    .from_app_V_empty_n(sig_raw_bridge_from_app_V_empty_n),
    .from_app_V_read(sig_raw_bridge_from_app_V_read),
    .TVALID(from_app_V_TVALID),
    .TREADY(from_app_V_TREADY),
    .TDATA(from_app_V_TDATA),
    .TDEST(from_app_V_TDEST),
    .TLAST(from_app_V_TLAST),
    .TID(from_app_V_TID),
    .TKEEP(from_app_V_TKEEP));

raw_bridge_from_raw_V_if raw_bridge_from_raw_V_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .from_raw_V_dout(sig_raw_bridge_from_raw_V_dout),
    .from_raw_V_empty_n(sig_raw_bridge_from_raw_V_empty_n),
    .from_raw_V_read(sig_raw_bridge_from_raw_V_read),
    .TVALID(from_raw_V_TVALID),
    .TREADY(from_raw_V_TREADY),
    .TDATA(from_raw_V_TDATA),
    .TLAST(from_raw_V_TLAST),
    .TKEEP(from_raw_V_TKEEP));

raw_bridge_to_app_V_if raw_bridge_to_app_V_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .to_app_V_din(sig_raw_bridge_to_app_V_din),
    .to_app_V_full_n(sig_raw_bridge_to_app_V_full_n),
    .to_app_V_write(sig_raw_bridge_to_app_V_write),
    .TVALID(to_app_V_TVALID),
    .TREADY(to_app_V_TREADY),
    .TDATA(to_app_V_TDATA),
    .TDEST(to_app_V_TDEST),
    .TLAST(to_app_V_TLAST),
    .TID(to_app_V_TID),
    .TKEEP(to_app_V_TKEEP));

raw_bridge_to_raw_V_if raw_bridge_to_raw_V_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .to_raw_V_din(sig_raw_bridge_to_raw_V_din),
    .to_raw_V_full_n(sig_raw_bridge_to_raw_V_full_n),
    .to_raw_V_write(sig_raw_bridge_to_raw_V_write),
    .TVALID(to_raw_V_TVALID),
    .TREADY(to_raw_V_TREADY),
    .TDATA(to_raw_V_TDATA),
    .TLAST(to_raw_V_TLAST),
    .TKEEP(to_raw_V_TKEEP));

raw_bridge_ap_rst_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_if_U(
    .dout(sig_raw_bridge_ap_rst),
    .din(aresetn));

endmodule
