[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "clk_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "rstn_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "jtag_trst_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "jtag_tck_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "jtag_tdi_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "jtag_tdo_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "jtag_tms_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "wb_tag_o",
                "range": {
                    "lsb": 0,
                    "msb": 2
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "wb_adr_o",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Input",
                "name": "wb_dat_i",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "wb_dat_o",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "wb_we_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "wb_sel_o",
                "range": {
                    "lsb": 0,
                    "msb": 3
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "wb_stb_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "wb_cyc_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "wb_ack_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "wb_err_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "fence_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "fencei_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "xip_csn_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "xip_clk_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "xip_dat_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "xip_dat_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "gpio_o",
                "range": {
                    "lsb": 0,
                    "msb": 63
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Input",
                "name": "gpio_i",
                "range": {
                    "lsb": 0,
                    "msb": 63
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "uart0_txd_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "uart0_rxd_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "uart0_rts_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "uart0_cts_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "uart1_txd_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "uart1_rxd_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "uart1_rts_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "uart1_cts_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "spi_clk_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "spi_dat_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "spi_dat_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "spi_csn_o",
                "range": {
                    "lsb": 0,
                    "msb": 7
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Input",
                "name": "sdi_clk_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "sdi_dat_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "sdi_dat_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "sdi_csn_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "twi_sda_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "twi_sda_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "twi_scl_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "twi_scl_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "onewire_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "onewire_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Output",
                "name": "pwm_o",
                "range": {
                    "lsb": 0,
                    "msb": 11
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Input",
                "name": "cfs_in_i",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "cfs_out_o",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Output",
                "name": "neoled_o",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "xirq_i",
                "range": {
                    "lsb": 0,
                    "msb": 31
                },
                "type": "std_ulogic_vector"
            },
            {
                "direction": "Input",
                "name": "mtime_irq_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "msw_irq_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            },
            {
                "direction": "Input",
                "name": "mext_irq_i",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "std_ulogic"
            }
        ],
        "topModule": "neorv32_top"
    }
]
