

<!DOCTYPE html>


<html lang="zh-CN" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>第二章 PL的”Hello World”LED实验 &#8212; Versal 开发平台FPGA教程 1.0 文档</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "light";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=e353d410970836974a52" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=e353d410970836974a52" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.1.2/css/all.min.css?digest=e353d410970836974a52" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.1.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" href="../_static/styles/sphinx-book-theme.css?digest=14f4ca6b54d191a8c7657f6c759bf11a5fb86285" type="text/css" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=e353d410970836974a52" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52" />

    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?digest=5a5c038af52cf7bc1a1ec88eea08e6366ee68824"></script>
    <script src="../_static/translations.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'VD100_S1_RSTdocument_CN/02_led_CN';</script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="第三章 PL通过NoC读写DDR4实验" href="03_pl_rw_ddr_CN.html" />
    <link rel="prev" title="第一章 Versal介绍" href="01_Versal_CN.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="zh-CN"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <a class="skip-link" href="#main-content">Skip to main content</a>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__primary"
          id="__primary"/>
  <label class="overlay overlay-primary" for="__primary"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          name="__secondary"
          id="__secondary"/>
  <label class="overlay overlay-secondary" for="__secondary"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>
  
    <nav class="bd-header navbar navbar-expand-lg bd-navbar">
    </nav>
  
  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
    
    
      
    
    
    <img src="../_static/8.png" class="logo__image only-light" alt="Logo image"/>
    <script>document.write(`<img src="../_static/8.png" class="logo__image only-dark" alt="Logo image"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item"><nav class="bd-links" id="bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../index.html">
                    Versal 开发平台
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E5%85%B3%E4%BA%8EALINX_CN.html">关于ALINX</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">用户手册</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../User_Manual_CN/VD100UserManual_Core_board_CN.html">开发板简介</a></li>

<li class="toctree-l1"><a class="reference internal" href="../User_Manual_CN/VD100UserManual_Expansion%20board_CN.html">扩展板</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">VD100型号板卡S1_FPGA教程</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_Introduction_CN.html">说明</a></li>



<li class="toctree-l1"><a class="reference internal" href="01_Versal_CN.html">第一章 Versal介绍</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">第二章 PL的”Hello World”LED实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="03_pl_rw_ddr_CN.html">第三章 PL通过NoC读写DDR4实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="04_lvds_lcd_CN.html">第四章 LVDS液晶屏显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="05_ibert_test_CN.html">第五章 GTYP收发器误码率测试IBERT实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="06_ps_hello_CN.html">第六章 体验ARM，裸机输出“Hello World”</a></li>
<li class="toctree-l1"><a class="reference internal" href="07_ps_lwip_CN.html">第七章 PS端以太网使用之lwip</a></li>
<li class="toctree-l1"><a class="reference internal" href="08_versal_trd_CN.html">第八章 整体工程及实验</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">VD100型号板卡S2_Linux教程</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/1_%E5%BF%AB%E9%80%9F%E5%90%AF%E5%8A%A8Linux-%E5%88%B6%E4%BD%9C%E5%90%AF%E5%8A%A8%E5%BC%80%E5%8F%91%E6%9D%BFlinux%E7%B3%BB%E7%BB%9F%E7%9A%84SD%E5%8D%A1.html">快速启动Linux-制作启动开发板linux系统的SD卡</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/2_%E5%85%B3%E4%BA%8EPetalinux.html">关于PETALINUX</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_01_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-%E4%B8%B2%E5%8F%A3.html">第一章 串口(UART)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_02_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-LED%E7%81%AF%E5%92%8C%E6%8C%89%E9%94%AE.html">第二章 LEDS、KEYS</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_03_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-CAN.html">第三章 CAN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_04_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-LCD.html">第四章 LCD</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_05_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-USB.html">第五章 USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_06_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-%E4%BB%A5%E5%A4%AA%E7%BD%91.html">第六章 ETH</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_07_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-MIPI%E6%91%84%E5%83%8F%E5%A4%B4.html">第七章 MIPI摄像头</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_08_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-EMMC.html">第八章 EMMC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_09_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-EEPROM.html">第九章 EEPROM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_10_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-LM75.html">第十章 LM75</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/3_11_%E5%9C%A8Linux%E7%B3%BB%E7%BB%9F%E4%B8%AD%E6%B5%8B%E8%AF%95%E5%BC%80%E5%8F%91%E6%9D%BF%E5%A4%96%E8%AE%BE-QSPIFLASH.html">第十一章 QSPI FLASH</a></li>
<li class="toctree-l1"><a class="reference internal" href="../VD100_S2_RSTdocument_CN/4_%E5%AE%89%E8%A3%85QT%E5%BA%93%E5%92%8COPENCV%E5%BA%93%E4%BB%A5%E5%8F%8A%E5%9C%A8QTCreator%E4%B8%AD%E8%AE%BE%E7%BD%AE%E7%BC%96%E8%AF%91%E7%8E%AF%E5%A2%83.html">安装QT和OPENCV库以及在QTCreator中设置编译环境</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="00_%E8%B4%A3%E4%BB%BB%E5%A3%B0%E6%98%8E_CN.html">版权说明</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><label class="sidebar-toggle primary-toggle btn btn-sm" for="__primary" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</label></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">


<a href="https://github.com/alinxalinx/VD100_2023.2" target="_blank"
   class="btn btn-sm btn-source-repository-button"
   title="源码库"
   data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>

</a>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="下载此页面">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/VD100_S1_RSTdocument_CN/02_led_CN.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="下载源文件"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="列印成 PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="全屏模式"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>


<script>
document.write(`
  <button class="theme-switch-button btn btn-sm btn-outline-primary navbar-btn rounded-circle" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="theme-switch" data-mode="light"><i class="fa-solid fa-sun"></i></span>
    <span class="theme-switch" data-mode="dark"><i class="fa-solid fa-moon"></i></span>
    <span class="theme-switch" data-mode="auto"><i class="fa-solid fa-circle-half-stroke"></i></span>
  </button>
`);
</script>

<script>
document.write(`
  <button class="btn btn-sm navbar-btn search-button search-button__button" title="搜索" aria-label="搜索" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
  </button>
`);
</script>
<label class="sidebar-toggle secondary-toggle btn btn-sm" for="__secondary"title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</label>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>第二章 PL的”Hello World”LED实验</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> 目录 </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#led">2.1 LED硬件介绍</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">2.2 创建Vivado工程</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#verilog-hdlled">2.3 创建Verilog HDL文件点亮LED</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">2.4 添加管脚约束</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#pdi">2.5 生成pdi文件</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">2.6 Vivado仿真</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">2.7 下载</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">2.8 实验总结</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article" role="main">
                  
  <section id="pl-hello-world-led">
<h1>第二章 PL的”Hello World”LED实验<a class="headerlink" href="#pl-hello-world-led" title="此标题的永久链接">#</a></h1>
<p><strong>实验Vivado工程为“led”。</strong></p>
<p>对于Versal来说PL（FPGA）开发是至关重要的，这也是Versal比其他ARM的有优势的地方，可以定制化很多ARM端的外设，在定制ARM端的外设之前先让我们通过一个LED例程来熟悉PL（FPGA）的开发流程，熟悉Vivado软件的基本操作，这个开发流程和不带ARM的FPGA芯片完全一致。</p>
<p>在本例程中，我们要做的是LED灯控制实验，每秒钟控制开发板上的LED灯翻转一次，实现亮、灭、亮、灭的控制。</p>
<section id="led">
<h2>2.1 LED硬件介绍<a class="headerlink" href="#led" title="此标题的永久链接">#</a></h2>
<p>开发板的PL部分连接了1个红色的用户LED灯。这1个灯完全由PL控制。如果PL_LED1为高电平，三级管导通，灯则会亮，否则会灭。</p>
<img alt="../_images/image291.png" src="../_images/image291.png" />
</section>
<section id="vivado">
<h2>2.2 创建Vivado工程<a class="headerlink" href="#vivado" title="此标题的永久链接">#</a></h2>
<ol class="arabic simple">
<li><p>启动Vivado，在Windows中可以通过双击Vivado快捷方式启动</p></li>
<li><p>在Vivado开发环境里点击“Create New Project”，创建一个新的工程。</p></li>
</ol>
<img alt="../_images/image301.png" src="../_images/image301.png" />
<ol class="arabic simple" start="3">
<li><p>弹出一个建立新工程的向导，点击“Next”</p></li>
</ol>
<img alt="../_images/image31.png" src="../_images/image31.png" />
<ol class="arabic simple" start="4">
<li><p>在弹出的对话框中输入工程名和工程存放的目录，我们这里取一个led的工程名。需要注意工程路径“Project
location”不能有中文空格，路径名称也不能太长。</p></li>
</ol>
<img alt="../_images/image32.png" src="../_images/image32.png" />
<ol class="arabic simple" start="5">
<li><p>在工程类型中选择“RTL Project”</p></li>
</ol>
<img alt="../_images/image33.png" src="../_images/image33.png" />
<ol class="arabic simple" start="6">
<li><p>目标语言“Target
language”选择“Verilog”，虽然选择Verilog，但VHDL也可以使用，支持多语言混合编程。</p></li>
</ol>
<img alt="../_images/image34.png" src="../_images/image34.png" />
<ol class="arabic simple" start="7">
<li><p>点击“Next”，不添加任何文件</p></li>
</ol>
<img alt="../_images/image35.png" src="../_images/image35.png" />
<ol class="arabic simple" start="8">
<li><p>选择“xc2302-sfva784-1LP-e-S”</p></li>
</ol>
<img alt="../_images/image36.png" src="../_images/image36.png" />
<ol class="arabic simple" start="9">
<li><p>点击“Finish”就可以完成以后名为“led”工程的创建。</p></li>
</ol>
<img alt="../_images/image37.png" src="../_images/image37.png" />
<ol class="arabic simple" start="10">
<li><p>Vivado软件界面</p></li>
</ol>
<img alt="../_images/image38.png" src="../_images/image38.png" />
</section>
<section id="verilog-hdlled">
<h2>2.3 创建Verilog HDL文件点亮LED<a class="headerlink" href="#verilog-hdlled" title="此标题的永久链接">#</a></h2>
<ol class="arabic simple">
<li><p>点击Project Manager下的Add Sources图标（或者使用快捷键Alt+A）</p></li>
</ol>
<img alt="../_images/image39.png" src="../_images/image39.png" />
<ol class="arabic simple" start="2">
<li><p>选择添加或创建设计源文件“Add or create design sources”,点击“Next”</p></li>
</ol>
<img alt="../_images/image40.png" src="../_images/image40.png" />
<ol class="arabic simple" start="3">
<li><p>选择创建文件“Create File”</p></li>
</ol>
<img alt="../_images/image411.png" src="../_images/image411.png" />
<ol class="arabic simple" start="4">
<li><p>文件名“File name”设置为“led”，点击“OK”</p></li>
</ol>
<img alt="../_images/image42.png" src="../_images/image42.png" />
<ol class="arabic simple" start="5">
<li><p>点击“Finish”,完成“led.v”文件添加</p></li>
</ol>
<img alt="../_images/image43.png" src="../_images/image43.png" />
<ol class="arabic simple" start="6">
<li><p>在弹出的模块定义“Define
Module”,中可以指定“led.v”文件的模块名称“Module
name”,这里默认不变为“led”，还可以指定一些端口，这里暂时不指定，点击“OK”。</p></li>
</ol>
<img alt="../_images/image44.png" src="../_images/image44.png" />
<ol class="arabic simple" start="7">
<li><p>在弹出的对话框中选择“Yes”</p></li>
</ol>
<img alt="../_images/image45.png" src="../_images/image45.png" />
<ol class="arabic simple" start="8">
<li><p>双击“led.v”可以打开文件，然后编辑</p></li>
</ol>
<img alt="../_images/image46.png" src="../_images/image46.png" />
<ol class="arabic simple" start="9">
<li><p>编写“led.v”,这里定义了一个32位的寄存器timer,
用于循环计数0~199999999(1秒钟), 计数到199999999(1秒)的时候,
寄存器timer变为0，并翻转四个LED。这样原来LED是灭的话，就会点亮，如果原来LED为亮的话，就会熄灭。由于输入时钟为200MHz的差分时钟，因此需要添加IBUFDS原语连接差分信号，编写好后的代码如下：</p></li>
</ol>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ps</span>
<span class="k">module</span><span class="w"> </span><span class="n">led</span><span class="p">(</span>
<span class="c1">//Differential system clock</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">sys_clk_p</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">sys_clk_n</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">rst_n</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="n">led</span>
<span class="w">    </span><span class="p">);</span>
<span class="kt">reg</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">timer_cnt</span><span class="p">;</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">sys_clk</span><span class="w"> </span><span class="p">;</span>

<span class="w">   </span><span class="n">IBUFDS</span><span class="w"> </span><span class="n">IBUFDS_inst</span><span class="w"> </span><span class="p">(</span>
<span class="w">      </span><span class="p">.</span><span class="n">O</span><span class="p">(</span><span class="n">sys_clk</span><span class="p">),</span><span class="w">  </span><span class="c1">// Buffer output</span>
<span class="w">      </span><span class="p">.</span><span class="n">I</span><span class="p">(</span><span class="n">sys_clk_p</span><span class="p">),</span><span class="w">  </span><span class="c1">// Diff_p buffer input (connect directly to top-level port)</span>
<span class="w">      </span><span class="p">.</span><span class="n">IB</span><span class="p">(</span><span class="n">sys_clk_n</span><span class="p">)</span><span class="w"> </span><span class="c1">// Diff_n buffer input (connect directly to top-level port)</span>
<span class="w">   </span><span class="p">);</span>

<span class="k">always</span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">sys_clk</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">led</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w"> </span><span class="p">;</span>
<span class="w">      </span><span class="n">timer_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="w"> </span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="p">(</span><span class="n">timer_cnt</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d199</span><span class="n">_999_999</span><span class="p">)</span><span class="w">   </span><span class="c1">//1 second counter, 200M-1=199999999</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="n">led</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">led</span><span class="p">;</span>
<span class="w">        </span><span class="n">timer_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="n">led</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">led</span><span class="p">;</span>
<span class="w">        </span><span class="n">timer_cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">timer_cnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</div>
<ol class="arabic simple" start="10">
<li><p>编写好代码后保存</p></li>
</ol>
</section>
<section id="id1">
<h2>2.4 添加管脚约束<a class="headerlink" href="#id1" title="此标题的永久链接">#</a></h2>
<p>Vivado使用的约束文件格式为xdc文件。xdc文件里主要是完成管脚的约束,时钟的约束,
以及组的约束。这里我们需要对led.v程序中的输入输出端口分配到FPGA的真实管脚上。</p>
<ol class="arabic simple">
<li><p>新建约束文件</p></li>
</ol>
<img alt="../_images/image47.png" src="../_images/image47.png" />
<ol class="arabic simple" start="2">
<li><p>Create File</p></li>
</ol>
<img alt="../_images/image48.png" src="../_images/image48.png" />
<img alt="../_images/image49.png" src="../_images/image49.png" />
<ol class="arabic simple" start="3">
<li><p>将复位信号rst_n绑定到PL端的按键，给LED和时钟分配管脚、电平标准，约束如下</p></li>
</ol>
<img alt="../_images/image50.png" src="../_images/image50.png" />
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">AB23</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">sys_clk_p</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">F21</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">rst_n</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">E20</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">led</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">LVCMOS15</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">led</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">LVCMOS15</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">rst_n</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">LVDS15</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">sys_clk_p</span><span class="p">]</span>

<span class="n">create_clock</span> <span class="o">-</span><span class="n">period</span> <span class="mf">5.000</span> <span class="o">-</span><span class="n">name</span> <span class="n">sys_clk_p</span> <span class="o">-</span><span class="n">waveform</span> <span class="p">{</span><span class="mf">0.000</span> <span class="mf">2.500</span><span class="p">}</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">sys_clk_p</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="pdi">
<h2>2.5 生成pdi文件<a class="headerlink" href="#pdi" title="此标题的永久链接">#</a></h2>
<ol class="arabic simple">
<li><p>编译的过程可以细分为综合、布局布线、生成bit文件等，这里我们直接点击“Generate
Device Image”,直接生成pdi文件。</p></li>
</ol>
<img alt="../_images/image511.png" src="../_images/image511.png" />
<ol class="arabic simple" start="2">
<li><p>在弹出的对话框中可以选择任务数量，这里和CPU核心数有关，一般数字越大，编译越快，点击“OK”</p></li>
</ol>
<img alt="../_images/image52.png" src="../_images/image52.png" />
<ol class="arabic" start="3">
<li><p>编译的时候发现有报错</p>
<img alt="../_images/image53.png" src="../_images/image53.png" />
<p>[DRC CIPS-2] Versal CIPS exists check - wdi: Versal designs must
contain a CIPS IP in the netlist hierarchy to function properly.
Please create an instance of the CIPS IP and configure it. Without a
CIPS IP in the design, Vivado will not generate a CDO for the PMC,
an elf for the PLM.</p>
<p>从报错来看，versal设计是必须包含CIPS的，也就是PS端，因此需要添加CIPS核。</p>
</li>
<li><p>选择Create Block Design</p>
<img alt="../_images/image54.png" src="../_images/image54.png" />
<img alt="../_images/image55.png" src="../_images/image55.png" />
</li>
<li><p>添加CIPS</p>
<img alt="../_images/image56.png" src="../_images/image56.png" />
<img alt="../_images/image57.png" src="../_images/image57.png" />
</li>
<li><p>双击CIPS，选择PL_Subsystem，只有PL端的逻辑</p>
<img alt="../_images/image58.png" src="../_images/image58.png" />
</li>
<li><p>右键Generate Output products</p>
<img alt="../_images/image59.png" src="../_images/image59.png" />
<img alt="../_images/image60.png" src="../_images/image60.png" />
</li>
<li><p>之后右键创建HDL</p>
<img alt="../_images/image611.png" src="../_images/image611.png" />
<img alt="../_images/image62.png" src="../_images/image62.png" />
</li>
<li><p>在led.v中例化PS端文件</p>
<img alt="../_images/image63.png" src="../_images/image63.png" />
<img alt="../_images/image64.png" src="../_images/image64.png" />
</li>
<li><p>之后再Generate
Bitstream，编译中没有任何错误，编译完成，弹出一个对话框让我们选择后续操作，可以选择“Open
Hardware Manger”，当然，也可以选择“Cancel”，我们这里选择
“Cancel”，先不下载。</p></li>
</ol>
<img alt="../_images/image65.png" src="../_images/image65.png" />
</section>
<section id="id2">
<h2>2.6 Vivado仿真<a class="headerlink" href="#id2" title="此标题的永久链接">#</a></h2>
<p>接下来我们不妨小试牛刀，利用Vivado自带的仿真工具来输出波形验证流水灯程序设计结果和我们的预想是否一致（注意：在生成bit文件之前也可以仿真）。具体步骤如下：</p>
<ol class="arabic simple">
<li><p>设置Vivado的仿真配置，右击SIMULATION中Simulation Settings。</p></li>
</ol>
<img alt="../_images/image66.png" src="../_images/image66.png" />
<ol class="arabic simple" start="2">
<li><p>在Simulation
Settings窗口中进行如下图来配置，这里设置成50ms（根据需要自行设定）,其它按默认设置，单击OK完成。</p></li>
</ol>
<img alt="../_images/image67.png" src="../_images/image67.png" />
<ol class="arabic simple" start="3">
<li><p>添加激励测试文件，点击Project Manager下的Add
Sources图标,按下图设置后单击Next。</p></li>
</ol>
<img alt="../_images/image68.png" src="../_images/image68.png" />
<ol class="arabic simple" start="4">
<li><p>点击Create File生成仿真激励文件。</p></li>
</ol>
<img alt="../_images/image69.png" src="../_images/image69.png" />
<p>在弹出的对话框中输入激励文件的名字，这里我们输入名为vtf_led_test。</p>
<img alt="../_images/image70.png" src="../_images/image70.png" />
<ol class="arabic simple" start="5">
<li><p>点击Finish按钮返回。</p></li>
</ol>
<img alt="../_images/image711.png" src="../_images/image711.png" />
<p>这里我们先不添加IO Ports，点击OK。</p>
<img alt="../_images/image72.png" src="../_images/image72.png" />
<p>在Simulation
Sources目录下多了一个刚才添加的vtf_led_test文件。双击打开这个文件，可以看到里面只有module名的定义，其它都没有。</p>
<img alt="../_images/image73.png" src="../_images/image73.png" />
<ol class="arabic simple" start="6">
<li><p>接下去我们需要编写这个vtf_led_test.v文件的内容。首先定义输入和输出信号，然后需要实例化led_test模块，让led_test程序作为本测试程序的一部分。再添加复位和时钟的激励。完成后的vtf_led_test.v文件如下：</p></li>
</ol>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ps</span>
<span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>
<span class="c1">// Module Name: vtf_led_test</span>
<span class="c1">//////////////////////////////////////////////////////////////////////////////////</span>

<span class="k">module</span><span class="w"> </span><span class="n">vtf_led_test</span><span class="p">;</span>
<span class="c1">// Inputs</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">sys_clk_p</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="n">rst_n</span><span class="w"> </span><span class="p">;</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">sys_clk_n</span><span class="p">;</span>
<span class="c1">// Outputs</span>
<span class="kt">wire</span><span class="w"> </span><span class="n">led</span><span class="p">;</span>

<span class="c1">// Instantiate the Unit Under Test (UUT)</span>
<span class="n">led</span><span class="w"> </span><span class="n">uut</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="p">.</span><span class="n">sys_clk_p</span><span class="p">(</span><span class="n">sys_clk_p</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">sys_clk_n</span><span class="p">(</span><span class="n">sys_clk_n</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">rst_n</span><span class="p">),</span>
<span class="w">    </span><span class="p">.</span><span class="n">led</span><span class="p">(</span><span class="n">led</span><span class="p">)</span>
<span class="w"> </span><span class="p">);</span>

<span class="k">initial</span>
<span class="k">begin</span>
<span class="c1">// Initialize Inputs</span>
<span class="w">    </span><span class="n">sys_clk_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="n">rst_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="c1">// Wait for global reset to finish</span>
<span class="w">       </span><span class="p">#</span><span class="mh">1000</span><span class="p">;</span>
<span class="w">    </span><span class="n">rst_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="k">end</span>
<span class="c1">//Create clock</span>
<span class="k">always</span><span class="w"> </span><span class="p">#</span><span class="mf">2.5</span><span class="w"> </span><span class="n">sys_clk_p</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="w"> </span><span class="n">sys_clk_p</span><span class="p">;</span>
<span class="k">assign</span><span class="w">  </span><span class="n">sys_clk_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">sys_clk_p</span><span class="w"> </span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</div>
<ol class="arabic simple" start="7">
<li><p>编写好后保存，vtf_led_test.v自动成了这个仿真Hierarchy的顶层了，它下面是设计文件led_test.v。</p></li>
</ol>
<img alt="../_images/image74.png" src="../_images/image74.png" />
<ol class="arabic simple" start="8">
<li><p>点击Run Simulation按钮，再选择Run Behavioral
Simulation。这里我们做一下行为级的仿真就可以了。</p></li>
</ol>
<img alt="../_images/image75.png" src="../_images/image75.png" />
<p>如果没有错误，Vivado中的仿真软件开始工作了。</p>
<p>9)
在弹出仿真界面后如下图，界面是仿真软件自动运行到仿真设置的50ms的波形。</p>
<img alt="../_images/image76.png" src="../_images/image76.png" />
<p>由于LED[3：0]在程序中设计的状态变化时间长，而仿真又比较耗时，在这里观测timer[31:0]计数器变化。把它放到Wave中观察(点击Scope界面下的uut，
再右键选择Objects界面下的timer， 在弹出的下拉菜单里选择Add Wave
Window)。</p>
<img alt="../_images/image77.png" src="../_images/image77.png" />
<p>添加后timer显示在Wave的波形界面上，如下图所示。</p>
<img alt="../_images/image78.png" src="../_images/image78.png" />
<p>10) 点击如下标注的Restart按钮复位一下，再点击Run
All按钮。（需要耐心！！！），可以看到仿真波形与设计相符。（注意：仿真的时间越长，仿真的波形文件占用的磁盘空间越大，波形文件在工程目录的xx.sim文件夹）</p>
<img alt="../_images/image79.png" src="../_images/image79.png" />
<img alt="../_images/image80.png" src="../_images/image80.png" />
<p>我们可以看到led的信号会变成1，说明LED灯会变亮。</p>
</section>
<section id="id3">
<h2>2.7 下载<a class="headerlink" href="#id3" title="此标题的永久链接">#</a></h2>
<ol class="arabic simple">
<li><p>连接好开发板的JTAG接口，给开发板上电，注意拔码开关要选择JTAG模式，也就是全部拔到”ON”，“ON”代表的值是0，不用JTAG模式，下载会报错。</p></li>
</ol>
<img alt="../_images/image811.png" src="../_images/image811.png" />
<img alt="../_images/image82.png" src="../_images/image82.png" />
<ol class="arabic simple" start="2">
<li><p>在“HARDWARE MANAGER”界面点击“Auto Connect”，自动连接设备</p></li>
</ol>
<img alt="../_images/image83.png" src="../_images/image83.png" />
<ol class="arabic simple" start="3">
<li><p>选择芯片，右键“Program Device…”</p></li>
</ol>
<img alt="../_images/image84.png" src="../_images/image84.png" />
<ol class="arabic simple" start="4">
<li><p>在弹出窗口中点击“Program”</p></li>
</ol>
<img alt="../_images/image85.png" src="../_images/image85.png" />
<ol class="arabic simple" start="5">
<li><p>等待下载</p></li>
</ol>
<img alt="../_images/image86.png" src="../_images/image86.png" />
<ol class="arabic simple" start="6">
<li><p>下载完成以后，我们可以看到PL
LED开始每秒变化一次。到此为止Vivado简单流程体验完成。后面的章节会介绍如果把程序烧录到Flash，需要PS系统的配合才能完成，只有PL的工程不能直接烧写Flash。在”体验ARM，裸机输出”Hello
World”一章的常见问题中有介绍。</p></li>
</ol>
</section>
<section id="id4">
<h2>2.8 实验总结<a class="headerlink" href="#id4" title="此标题的永久链接">#</a></h2>
<p>本章节介绍了如何在PL端开发程序，包括工程建立，约束，仿真等方法，在后续的代码开发方式中皆可参考此方法。</p>
</section>
</section>


                </article>
              

              
              
                <footer class="bd-footer-article">
                  
<div class="footer-article-items footer-article__inner">
  
    <div class="footer-article-item"><!-- Previous / next buttons -->
<div class="prev-next-area">
    <a class="left-prev"
       href="01_Versal_CN.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">上一页</p>
        <p class="prev-next-title">第一章 Versal介绍</p>
      </div>
    </a>
    <a class="right-next"
       href="03_pl_rw_ddr_CN.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">下一页</p>
        <p class="prev-next-title">第三章 PL通过NoC读写DDR4实验</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div></div>
  
</div>

                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">

  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> 目录
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#led">2.1 LED硬件介绍</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#vivado">2.2 创建Vivado工程</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#verilog-hdlled">2.3 创建Verilog HDL文件点亮LED</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id1">2.4 添加管脚约束</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#pdi">2.5 生成pdi文件</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id2">2.6 Vivado仿真</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id3">2.7 下载</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#id4">2.8 实验总结</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
作者： JunFN
</p>

  </div>
  
  <div class="footer-item">
    
  <p class="copyright">
    
      © Copyright 2024 , ALINX .
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
<div class="extra_footer">
  
        These engineering documents are copyrighted by
            <a
                href="https://www.alinx.com/"
            >ALINX official website</a>
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
            <a href="https://vd100-20232-v101.readthedocs.io/zh-cn/en/VD100_S1_RSTdocument_EN/00_aboutALINX_EN.html">English</a> | <a href="https://vd100-20232-v101.readthedocs.io/zh-cn/latest/VD100_S1_RSTdocument_CN/00_%E5%85%B3%E4%BA%8EALINX_CN.html">中文</a>
    
</div>
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=e353d410970836974a52"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=e353d410970836974a52"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>