Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date              : Fri Oct 16 19:04:22 2015
| Host              : JJ running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design            : top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------+----------------------+--------------+-------+
|       |                           |                      |   Num Loads  |       |
+-------+---------------------------+----------------------+------+-------+-------+
| Index | BUFG Cell                 | Net Name             | BELs | Sites | Fixed |
+-------+---------------------------+----------------------+------+-------+-------+
|     1 | clk_1Hz_BUFG_inst         | clk_1Hz_BUFG         |   32 |    32 |    no |
|     2 | clk_100MHz_IBUF_BUFG_inst | clk_100MHz_IBUF_BUFG |   87 |    24 |    no |
+-------+---------------------------+----------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------+-----------------------------------------+--------------+-------+
|       |                                     |                                         |   Num Loads  |       |
+-------+-------------------------------------+-----------------------------------------+------+-------+-------+
| Index | Local Clk Src                       | Net Name                                | BELs | Sites | Fixed |
+-------+-------------------------------------+-----------------------------------------+------+-------+-------+
|     1 | Controller/BCD_Time_reg[0]_LDC_i_1  | Controller/BCD_Time_reg[0]_LDC_i_1_n_0  |    2 |     2 |    no |
|     2 | Controller/BCD_Time_reg[10]_LDC_i_1 | Controller/BCD_Time_reg[10]_LDC_i_1_n_0 |    2 |     2 |    no |
|     3 | Controller/BCD_Time_reg[11]_LDC_i_1 | Controller/BCD_Time_reg[11]_LDC_i_1_n_0 |    2 |     2 |    no |
|     4 | Controller/BCD_Time_reg[12]_LDC_i_1 | Controller/BCD_Time_reg[12]_LDC_i_1_n_0 |    2 |     2 |    no |
|     5 | Controller/BCD_Time_reg[13]_LDC_i_1 | Controller/BCD_Time_reg[13]_LDC_i_1_n_0 |    2 |     2 |    no |
|     6 | Controller/BCD_Time_reg[14]_LDC_i_1 | Controller/BCD_Time_reg[14]_LDC_i_1_n_0 |    2 |     2 |    no |
|     7 | Controller/BCD_Time_reg[15]_LDC_i_1 | Controller/BCD_Time_reg[15]_LDC_i_1_n_0 |    2 |     2 |    no |
|     8 | Controller/BCD_Time_reg[1]_LDC_i_1  | Controller/BCD_Time_reg[1]_LDC_i_1_n_0  |    2 |     2 |    no |
|     9 | Controller/BCD_Time_reg[2]_LDC_i_1  | Controller/BCD_Time_reg[2]_LDC_i_1_n_0  |    2 |     2 |    no |
|    10 | Controller/BCD_Time_reg[3]_LDC_i_1  | Controller/BCD_Time_reg[3]_LDC_i_1_n_0  |    2 |     2 |    no |
|    11 | Controller/BCD_Time_reg[4]_LDC_i_1  | Controller/BCD_Time_reg[4]_LDC_i_1_n_0  |    2 |     2 |    no |
|    12 | Controller/BCD_Time_reg[5]_LDC_i_1  | Controller/BCD_Time_reg[5]_LDC_i_1_n_0  |    2 |     2 |    no |
|    13 | Controller/BCD_Time_reg[6]_LDC_i_1  | Controller/BCD_Time_reg[6]_LDC_i_1_n_0  |    2 |     2 |    no |
|    14 | Controller/BCD_Time_reg[7]_LDC_i_1  | Controller/BCD_Time_reg[7]_LDC_i_1_n_0  |    2 |     2 |    no |
|    15 | Controller/BCD_Time_reg[8]_LDC_i_1  | Controller/BCD_Time_reg[8]_LDC_i_1_n_0  |    2 |     2 |    no |
|    16 | Controller/BCD_Time_reg[9]_LDC_i_1  | Controller/BCD_Time_reg[9]_LDC_i_1_n_0  |    2 |     2 |    no |
|    17 | Clk_100Hz/slowClk_reg               | Clk_100Hz/CLK                           |   11 |     3 |    no |
|    18 | Clk_Db/slowClk_reg                  | Clk_Db/kd_reg                           |   13 |     8 |    no |
+-------+-------------------------------------+-----------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   90 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   67 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+
| BUFG        | BUFHCE_X1Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   4 |     0 |        0 | clk_1Hz_BUFG         |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  75 |     0 |        0 | clk_100MHz_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |    Clock Net Name    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  12 |     0 |        0 | clk_100MHz_IBUF_BUFG |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  28 |     0 |        0 | clk_1Hz_BUFG         |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_100MHz_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk_1Hz_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk_100MHz]

# Clock net "Clk_100Hz/CLK" driven by instance "Clk_100Hz/slowClk_reg" located at site "SLICE_X44Y47"
#startgroup
create_pblock {CLKAG_Clk_100Hz/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_Clk_100Hz/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Clk_100Hz/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_Clk_100Hz/CLK}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Clk_Db/kd_reg" driven by instance "Clk_Db/slowClk_reg" located at site "SLICE_X39Y47"
#startgroup
create_pblock {CLKAG_Clk_Db/kd_reg}
add_cells_to_pblock [get_pblocks  {CLKAG_Clk_Db/kd_reg}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Clk_Db/kd_reg"}]]]
resize_pblock [get_pblocks {CLKAG_Clk_Db/kd_reg}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[0]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[0]_LDC_i_1" located at site "SLICE_X41Y50"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[0]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[0]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[0]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[0]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[10]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[10]_LDC_i_1" located at site "SLICE_X45Y55"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[10]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[10]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[10]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[10]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[11]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[11]_LDC_i_1" located at site "SLICE_X44Y56"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[11]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[11]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[11]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[11]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[12]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[12]_LDC_i_1" located at site "SLICE_X43Y53"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[12]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[12]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[12]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[12]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[13]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[13]_LDC_i_1" located at site "SLICE_X42Y54"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[13]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[13]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[13]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[13]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[14]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[14]_LDC_i_1" located at site "SLICE_X42Y53"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[14]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[14]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[14]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[14]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[15]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[15]_LDC_i_1" located at site "SLICE_X44Y53"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[15]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[15]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[15]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[15]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[1]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[1]_LDC_i_1" located at site "SLICE_X40Y50"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[1]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[1]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[1]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[1]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[2]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[2]_LDC_i_1" located at site "SLICE_X42Y52"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[2]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[2]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[2]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[2]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[3]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[3]_LDC_i_1" located at site "SLICE_X42Y52"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[3]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[3]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[3]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[3]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[4]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[4]_LDC_i_1" located at site "SLICE_X40Y51"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[4]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[4]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[4]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[4]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[5]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[5]_LDC_i_1" located at site "SLICE_X39Y53"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[5]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[5]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[5]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[5]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[6]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[6]_LDC_i_1" located at site "SLICE_X38Y54"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[6]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[6]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[6]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[6]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[7]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[7]_LDC_i_1" located at site "SLICE_X39Y52"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[7]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[7]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[7]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[7]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[8]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[8]_LDC_i_1" located at site "SLICE_X41Y53"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[8]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[8]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[8]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[8]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "Controller/BCD_Time_reg[9]_LDC_i_1_n_0" driven by instance "Controller/BCD_Time_reg[9]_LDC_i_1" located at site "SLICE_X43Y53"
#startgroup
create_pblock {CLKAG_Controller/BCD_Time_reg[9]_LDC_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Controller/BCD_Time_reg[9]_LDC_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Controller/BCD_Time_reg[9]_LDC_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Controller/BCD_Time_reg[9]_LDC_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_100MHz_IBUF_BUFG" driven by instance "clk_100MHz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_100MHz_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_100MHz_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_100MHz_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_100MHz_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_1Hz_BUFG" driven by instance "clk_1Hz_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clk_1Hz_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_1Hz_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_1Hz_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_1Hz_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
