design_main_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_main/ip/design_main_processing_system7_0_0/sim/design_main_processing_system7_0_0.v,incdir="$ref_dir/../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/34f8/hdl"incdir="../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/ec67/hdl"incdir="../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/34f8/hdl"
design_main_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_main/ip/design_main_proc_sys_reset_0_0/sim/design_main_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/34f8/hdl"incdir="../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/ec67/hdl"incdir="../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/34f8/hdl"
design_main.v,verilog,xil_defaultlib,../../../bd/design_main/sim/design_main.v,incdir="$ref_dir/../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/ec67/hdl"incdir="$ref_dir/../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/34f8/hdl"incdir="../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/ec67/hdl"incdir="../../../../OurEDA-P1K_zynq.gen/sources_1/bd/design_main/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
