
*** Running vivado
    with args -log registerFile.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source registerFile.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Sep 26 20:45:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source registerFile.tcl -notrace
Command: open_checkpoint /home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.652 ; gain = 0.000 ; free physical = 259 ; free virtual = 19326
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.496 ; gain = 1.000 ; free physical = 180 ; free virtual = 19255
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.262 ; gain = 0.000 ; free physical = 262 ; free virtual = 18712
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2169.262 ; gain = 0.000 ; free physical = 262 ; free virtual = 18712
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.262 ; gain = 0.000 ; free physical = 263 ; free virtual = 18712
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.262 ; gain = 0.000 ; free physical = 263 ; free virtual = 18712
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2201.277 ; gain = 32.016 ; free physical = 263 ; free virtual = 18712
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2201.277 ; gain = 32.016 ; free physical = 263 ; free virtual = 18712
Restored from archive | CPU: 0.050000 secs | Memory: 1.128571 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2201.277 ; gain = 32.016 ; free physical = 263 ; free virtual = 18712
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.277 ; gain = 0.000 ; free physical = 263 ; free virtual = 18712
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2201.312 ; gain = 773.738 ; free physical = 259 ; free virtual = 18708
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2358.207 ; gain = 156.895 ; free physical = 192 ; free virtual = 18514

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2358.207 ; gain = 0.000 ; free physical = 192 ; free virtual = 18514

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19bc5307a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 181 ; free virtual = 18109

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19bc5307a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 181 ; free virtual = 18109
Phase 1 Initialization | Checksum: 19bc5307a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18110

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109
Phase 2 Timer Update And Timing Data Collection | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109
Retarget | Checksum: 19bc5307a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109
Constant propagation | Checksum: 19bc5307a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109
Phase 5 Sweep | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2699.105 ; gain = 0.000 ; free physical = 182 ; free virtual = 18109
Sweep | Checksum: 19bc5307a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108
BUFG optimization | Checksum: 19bc5307a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108
Shift Register Optimization | Checksum: 19bc5307a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108
Post Processing Netlist | Checksum: 19bc5307a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.121 ; gain = 0.000 ; free physical = 181 ; free virtual = 18108
Phase 9.2 Verifying Netlist Connectivity | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108
Phase 9 Finalization | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.121 ; gain = 32.016 ; free physical = 181 ; free virtual = 18108

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19bc5307a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.121 ; gain = 0.000 ; free physical = 181 ; free virtual = 18108

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19bc5307a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.121 ; gain = 0.000 ; free physical = 181 ; free virtual = 18108

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.121 ; gain = 0.000 ; free physical = 181 ; free virtual = 18108
Ending Netlist Obfuscation Task | Checksum: 19bc5307a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.121 ; gain = 0.000 ; free physical = 181 ; free virtual = 18108
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file registerFile_drc_opted.rpt -pb registerFile_drc_opted.pb -rpx registerFile_drc_opted.rpx
Command: report_drc -file registerFile_drc_opted.rpt -pb registerFile_drc_opted.pb -rpx registerFile_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Sol/Xilinx/Vivado/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2745.996 ; gain = 0.000 ; free physical = 234 ; free virtual = 18029
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.691 ; gain = 0.000 ; free physical = 198 ; free virtual = 17998
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e64f2f7f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.691 ; gain = 0.000 ; free physical = 198 ; free virtual = 17998
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.691 ; gain = 0.000 ; free physical = 198 ; free virtual = 17998

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2610f461f

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2841.719 ; gain = 56.027 ; free physical = 202 ; free virtual = 17992

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 2d369ccd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 201 ; free virtual = 17992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2d369ccd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 201 ; free virtual = 17992
Phase 1 Placer Initialization | Checksum: 2d369ccd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 201 ; free virtual = 17992

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2d369ccd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 200 ; free virtual = 17991

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2d369ccd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 200 ; free virtual = 17991

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2d369ccd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 200 ; free virtual = 17991

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2f677c0a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 196 ; free virtual = 17987

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 341bbbdf3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 193 ; free virtual = 17989
Phase 2 Global Placement | Checksum: 341bbbdf3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 193 ; free virtual = 17989

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 341bbbdf3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 191 ; free virtual = 17989

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 266aceb5d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 191 ; free virtual = 17989

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20dcb99e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 191 ; free virtual = 17989

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20dcb99e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 191 ; free virtual = 17989

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989
Phase 3 Detail Placement | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989
Phase 4.3 Placer Reporting | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 190 ; free virtual = 17989

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2997b0907

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989
Ending Placer Task | Checksum: 1bc85441a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.734 ; gain = 88.043 ; free physical = 190 ; free virtual = 17989
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file registerFile_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 176 ; free virtual = 17975
INFO: [Vivado 12-24828] Executing command : report_utilization -file registerFile_utilization_placed.rpt -pb registerFile_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file registerFile_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 204 ; free virtual = 17995
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 215 ; free virtual = 17997
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 215 ; free virtual = 17997
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 215 ; free virtual = 17997
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 221 ; free virtual = 18000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 221 ; free virtual = 18000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 221 ; free virtual = 17999
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 222 ; free virtual = 18000
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 192 ; free virtual = 17963
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.000 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 188 ; free virtual = 17959
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 188 ; free virtual = 17959
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 188 ; free virtual = 17959
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 189 ; free virtual = 17960
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 189 ; free virtual = 17960
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 188 ; free virtual = 17960
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.734 ; gain = 0.000 ; free physical = 188 ; free virtual = 17960
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3d915de5 ConstDB: 0 ShapeSum: de7289de RouteDB: a0815c57
Post Restoration Checksum: NetGraph: b658dc4 | NumContArr: 1be3ac04 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ac9b2f02

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2963.559 ; gain = 89.824 ; free physical = 178 ; free virtual = 17743

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ac9b2f02

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2963.559 ; gain = 89.824 ; free physical = 178 ; free virtual = 17743

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ac9b2f02

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2963.559 ; gain = 89.824 ; free physical = 178 ; free virtual = 17743
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d2233069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2980.559 ; gain = 106.824 ; free physical = 163 ; free virtual = 17727

Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1d2233069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17720

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 51
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 51
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d2233069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17720

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1d2233069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17720

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 281e105fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17720
Phase 4 Initial Routing | Checksum: 281e105fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17720

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703
Phase 5 Rip-up And Reroute | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703
Phase 6 Delay and Skew Optimization | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 154 ; free virtual = 17703
Phase 7 Post Hold Fix | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 154 ; free virtual = 17703

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.115921 %
  Global Horizontal Routing Utilization  = 0.0804269 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c5ec6a21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2aa153ed2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2aa153ed2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 2aa153ed2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703
Total Elapsed time in route_design: 13.76 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1c6b3f1c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1c6b3f1c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3004.621 ; gain = 130.887 ; free physical = 155 ; free virtual = 17703
INFO: [Vivado 12-24828] Executing command : report_drc -file registerFile_drc_routed.rpt -pb registerFile_drc_routed.pb -rpx registerFile_drc_routed.rpx
Command: report_drc -file registerFile_drc_routed.rpt -pb registerFile_drc_routed.pb -rpx registerFile_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file registerFile_methodology_drc_routed.rpt -pb registerFile_methodology_drc_routed.pb -rpx registerFile_methodology_drc_routed.rpx
Command: report_methodology -file registerFile_methodology_drc_routed.rpt -pb registerFile_methodology_drc_routed.pb -rpx registerFile_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file registerFile_timing_summary_routed.rpt -pb registerFile_timing_summary_routed.pb -rpx registerFile_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file registerFile_route_status.rpt -pb registerFile_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file registerFile_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file registerFile_bus_skew_routed.rpt -pb registerFile_bus_skew_routed.pb -rpx registerFile_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file registerFile_power_routed.rpt -pb registerFile_power_summary_routed.pb -rpx registerFile_power_routed.rpx
Command: report_power -file registerFile_power_routed.rpt -pb registerFile_power_summary_routed.pb -rpx registerFile_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file registerFile_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3135.691 ; gain = 131.070 ; free physical = 194 ; free virtual = 17573
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3135.691 ; gain = 0.000 ; free physical = 194 ; free virtual = 17573
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/registerFile/registerFile.runs/impl_1/registerFile_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 20:46:28 2025...
