Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 30 11:17:48 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             522 |           76 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             248 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------+-------------------------------------+------------------+----------------+
|         Clock Signal         |     Enable Signal    |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------+----------------------+-------------------------------------+------------------+----------------+
|  uut_t/blinkFlag_reg_i_2_n_0 |                      |                                     |                1 |              2 |
|  sysclk_IBUF_BUFG            | alarm_debounce/state | alarm_debounce/count[31]_i_1__1_n_0 |                8 |             62 |
|  sysclk_IBUF_BUFG            | loop_debounce/state  | loop_debounce/count[31]_i_1__0_n_0  |                8 |             62 |
|  sysclk_IBUF_BUFG            | reset_debounce/state | reset_debounce/count[31]_i_1_n_0    |                8 |             62 |
|  sysclk_IBUF_BUFG            | speed_debounce/state | speed_debounce/count[31]_i_1__2_n_0 |                8 |             62 |
|  sysclk_IBUF_BUFG            |                      | clear                               |                8 |             64 |
|  sysclk_IBUF_BUFG            |                      |                                     |               18 |             70 |
|  sysclk_IBUF_BUFG            |                      | uut_t/RESET                         |               68 |            458 |
+------------------------------+----------------------+-------------------------------------+------------------+----------------+


