
MIKRO_PROJECT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009404  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009750  08009594  08009594  0000a594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012ce4  08012ce4  00014270  2**0
                  CONTENTS
  4 .ARM          00000008  08012ce4  08012ce4  00013ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012cec  08012cec  00014270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012cec  08012cec  00013cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012cf0  08012cf0  00013cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  08012cf4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ae38  20000270  08012f64  00014270  2**2
                  ALLOC
 10 ._user_heap_stack 00001300  2000b0a8  08012f64  000150a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013448  00000000  00000000  000142a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003761  00000000  00000000  000276e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  0002ae50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2a  00000000  00000000  0002be58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000294c5  00000000  00000000  0002ca82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c43  00000000  00000000  00055f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edd31  00000000  00000000  0006cb8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a8bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bcc  00000000  00000000  0015a900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0015f4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800957c 	.word	0x0800957c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	0800957c 	.word	0x0800957c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ringBufferSetup>:
/************************************************************************
* Funkcja: ringBufferSetup()
* (Utworzenie instancji bufora)
************************************************************************/
void ringBufferSetup(ring_buffer* rb, uint8_t* buffer, uint32_t size)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
	rb->buffer = buffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	601a      	str	r2, [r3, #0]
	rb->readIndex = 0;
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	2200      	movs	r2, #0
 8000586:	605a      	str	r2, [r3, #4]
	rb->writeIndex = 0;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
	rb->mask = size - 1;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	1e5a      	subs	r2, r3, #1
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	60da      	str	r2, [r3, #12]
}
 8000596:	bf00      	nop
 8000598:	3714      	adds	r7, #20
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
	...

080005a4 <USART_kbhit>:
/************************************************************************
* Funkcja: USART_kbhit()
* (Sprawdza czy w buforze odbiorczym znajdują się dane
* Zwraca 1 jeśli bufor zawiera dane do odczytu)
************************************************************************/
uint8_t USART_kbhit(){
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
	if(rxRingBuffer.writeIndex == rxRingBuffer.readIndex){
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <USART_kbhit+0x20>)
 80005aa:	689a      	ldr	r2, [r3, #8]
 80005ac:	4b05      	ldr	r3, [pc, #20]	@ (80005c4 <USART_kbhit+0x20>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	429a      	cmp	r2, r3
 80005b2:	d101      	bne.n	80005b8 <USART_kbhit+0x14>
		return 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	e000      	b.n	80005ba <USART_kbhit+0x16>
	}else{
		return 1;
 80005b8:	2301      	movs	r3, #1
	}
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	2000028c 	.word	0x2000028c

080005c8 <USART_getchar>:
* Jeśli bufor pusty = -1
* Jeśli jest dostępny bajt to funkcja zwraca jesgo wartość
* oraz aktualizuje index RX_Busy tak aby wskazywał na kolejny
* bajt do odczytu)
************************************************************************/
int16_t USART_getchar() {
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
    if (rxRingBuffer.writeIndex != rxRingBuffer.readIndex) {
 80005ce:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <USART_getchar+0x44>)
 80005d0:	689a      	ldr	r2, [r3, #8]
 80005d2:	4b0e      	ldr	r3, [pc, #56]	@ (800060c <USART_getchar+0x44>)
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d00f      	beq.n	80005fa <USART_getchar+0x32>
        int16_t tmp = USART_RxBuf[rxRingBuffer.readIndex];
 80005da:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <USART_getchar+0x44>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	4a0c      	ldr	r2, [pc, #48]	@ (8000610 <USART_getchar+0x48>)
 80005e0:	5cd3      	ldrb	r3, [r2, r3]
 80005e2:	80fb      	strh	r3, [r7, #6]
        rxRingBuffer.readIndex = (rxRingBuffer.readIndex + 1) & rxRingBuffer.mask;
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <USART_getchar+0x44>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	1c5a      	adds	r2, r3, #1
 80005ea:	4b08      	ldr	r3, [pc, #32]	@ (800060c <USART_getchar+0x44>)
 80005ec:	68db      	ldr	r3, [r3, #12]
 80005ee:	4013      	ands	r3, r2
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <USART_getchar+0x44>)
 80005f2:	6053      	str	r3, [r2, #4]
        return tmp;
 80005f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005f8:	e001      	b.n	80005fe <USART_getchar+0x36>
    }
    return -1;
 80005fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005fe:	4618      	mov	r0, r3
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	2000028c 	.word	0x2000028c
 8000610:	20000aac 	.word	0x20000aac

08000614 <USART_sendFrame>:
*    - bufor był pusty (writeIndex == readIndex)
*    - rejestr nadawczy jest gotowy (TXE = 1)
* 6. Aktualizuje wskaźnik zapisu w buforze kołowym
* 7. Włącza przerwania
************************************************************************/
void USART_sendFrame(const uint8_t* data, size_t length) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	6039      	str	r1, [r7, #0]
    int idx = txRingBuffer.writeIndex;
 800061e:	4b32      	ldr	r3, [pc, #200]	@ (80006e8 <USART_sendFrame+0xd4>)
 8000620:	689b      	ldr	r3, [r3, #8]
 8000622:	617b      	str	r3, [r7, #20]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000624:	b672      	cpsid	i
}
 8000626:	bf00      	nop

    __disable_irq();

    // Dodaj początek ramki
    USART_TxBuf[idx] = FRAME_START;
 8000628:	4a30      	ldr	r2, [pc, #192]	@ (80006ec <USART_sendFrame+0xd8>)
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	4413      	add	r3, r2
 800062e:	227e      	movs	r2, #126	@ 0x7e
 8000630:	701a      	strb	r2, [r3, #0]
    idx = (idx + 1) & txRingBuffer.mask;
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	461a      	mov	r2, r3
 8000638:	4b2b      	ldr	r3, [pc, #172]	@ (80006e8 <USART_sendFrame+0xd4>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	4013      	ands	r3, r2
 800063e:	617b      	str	r3, [r7, #20]

    // Kopiuj dane do bufora nadawczego
    for(size_t i = 0; i < length; i++) {
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	e012      	b.n	800066c <USART_sendFrame+0x58>
        USART_TxBuf[idx] = data[i];
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	4413      	add	r3, r2
 800064c:	7819      	ldrb	r1, [r3, #0]
 800064e:	4a27      	ldr	r2, [pc, #156]	@ (80006ec <USART_sendFrame+0xd8>)
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	4413      	add	r3, r2
 8000654:	460a      	mov	r2, r1
 8000656:	701a      	strb	r2, [r3, #0]
        idx = (idx + 1) & txRingBuffer.mask;
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	3301      	adds	r3, #1
 800065c:	461a      	mov	r2, r3
 800065e:	4b22      	ldr	r3, [pc, #136]	@ (80006e8 <USART_sendFrame+0xd4>)
 8000660:	68db      	ldr	r3, [r3, #12]
 8000662:	4013      	ands	r3, r2
 8000664:	617b      	str	r3, [r7, #20]
    for(size_t i = 0; i < length; i++) {
 8000666:	693b      	ldr	r3, [r7, #16]
 8000668:	3301      	adds	r3, #1
 800066a:	613b      	str	r3, [r7, #16]
 800066c:	693a      	ldr	r2, [r7, #16]
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	429a      	cmp	r2, r3
 8000672:	d3e8      	bcc.n	8000646 <USART_sendFrame+0x32>
    }

    // Dodaj koniec ramki
    USART_TxBuf[idx] = FRAME_END;
 8000674:	4a1d      	ldr	r2, [pc, #116]	@ (80006ec <USART_sendFrame+0xd8>)
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	4413      	add	r3, r2
 800067a:	2260      	movs	r2, #96	@ 0x60
 800067c:	701a      	strb	r2, [r3, #0]
    idx = (idx + 1) & txRingBuffer.mask;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	3301      	adds	r3, #1
 8000682:	461a      	mov	r2, r3
 8000684:	4b18      	ldr	r3, [pc, #96]	@ (80006e8 <USART_sendFrame+0xd4>)
 8000686:	68db      	ldr	r3, [r3, #12]
 8000688:	4013      	ands	r3, r2
 800068a:	617b      	str	r3, [r7, #20]

    // Rozpocznij transmisję jeśli bufor był pusty
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 800068c:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <USART_sendFrame+0xd4>)
 800068e:	689a      	ldr	r2, [r3, #8]
 8000690:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <USART_sendFrame+0xd4>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	429a      	cmp	r2, r3
 8000696:	d11e      	bne.n	80006d6 <USART_sendFrame+0xc2>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000698:	4b15      	ldr	r3, [pc, #84]	@ (80006f0 <USART_sendFrame+0xdc>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	69db      	ldr	r3, [r3, #28]
 800069e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 80006a2:	2b80      	cmp	r3, #128	@ 0x80
 80006a4:	d117      	bne.n	80006d6 <USART_sendFrame+0xc2>
        txRingBuffer.writeIndex = idx;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	4a0f      	ldr	r2, [pc, #60]	@ (80006e8 <USART_sendFrame+0xd4>)
 80006aa:	6093      	str	r3, [r2, #8]
        uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 80006ac:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <USART_sendFrame+0xd4>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	4a0e      	ldr	r2, [pc, #56]	@ (80006ec <USART_sendFrame+0xd8>)
 80006b2:	5cd3      	ldrb	r3, [r2, r3]
 80006b4:	73fb      	strb	r3, [r7, #15]
        txRingBuffer.readIndex = (txRingBuffer.readIndex + 1) & txRingBuffer.mask;
 80006b6:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <USART_sendFrame+0xd4>)
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	1c5a      	adds	r2, r3, #1
 80006bc:	4b0a      	ldr	r3, [pc, #40]	@ (80006e8 <USART_sendFrame+0xd4>)
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	4013      	ands	r3, r2
 80006c2:	4a09      	ldr	r2, [pc, #36]	@ (80006e8 <USART_sendFrame+0xd4>)
 80006c4:	6053      	str	r3, [r2, #4]
        HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80006c6:	f107 030f 	add.w	r3, r7, #15
 80006ca:	2201      	movs	r2, #1
 80006cc:	4619      	mov	r1, r3
 80006ce:	4808      	ldr	r0, [pc, #32]	@ (80006f0 <USART_sendFrame+0xdc>)
 80006d0:	f004 fdc2 	bl	8005258 <HAL_UART_Transmit_IT>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006d4:	e002      	b.n	80006dc <USART_sendFrame+0xc8>
    } else {
        txRingBuffer.writeIndex = idx;
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	4a03      	ldr	r2, [pc, #12]	@ (80006e8 <USART_sendFrame+0xd4>)
 80006da:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 80006dc:	b662      	cpsie	i
}
 80006de:	bf00      	nop
    }

    __enable_irq();
}
 80006e0:	bf00      	nop
 80006e2:	3718      	adds	r7, #24
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	2000029c 	.word	0x2000029c
 80006ec:	200002ac 	.word	0x200002ac
 80006f0:	2000aed0 	.word	0x2000aed0

080006f4 <calculateCrc16>:
*      - crc_out[1] = crc & 0xFF (młodszy bajt)
*
* Korzysta z:
*   - crc16_table: Tablica lookup z wstępnie obliczonymi wartościami
************************************************************************/
void calculateCrc16(uint8_t *data, size_t length, char crc_out[2]) {
 80006f4:	b480      	push	{r7}
 80006f6:	b089      	sub	sp, #36	@ 0x24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
    uint16_t crc = 0xFFFF; // wartość inicjująca
 8000700:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000704:	83fb      	strh	r3, [r7, #30]

    for (size_t i = 0; i < length; i++) {
 8000706:	2300      	movs	r3, #0
 8000708:	61bb      	str	r3, [r7, #24]
 800070a:	e019      	b.n	8000740 <calculateCrc16+0x4c>
        uint8_t byte = data[i];
 800070c:	68fa      	ldr	r2, [r7, #12]
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	4413      	add	r3, r2
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	75fb      	strb	r3, [r7, #23]
        uint8_t table_index = (crc >> 8) ^ byte; // oblicz indeks tablicy
 8000716:	8bfb      	ldrh	r3, [r7, #30]
 8000718:	0a1b      	lsrs	r3, r3, #8
 800071a:	b29b      	uxth	r3, r3
 800071c:	b2da      	uxtb	r2, r3
 800071e:	7dfb      	ldrb	r3, [r7, #23]
 8000720:	4053      	eors	r3, r2
 8000722:	75bb      	strb	r3, [r7, #22]
        crc = (crc << 8) ^ crc16_table[table_index]; // zaktualizuj crc uzywajac wartosci stablicowanej
 8000724:	8bfb      	ldrh	r3, [r7, #30]
 8000726:	021b      	lsls	r3, r3, #8
 8000728:	b21a      	sxth	r2, r3
 800072a:	7dbb      	ldrb	r3, [r7, #22]
 800072c:	490f      	ldr	r1, [pc, #60]	@ (800076c <calculateCrc16+0x78>)
 800072e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000732:	b21b      	sxth	r3, r3
 8000734:	4053      	eors	r3, r2
 8000736:	b21b      	sxth	r3, r3
 8000738:	83fb      	strh	r3, [r7, #30]
    for (size_t i = 0; i < length; i++) {
 800073a:	69bb      	ldr	r3, [r7, #24]
 800073c:	3301      	adds	r3, #1
 800073e:	61bb      	str	r3, [r7, #24]
 8000740:	69ba      	ldr	r2, [r7, #24]
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	429a      	cmp	r2, r3
 8000746:	d3e1      	bcc.n	800070c <calculateCrc16+0x18>
    }
    crc_out[0] = ((crc >> 8) & 0xFF); // bajt po lewej
 8000748:	8bfb      	ldrh	r3, [r7, #30]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b29b      	uxth	r3, r3
 800074e:	b2da      	uxtb	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	701a      	strb	r2, [r3, #0]
    crc_out[1] = (crc & 0xFF);        // bajt po prawej
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3301      	adds	r3, #1
 8000758:	8bfa      	ldrh	r2, [r7, #30]
 800075a:	b2d2      	uxtb	r2, r2
 800075c:	701a      	strb	r2, [r3, #0]
}
 800075e:	bf00      	nop
 8000760:	3724      	adds	r7, #36	@ 0x24
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	20000000 	.word	0x20000000

08000770 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <MX_DMA_Init+0x38>)
 8000778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800077a:	4a0b      	ldr	r2, [pc, #44]	@ (80007a8 <MX_DMA_Init+0x38>)
 800077c:	f043 0301 	orr.w	r3, r3, #1
 8000780:	6493      	str	r3, [r2, #72]	@ 0x48
 8000782:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <MX_DMA_Init+0x38>)
 8000784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000786:	f003 0301 	and.w	r3, r3, #1
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2102      	movs	r1, #2
 8000792:	200f      	movs	r0, #15
 8000794:	f001 ff79 	bl	800268a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000798:	200f      	movs	r0, #15
 800079a:	f001 ff92 	bl	80026c2 <HAL_NVIC_EnableIRQ>

}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40021000 	.word	0x40021000

080007ac <stopAnimation>:
uint8_t received_char;
Frame frame;
ScrollingTextState text = {0};

static void stopAnimation(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
	text.isScrolling = false;
 80007b0:	4b04      	ldr	r3, [pc, #16]	@ (80007c4 <stopAnimation+0x18>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	20000d40 	.word	0x20000d40

080007c8 <copyToBuffer>:

static void copyToBuffer(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
	if (!lcdIsBusy()) {
 80007cc:	f001 f9ae 	bl	8001b2c <lcdIsBusy>
 80007d0:	4603      	mov	r3, r0
 80007d2:	f083 0301 	eor.w	r3, r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <copyToBuffer+0x18>
		lcdCopy();
 80007dc:	f001 f90e 	bl	80019fc <lcdCopy>
	}
}
 80007e0:	bf00      	nop
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <safeCompare>:
static bool safeCompare(const char* str1, const char* str2, size_t len)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	607a      	str	r2, [r7, #4]
	if(str1 == NULL || str2 == NULL)
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d002      	beq.n	80007fc <safeCompare+0x18>
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d101      	bne.n	8000800 <safeCompare+0x1c>
	{
		return false;
 80007fc:	2300      	movs	r3, #0
 80007fe:	e00a      	b.n	8000816 <safeCompare+0x32>
	}
	return memcmp(str1, str2, len) == 0;
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	68b9      	ldr	r1, [r7, #8]
 8000804:	68f8      	ldr	r0, [r7, #12]
 8000806:	f007 fe9f 	bl	8008548 <memcmp>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	bf0c      	ite	eq
 8000810:	2301      	moveq	r3, #1
 8000812:	2300      	movne	r3, #0
 8000814:	b2db      	uxtb	r3, r3
}
 8000816:	4618      	mov	r0, r3
 8000818:	3710      	adds	r7, #16
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <parseColor>:
* Korzysta z:
*   - color_map: Globalna tablica struktur ColorMap zawierająca:
*   - name: string z nazwą koloru
*   - value: wartość Color_t w formacie RGB565
************************************************************************/
bool parseColor(const char* color_name, Color_t* color) {
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	6039      	str	r1, [r7, #0]
    if (color_name == NULL || color == NULL) {
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d002      	beq.n	8000836 <parseColor+0x16>
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d101      	bne.n	800083a <parseColor+0x1a>
        return false;
 8000836:	2300      	movs	r3, #0
 8000838:	e026      	b.n	8000888 <parseColor+0x68>
    }

    for (int i = 0; i < sizeof(color_map) / sizeof(ColorMap); i++) {
 800083a:	2300      	movs	r3, #0
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	e01f      	b.n	8000880 <parseColor+0x60>
        size_t color_len = strlen(color_map[i].name); // Get the expected color name length
 8000840:	4a13      	ldr	r2, [pc, #76]	@ (8000890 <parseColor+0x70>)
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fcc1 	bl	80001d0 <strlen>
 800084e:	60b8      	str	r0, [r7, #8]
        if (safeCompare(color_name, color_map[i].name, color_len)) {
 8000850:	4a0f      	ldr	r2, [pc, #60]	@ (8000890 <parseColor+0x70>)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000858:	68ba      	ldr	r2, [r7, #8]
 800085a:	4619      	mov	r1, r3
 800085c:	6878      	ldr	r0, [r7, #4]
 800085e:	f7ff ffc1 	bl	80007e4 <safeCompare>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d008      	beq.n	800087a <parseColor+0x5a>
            *color = color_map[i].value;
 8000868:	4a09      	ldr	r2, [pc, #36]	@ (8000890 <parseColor+0x70>)
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	00db      	lsls	r3, r3, #3
 800086e:	4413      	add	r3, r2
 8000870:	889a      	ldrh	r2, [r3, #4]
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	801a      	strh	r2, [r3, #0]
            return true;
 8000876:	2301      	movs	r3, #1
 8000878:	e006      	b.n	8000888 <parseColor+0x68>
    for (int i = 0; i < sizeof(color_map) / sizeof(ColorMap); i++) {
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	3301      	adds	r3, #1
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	2b07      	cmp	r3, #7
 8000884:	d9dc      	bls.n	8000840 <parseColor+0x20>
        }
    }
    return false;
 8000886:	2300      	movs	r3, #0
}
 8000888:	4618      	mov	r0, r3
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	0800967c 	.word	0x0800967c

08000894 <resetFrameState>:
* Zmienne globalne:
*   - in_frame: Flaga oznaczająca czy jesteśmy w trakcie odbierania ramki
*   - escape_detected: Flaga oznaczająca wykrycie znaku escape
*   - bx_index: Indeks w buforze odbiorczym
************************************************************************/
static void resetFrameState() {
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
    in_frame = false;
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <resetFrameState+0x20>)
 800089a:	2200      	movs	r2, #0
 800089c:	701a      	strb	r2, [r3, #0]
    escape_detected = false;
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <resetFrameState+0x24>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	701a      	strb	r2, [r3, #0]
    bx_index = 0;
 80008a4:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <resetFrameState+0x28>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
}
 80008aa:	bf00      	nop
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	20000cb4 	.word	0x20000cb4
 80008b8:	20000cac 	.word	0x20000cac
 80008bc:	20000cb0 	.word	0x20000cb0

080008c0 <parseParameters>:
*      - Pomija białe znaki
*      - Wyodrębnia token do następnego przecinka
*      - Przetwarza token według odpowiedniego typu
*   4. Zwalnia va_list
************************************************************************/
bool parseParameters(const char* data, const char* format, ...) {
 80008c0:	b40e      	push	{r1, r2, r3}
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b09b      	sub	sp, #108	@ 0x6c
 80008c6:	af02      	add	r7, sp, #8
 80008c8:	6078      	str	r0, [r7, #4]
    if (!data || !format) {
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d002      	beq.n	80008d6 <parseParameters+0x16>
 80008d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <parseParameters+0x1a>
        return false;
 80008d6:	2300      	movs	r3, #0
 80008d8:	e0d3      	b.n	8000a82 <parseParameters+0x1c2>
    }
    va_list args;
    va_start(args, format);
 80008da:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80008de:	643b      	str	r3, [r7, #64]	@ 0x40

    const char* data_ptr = data;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const char* fmt_ptr = format;
 80008e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80008e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    unsigned char token[51];  // Zmieniono na unsigned char
    size_t token_idx;

    while (*fmt_ptr) {
 80008e8:	e0bf      	b.n	8000a6a <parseParameters+0x1aa>

        while (isspace((unsigned char)*data_ptr)) data_ptr++;
 80008ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008ec:	3301      	adds	r3, #1
 80008ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80008f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	3301      	adds	r3, #1
 80008f6:	4a66      	ldr	r2, [pc, #408]	@ (8000a90 <parseParameters+0x1d0>)
 80008f8:	4413      	add	r3, r2
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	f003 0308 	and.w	r3, r3, #8
 8000900:	2b00      	cmp	r3, #0
 8000902:	d1f2      	bne.n	80008ea <parseParameters+0x2a>

        token_idx = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	657b      	str	r3, [r7, #84]	@ 0x54

        while (*data_ptr && *data_ptr != ',' && token_idx < 49) {
 8000908:	e00a      	b.n	8000920 <parseParameters+0x60>
            token[token_idx++] = (unsigned char)*data_ptr++;  // Zmieniono na unsigned char
 800090a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800090c:	1c53      	adds	r3, r2, #1
 800090e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000910:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000912:	1c59      	adds	r1, r3, #1
 8000914:	6579      	str	r1, [r7, #84]	@ 0x54
 8000916:	7812      	ldrb	r2, [r2, #0]
 8000918:	3360      	adds	r3, #96	@ 0x60
 800091a:	443b      	add	r3, r7
 800091c:	f803 2c54 	strb.w	r2, [r3, #-84]
        while (*data_ptr && *data_ptr != ',' && token_idx < 49) {
 8000920:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d006      	beq.n	8000936 <parseParameters+0x76>
 8000928:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b2c      	cmp	r3, #44	@ 0x2c
 800092e:	d002      	beq.n	8000936 <parseParameters+0x76>
 8000930:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000932:	2b30      	cmp	r3, #48	@ 0x30
 8000934:	d9e9      	bls.n	800090a <parseParameters+0x4a>
        }
        token[token_idx] = '\0';
 8000936:	f107 020c 	add.w	r2, r7, #12
 800093a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800093c:	4413      	add	r3, r2
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]

        if (*data_ptr == ',') data_ptr++;
 8000942:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	2b2c      	cmp	r3, #44	@ 0x2c
 8000948:	d10c      	bne.n	8000964 <parseParameters+0xa4>
 800094a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800094c:	3301      	adds	r3, #1
 800094e:	65fb      	str	r3, [r7, #92]	@ 0x5c

        while (token_idx > 0 && isspace(token[token_idx - 1])) {
 8000950:	e008      	b.n	8000964 <parseParameters+0xa4>
            token[--token_idx] = '\0';
 8000952:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000954:	3b01      	subs	r3, #1
 8000956:	657b      	str	r3, [r7, #84]	@ 0x54
 8000958:	f107 020c 	add.w	r2, r7, #12
 800095c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800095e:	4413      	add	r3, r2
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
        while (token_idx > 0 && isspace(token[token_idx - 1])) {
 8000964:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000966:	2b00      	cmp	r3, #0
 8000968:	d00d      	beq.n	8000986 <parseParameters+0xc6>
 800096a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800096c:	3b01      	subs	r3, #1
 800096e:	3360      	adds	r3, #96	@ 0x60
 8000970:	443b      	add	r3, r7
 8000972:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8000976:	3301      	adds	r3, #1
 8000978:	4a45      	ldr	r2, [pc, #276]	@ (8000a90 <parseParameters+0x1d0>)
 800097a:	4413      	add	r3, r2
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	f003 0308 	and.w	r3, r3, #8
 8000982:	2b00      	cmp	r3, #0
 8000984:	d1e5      	bne.n	8000952 <parseParameters+0x92>
        }
        switch (*fmt_ptr) {
 8000986:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	2b75      	cmp	r3, #117	@ 0x75
 800098c:	d006      	beq.n	800099c <parseParameters+0xdc>
 800098e:	2b75      	cmp	r3, #117	@ 0x75
 8000990:	dc65      	bgt.n	8000a5e <parseParameters+0x19e>
 8000992:	2b73      	cmp	r3, #115	@ 0x73
 8000994:	d01c      	beq.n	80009d0 <parseParameters+0x110>
 8000996:	2b74      	cmp	r3, #116	@ 0x74
 8000998:	d02d      	beq.n	80009f6 <parseParameters+0x136>
 800099a:	e060      	b.n	8000a5e <parseParameters+0x19e>
            case 'u': {
                char* endptr;
                unsigned long val = strtoul((char*)token, &endptr, 10);  // Zmieniono na (char*)
 800099c:	f107 0108 	add.w	r1, r7, #8
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	220a      	movs	r2, #10
 80009a6:	4618      	mov	r0, r3
 80009a8:	f007 fc52 	bl	8008250 <strtoul>
 80009ac:	6538      	str	r0, [r7, #80]	@ 0x50
                if (*endptr || val > 255) {
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d102      	bne.n	80009bc <parseParameters+0xfc>
 80009b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80009b8:	2bff      	cmp	r3, #255	@ 0xff
 80009ba:	d901      	bls.n	80009c0 <parseParameters+0x100>
                    va_end(args);
                    return false;
 80009bc:	2300      	movs	r3, #0
 80009be:	e060      	b.n	8000a82 <parseParameters+0x1c2>
                }
                *va_arg(args, uint8_t*) = (uint8_t)val;
 80009c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009c2:	1d1a      	adds	r2, r3, #4
 80009c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80009ca:	b2d2      	uxtb	r2, r2
 80009cc:	701a      	strb	r2, [r3, #0]
 80009ce:	e049      	b.n	8000a64 <parseParameters+0x1a4>
                break;
            }
            case 's': {
                Color_t* color_ptr = va_arg(args, Color_t*);
 80009d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009d2:	1d1a      	adds	r2, r3, #4
 80009d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	647b      	str	r3, [r7, #68]	@ 0x44
                if (!parseColor((char*)token, color_ptr)) {  // Zmieniono na (char*)
 80009da:	f107 030c 	add.w	r3, r7, #12
 80009de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff ff1d 	bl	8000820 <parseColor>
 80009e6:	4603      	mov	r3, r0
 80009e8:	f083 0301 	eor.w	r3, r3, #1
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d037      	beq.n	8000a62 <parseParameters+0x1a2>
                    va_end(args);
                    return false;
 80009f2:	2300      	movs	r3, #0
 80009f4:	e045      	b.n	8000a82 <parseParameters+0x1c2>
                }
                break;
            }
            case 't': {
            	size_t tokenLength = strlen((char*)token);
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fbe8 	bl	80001d0 <strlen>
 8000a00:	64f8      	str	r0, [r7, #76]	@ 0x4c
            	    if (text.scrollSpeed > 0 && tokenLength > 50) {
 8000a02:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <parseParameters+0x1d4>)
 8000a04:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d004      	beq.n	8000a16 <parseParameters+0x156>
 8000a0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a0e:	2b32      	cmp	r3, #50	@ 0x32
 8000a10:	d901      	bls.n	8000a16 <parseParameters+0x156>
            	        va_end(args);
            	        return false;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e035      	b.n	8000a82 <parseParameters+0x1c2>
            	    }
            	else if (text.scrollSpeed > 0 && tokenLength > 50) {
 8000a16:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <parseParameters+0x1d4>)
 8000a18:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d00c      	beq.n	8000a3a <parseParameters+0x17a>
 8000a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a22:	2b32      	cmp	r3, #50	@ 0x32
 8000a24:	d909      	bls.n	8000a3a <parseParameters+0x17a>
            		va_end(args);
            		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%c", tokenLength);
 8000a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a28:	9300      	str	r3, [sp, #0]
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a98 <parseParameters+0x1d8>)
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a9c <parseParameters+0x1dc>)
 8000a2e:	2167      	movs	r1, #103	@ 0x67
 8000a30:	2068      	movs	r0, #104	@ 0x68
 8000a32:	f000 fb1b 	bl	800106c <prepareFrame>
            		return false;
 8000a36:	2300      	movs	r3, #0
 8000a38:	e023      	b.n	8000a82 <parseParameters+0x1c2>
            	}
            	char* ptr = va_arg(args, char*);
 8000a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a3c:	1d1a      	adds	r2, r3, #4
 8000a3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	64bb      	str	r3, [r7, #72]	@ 0x48
            	strncpy(ptr, (char*)token, tokenLength);
 8000a44:	f107 030c 	add.w	r3, r7, #12
 8000a48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000a4e:	f007 fd93 	bl	8008578 <strncpy>
            	ptr[tokenLength] = '\0';
 8000a52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a56:	4413      	add	r3, r2
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]
            	break;
 8000a5c:	e002      	b.n	8000a64 <parseParameters+0x1a4>
            }
            default:
            	va_end(args);
            	return false;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e00f      	b.n	8000a82 <parseParameters+0x1c2>
                break;
 8000a62:	bf00      	nop
        }
        fmt_ptr++;
 8000a64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a66:	3301      	adds	r3, #1
 8000a68:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (*fmt_ptr) {
 8000a6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f47f af3e 	bne.w	80008f0 <parseParameters+0x30>
    }
    va_end(args);
    return !*data_ptr;
 8000a74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	bf0c      	ite	eq
 8000a7c:	2301      	moveq	r3, #1
 8000a7e:	2300      	movne	r3, #0
 8000a80:	b2db      	uxtb	r3, r3
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3764      	adds	r7, #100	@ 0x64
 8000a86:	46bd      	mov	sp, r7
 8000a88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a8c:	b003      	add	sp, #12
 8000a8e:	4770      	bx	lr
 8000a90:	08012b00 	.word	0x08012b00
 8000a94:	20000d40 	.word	0x20000d40
 8000a98:	080095d0 	.word	0x080095d0
 8000a9c:	080095e4 	.word	0x080095e4

08000aa0 <clearFrame>:
*   - Parametry: (void* ptr, int value, size_t num)
*   - ptr: Wskaźnik na początek bloku pamięci
*   - value: Wartość do wypełnienia (0 dla wyzerowania)
*   - num: Liczba bajtów do wypełnienia
************************************************************************/
void clearFrame(Frame* frame) {
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
    if (frame) {
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d00d      	beq.n	8000aca <clearFrame+0x2a>
        memset(frame->data, 0, sizeof(frame->data));
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3305      	adds	r3, #5
 8000ab2:	2280      	movs	r2, #128	@ 0x80
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f007 fd56 	bl	8008568 <memset>
        memset(frame->command, 0, sizeof(frame->command));
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3302      	adds	r3, #2
 8000ac0:	2203      	movs	r2, #3
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f007 fd4f 	bl	8008568 <memset>
    }
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
	...

08000ad4 <executeONK>:
*      - Parametry: (x, y, r, color)
*
*   3. prepareFrame(): Wysyła odpowiedź w przypadku błędu
************************************************************************/
static void executeONK(Frame *frame)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, r = 0, filling = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	73fb      	strb	r3, [r7, #15]
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	73bb      	strb	r3, [r7, #14]
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	737b      	strb	r3, [r7, #13]
 8000ae8:	2300      	movs	r3, #0
 8000aea:	733b      	strb	r3, [r7, #12]
	Color_t color = 0;
 8000aec:	2300      	movs	r3, #0
 8000aee:	817b      	strh	r3, [r7, #10]
    if (!parseParameters(frame->data, "uuuus", &x, &y, &r, &filling, &color))
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	1d58      	adds	r0, r3, #5
 8000af4:	f107 010e 	add.w	r1, r7, #14
 8000af8:	f107 020f 	add.w	r2, r7, #15
 8000afc:	f107 030a 	add.w	r3, r7, #10
 8000b00:	9302      	str	r3, [sp, #8]
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	9301      	str	r3, [sp, #4]
 8000b08:	f107 030d 	add.w	r3, r7, #13
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	460b      	mov	r3, r1
 8000b10:	4917      	ldr	r1, [pc, #92]	@ (8000b70 <executeONK+0x9c>)
 8000b12:	f7ff fed5 	bl	80008c0 <parseParameters>
 8000b16:	4603      	mov	r3, r0
 8000b18:	f083 0301 	eor.w	r3, r3, #1
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d009      	beq.n	8000b36 <executeONK+0x62>
    {
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	3305      	adds	r3, #5
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	4b12      	ldr	r3, [pc, #72]	@ (8000b74 <executeONK+0xa0>)
 8000b2a:	4a13      	ldr	r2, [pc, #76]	@ (8000b78 <executeONK+0xa4>)
 8000b2c:	2167      	movs	r1, #103	@ 0x67
 8000b2e:	2068      	movs	r0, #104	@ 0x68
 8000b30:	f000 fa9c 	bl	800106c <prepareFrame>
 8000b34:	e019      	b.n	8000b6a <executeONK+0x96>
        return;
    }
	switch(filling)
 8000b36:	7b3b      	ldrb	r3, [r7, #12]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d002      	beq.n	8000b42 <executeONK+0x6e>
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d00a      	beq.n	8000b56 <executeONK+0x82>
 8000b40:	e013      	b.n	8000b6a <executeONK+0x96>
	{
	case 0:
		hagl_draw_circle(x, y, r, color);
 8000b42:	7bfb      	ldrb	r3, [r7, #15]
 8000b44:	b218      	sxth	r0, r3
 8000b46:	7bbb      	ldrb	r3, [r7, #14]
 8000b48:	b219      	sxth	r1, r3
 8000b4a:	7b7b      	ldrb	r3, [r7, #13]
 8000b4c:	b21a      	sxth	r2, r3
 8000b4e:	897b      	ldrh	r3, [r7, #10]
 8000b50:	f006 fdc4 	bl	80076dc <hagl_draw_circle>
		break;
 8000b54:	e009      	b.n	8000b6a <executeONK+0x96>
	case 1:
		hagl_fill_circle(x, y, r, color);
 8000b56:	7bfb      	ldrb	r3, [r7, #15]
 8000b58:	b218      	sxth	r0, r3
 8000b5a:	7bbb      	ldrb	r3, [r7, #14]
 8000b5c:	b219      	sxth	r1, r3
 8000b5e:	7b7b      	ldrb	r3, [r7, #13]
 8000b60:	b21a      	sxth	r2, r3
 8000b62:	897b      	ldrh	r3, [r7, #10]
 8000b64:	f006 fee9 	bl	800793a <hagl_fill_circle>
		break;
 8000b68:	bf00      	nop
	}
}
 8000b6a:	3710      	adds	r7, #16
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	080095e8 	.word	0x080095e8
 8000b74:	080095f0 	.word	0x080095f0
 8000b78:	080095e4 	.word	0x080095e4

08000b7c <executeONP>:
*   2. hagl_draw_rectangle() / hagl_fill_rectangle():
*      Funkcje HAGL do rysowania prostokątów
*      - Parametry: (x, y, width, height, color)
************************************************************************/
static void executeONP(Frame *frame)
{
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b089      	sub	sp, #36	@ 0x24
 8000b80:	af04      	add	r7, sp, #16
 8000b82:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, width = 0, height = 0, filling = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	73fb      	strb	r3, [r7, #15]
 8000b88:	2300      	movs	r3, #0
 8000b8a:	73bb      	strb	r3, [r7, #14]
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	737b      	strb	r3, [r7, #13]
 8000b90:	2300      	movs	r3, #0
 8000b92:	733b      	strb	r3, [r7, #12]
 8000b94:	2300      	movs	r3, #0
 8000b96:	72fb      	strb	r3, [r7, #11]
	Color_t color = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	813b      	strh	r3, [r7, #8]
	if (!parseParameters(frame->data, "uuuuus", &x, &y, &width, &height, &filling, &color)) {
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	1d58      	adds	r0, r3, #5
 8000ba0:	f107 010e 	add.w	r1, r7, #14
 8000ba4:	f107 020f 	add.w	r2, r7, #15
 8000ba8:	f107 0308 	add.w	r3, r7, #8
 8000bac:	9303      	str	r3, [sp, #12]
 8000bae:	f107 030b 	add.w	r3, r7, #11
 8000bb2:	9302      	str	r3, [sp, #8]
 8000bb4:	f107 030c 	add.w	r3, r7, #12
 8000bb8:	9301      	str	r3, [sp, #4]
 8000bba:	f107 030d 	add.w	r3, r7, #13
 8000bbe:	9300      	str	r3, [sp, #0]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	491c      	ldr	r1, [pc, #112]	@ (8000c34 <executeONP+0xb8>)
 8000bc4:	f7ff fe7c 	bl	80008c0 <parseParameters>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f083 0301 	eor.w	r3, r3, #1
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d009      	beq.n	8000be8 <executeONP+0x6c>
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3305      	adds	r3, #5
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <executeONP+0xbc>)
 8000bdc:	4a17      	ldr	r2, [pc, #92]	@ (8000c3c <executeONP+0xc0>)
 8000bde:	2167      	movs	r1, #103	@ 0x67
 8000be0:	2068      	movs	r0, #104	@ 0x68
 8000be2:	f000 fa43 	bl	800106c <prepareFrame>
 8000be6:	e021      	b.n	8000c2c <executeONP+0xb0>
		return;
	}

	switch(filling)
 8000be8:	7afb      	ldrb	r3, [r7, #11]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d002      	beq.n	8000bf4 <executeONP+0x78>
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d00e      	beq.n	8000c10 <executeONP+0x94>
 8000bf2:	e01b      	b.n	8000c2c <executeONP+0xb0>
	{
	case 0:
		hagl_draw_rectangle(x, y, width, height, color);
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	b218      	sxth	r0, r3
 8000bf8:	7bbb      	ldrb	r3, [r7, #14]
 8000bfa:	b219      	sxth	r1, r3
 8000bfc:	7b7b      	ldrb	r3, [r7, #13]
 8000bfe:	b21a      	sxth	r2, r3
 8000c00:	7b3b      	ldrb	r3, [r7, #12]
 8000c02:	b21c      	sxth	r4, r3
 8000c04:	893b      	ldrh	r3, [r7, #8]
 8000c06:	9300      	str	r3, [sp, #0]
 8000c08:	4623      	mov	r3, r4
 8000c0a:	f006 fab7 	bl	800717c <hagl_draw_rectangle>
		break;
 8000c0e:	e00d      	b.n	8000c2c <executeONP+0xb0>
	case 1:
		hagl_fill_rectangle(x, y, width, height, color);
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	b218      	sxth	r0, r3
 8000c14:	7bbb      	ldrb	r3, [r7, #14]
 8000c16:	b219      	sxth	r1, r3
 8000c18:	7b7b      	ldrb	r3, [r7, #13]
 8000c1a:	b21a      	sxth	r2, r3
 8000c1c:	7b3b      	ldrb	r3, [r7, #12]
 8000c1e:	b21c      	sxth	r4, r3
 8000c20:	893b      	ldrh	r3, [r7, #8]
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	4623      	mov	r3, r4
 8000c26:	f006 fb2f 	bl	8007288 <hagl_fill_rectangle>
		break;
 8000c2a:	bf00      	nop
	}
}
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd90      	pop	{r4, r7, pc}
 8000c32:	bf00      	nop
 8000c34:	08009604 	.word	0x08009604
 8000c38:	080095f0 	.word	0x080095f0
 8000c3c:	080095e4 	.word	0x080095e4

08000c40 <executeONT>:
*   2. hagl_draw_triangle() / hagl_fill_triangle():
*      Funkcje HAGL do rysowania trójkątów
*      - Parametry: (x1,y1, x2,y2, x3,y3, color)
************************************************************************/
static void executeONT(Frame *frame)
{
 8000c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c42:	b08d      	sub	sp, #52	@ 0x34
 8000c44:	af06      	add	r7, sp, #24
 8000c46:	6078      	str	r0, [r7, #4]
    uint8_t x1 = 0, y1 = 0, x2 = 0, y2 = 0, x3 = 0, y3 = 0, filling = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	75fb      	strb	r3, [r7, #23]
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	75bb      	strb	r3, [r7, #22]
 8000c50:	2300      	movs	r3, #0
 8000c52:	757b      	strb	r3, [r7, #21]
 8000c54:	2300      	movs	r3, #0
 8000c56:	753b      	strb	r3, [r7, #20]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	74fb      	strb	r3, [r7, #19]
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	74bb      	strb	r3, [r7, #18]
 8000c60:	2300      	movs	r3, #0
 8000c62:	747b      	strb	r3, [r7, #17]
    Color_t color = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	81fb      	strh	r3, [r7, #14]
    if (!parseParameters(frame->data, "uuuuuuus", &x1, &y1, &x2, &y2, &x3, &y3, &filling, &color))
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	1d58      	adds	r0, r3, #5
 8000c6c:	f107 0116 	add.w	r1, r7, #22
 8000c70:	f107 0217 	add.w	r2, r7, #23
 8000c74:	f107 030e 	add.w	r3, r7, #14
 8000c78:	9305      	str	r3, [sp, #20]
 8000c7a:	f107 0311 	add.w	r3, r7, #17
 8000c7e:	9304      	str	r3, [sp, #16]
 8000c80:	f107 0312 	add.w	r3, r7, #18
 8000c84:	9303      	str	r3, [sp, #12]
 8000c86:	f107 0313 	add.w	r3, r7, #19
 8000c8a:	9302      	str	r3, [sp, #8]
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	9301      	str	r3, [sp, #4]
 8000c92:	f107 0315 	add.w	r3, r7, #21
 8000c96:	9300      	str	r3, [sp, #0]
 8000c98:	460b      	mov	r3, r1
 8000c9a:	4924      	ldr	r1, [pc, #144]	@ (8000d2c <executeONT+0xec>)
 8000c9c:	f7ff fe10 	bl	80008c0 <parseParameters>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	f083 0301 	eor.w	r3, r3, #1
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d009      	beq.n	8000cc0 <executeONT+0x80>
    {
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3305      	adds	r3, #5
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d30 <executeONT+0xf0>)
 8000cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8000d34 <executeONT+0xf4>)
 8000cb6:	2167      	movs	r1, #103	@ 0x67
 8000cb8:	2068      	movs	r0, #104	@ 0x68
 8000cba:	f000 f9d7 	bl	800106c <prepareFrame>
 8000cbe:	e031      	b.n	8000d24 <executeONT+0xe4>
        return;
    }
    switch(filling)
 8000cc0:	7c7b      	ldrb	r3, [r7, #17]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <executeONT+0x8c>
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d016      	beq.n	8000cf8 <executeONT+0xb8>
 8000cca:	e02b      	b.n	8000d24 <executeONT+0xe4>
    {
        case 0:
            hagl_draw_triangle(x1, y1, x2, y2, x3, y3, color);
 8000ccc:	7dfb      	ldrb	r3, [r7, #23]
 8000cce:	b218      	sxth	r0, r3
 8000cd0:	7dbb      	ldrb	r3, [r7, #22]
 8000cd2:	b21c      	sxth	r4, r3
 8000cd4:	7d7b      	ldrb	r3, [r7, #21]
 8000cd6:	b21d      	sxth	r5, r3
 8000cd8:	7d3b      	ldrb	r3, [r7, #20]
 8000cda:	b21e      	sxth	r6, r3
 8000cdc:	7cfb      	ldrb	r3, [r7, #19]
 8000cde:	b21b      	sxth	r3, r3
 8000ce0:	7cba      	ldrb	r2, [r7, #18]
 8000ce2:	b212      	sxth	r2, r2
 8000ce4:	89f9      	ldrh	r1, [r7, #14]
 8000ce6:	9102      	str	r1, [sp, #8]
 8000ce8:	9201      	str	r2, [sp, #4]
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	4633      	mov	r3, r6
 8000cee:	462a      	mov	r2, r5
 8000cf0:	4621      	mov	r1, r4
 8000cf2:	f007 f8ad 	bl	8007e50 <hagl_draw_triangle>
            break;
 8000cf6:	e015      	b.n	8000d24 <executeONT+0xe4>
        case 1:
            hagl_fill_triangle(x1, y1, x2, y2, x3, y3, color);
 8000cf8:	7dfb      	ldrb	r3, [r7, #23]
 8000cfa:	b218      	sxth	r0, r3
 8000cfc:	7dbb      	ldrb	r3, [r7, #22]
 8000cfe:	b21c      	sxth	r4, r3
 8000d00:	7d7b      	ldrb	r3, [r7, #21]
 8000d02:	b21d      	sxth	r5, r3
 8000d04:	7d3b      	ldrb	r3, [r7, #20]
 8000d06:	b21e      	sxth	r6, r3
 8000d08:	7cfb      	ldrb	r3, [r7, #19]
 8000d0a:	b21b      	sxth	r3, r3
 8000d0c:	7cba      	ldrb	r2, [r7, #18]
 8000d0e:	b212      	sxth	r2, r2
 8000d10:	89f9      	ldrh	r1, [r7, #14]
 8000d12:	9102      	str	r1, [sp, #8]
 8000d14:	9201      	str	r2, [sp, #4]
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	4633      	mov	r3, r6
 8000d1a:	462a      	mov	r2, r5
 8000d1c:	4621      	mov	r1, r4
 8000d1e:	f007 f8bd 	bl	8007e9c <hagl_fill_triangle>
            break;
 8000d22:	bf00      	nop
    }
}
 8000d24:	371c      	adds	r7, #28
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	0800960c 	.word	0x0800960c
 8000d30:	080095f0 	.word	0x080095f0
 8000d34:	080095e4 	.word	0x080095e4

08000d38 <executeONN>:
*      - Parametry: (wtext, x, y, color, font)
*      - Dostępne fonty: font5x7, font5x8, font6x9

************************************************************************/
static void executeONN(Frame *frame)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b094      	sub	sp, #80	@ 0x50
 8000d3c:	af04      	add	r7, sp, #16
 8000d3e:	6078      	str	r0, [r7, #4]
    const char charText[50] = {0};
 8000d40:	2300      	movs	r3, #0
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	f107 030c 	add.w	r3, r7, #12
 8000d48:	222e      	movs	r2, #46	@ 0x2e
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f007 fc0b 	bl	8008568 <memset>

    if (!parseParameters(frame->data, "uuuust", &text.x, &text.y, &text.fontSize, &text.scrollSpeed, &text.color, charText)) {
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	1d58      	adds	r0, r3, #5
 8000d56:	f107 0308 	add.w	r3, r7, #8
 8000d5a:	9303      	str	r3, [sp, #12]
 8000d5c:	4b4c      	ldr	r3, [pc, #304]	@ (8000e90 <executeONN+0x158>)
 8000d5e:	9302      	str	r3, [sp, #8]
 8000d60:	4b4c      	ldr	r3, [pc, #304]	@ (8000e94 <executeONN+0x15c>)
 8000d62:	9301      	str	r3, [sp, #4]
 8000d64:	4b4c      	ldr	r3, [pc, #304]	@ (8000e98 <executeONN+0x160>)
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	4b4c      	ldr	r3, [pc, #304]	@ (8000e9c <executeONN+0x164>)
 8000d6a:	4a4d      	ldr	r2, [pc, #308]	@ (8000ea0 <executeONN+0x168>)
 8000d6c:	494d      	ldr	r1, [pc, #308]	@ (8000ea4 <executeONN+0x16c>)
 8000d6e:	f7ff fda7 	bl	80008c0 <parseParameters>
 8000d72:	4603      	mov	r3, r0
 8000d74:	f083 0301 	eor.w	r3, r3, #1
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d009      	beq.n	8000d92 <executeONN+0x5a>
        prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	3305      	adds	r3, #5
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	4b48      	ldr	r3, [pc, #288]	@ (8000ea8 <executeONN+0x170>)
 8000d86:	4a49      	ldr	r2, [pc, #292]	@ (8000eac <executeONN+0x174>)
 8000d88:	2167      	movs	r1, #103	@ 0x67
 8000d8a:	2068      	movs	r0, #104	@ 0x68
 8000d8c:	f000 f96e 	bl	800106c <prepareFrame>
 8000d90:	e07b      	b.n	8000e8a <executeONN+0x152>
        return;
    }

    // Zapisz początkowe pozycje
    memset(text.displayText, 0, sizeof(text.displayText));
 8000d92:	22c8      	movs	r2, #200	@ 0xc8
 8000d94:	2100      	movs	r1, #0
 8000d96:	4846      	ldr	r0, [pc, #280]	@ (8000eb0 <executeONN+0x178>)
 8000d98:	f007 fbe6 	bl	8008568 <memset>
    text.startX = text.x;
 8000d9c:	4b44      	ldr	r3, [pc, #272]	@ (8000eb0 <executeONN+0x178>)
 8000d9e:	f893 20c8 	ldrb.w	r2, [r3, #200]	@ 0xc8
 8000da2:	4b43      	ldr	r3, [pc, #268]	@ (8000eb0 <executeONN+0x178>)
 8000da4:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
    text.startY = text.y;
 8000da8:	4b41      	ldr	r3, [pc, #260]	@ (8000eb0 <executeONN+0x178>)
 8000daa:	f893 20c9 	ldrb.w	r2, [r3, #201]	@ 0xc9
 8000dae:	4b40      	ldr	r3, [pc, #256]	@ (8000eb0 <executeONN+0x178>)
 8000db0:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
    text.textLength = 0;
 8000db4:	4b3e      	ldr	r3, [pc, #248]	@ (8000eb0 <executeONN+0x178>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
    text.firstIteration = true;
 8000dbc:	4b3c      	ldr	r3, [pc, #240]	@ (8000eb0 <executeONN+0x178>)
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
    // Konwersja tekstu
    while (charText[text.textLength] && text.textLength < 50) {
 8000dc4:	e015      	b.n	8000df2 <executeONN+0xba>
        text.displayText[text.textLength] = (wchar_t)charText[text.textLength];
 8000dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb0 <executeONN+0x178>)
 8000dc8:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000dcc:	3340      	adds	r3, #64	@ 0x40
 8000dce:	443b      	add	r3, r7
 8000dd0:	f813 1c38 	ldrb.w	r1, [r3, #-56]
 8000dd4:	4b36      	ldr	r3, [pc, #216]	@ (8000eb0 <executeONN+0x178>)
 8000dd6:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000dda:	461a      	mov	r2, r3
 8000ddc:	4b34      	ldr	r3, [pc, #208]	@ (8000eb0 <executeONN+0x178>)
 8000dde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        text.textLength++;
 8000de2:	4b33      	ldr	r3, [pc, #204]	@ (8000eb0 <executeONN+0x178>)
 8000de4:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000de8:	3301      	adds	r3, #1
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	4b30      	ldr	r3, [pc, #192]	@ (8000eb0 <executeONN+0x178>)
 8000dee:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
    while (charText[text.textLength] && text.textLength < 50) {
 8000df2:	4b2f      	ldr	r3, [pc, #188]	@ (8000eb0 <executeONN+0x178>)
 8000df4:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000df8:	3340      	adds	r3, #64	@ 0x40
 8000dfa:	443b      	add	r3, r7
 8000dfc:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d004      	beq.n	8000e0e <executeONN+0xd6>
 8000e04:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb0 <executeONN+0x178>)
 8000e06:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8000e0a:	2b31      	cmp	r3, #49	@ 0x31
 8000e0c:	d9db      	bls.n	8000dc6 <executeONN+0x8e>
    }

    text.isScrolling = (text.scrollSpeed > 0);
 8000e0e:	4b28      	ldr	r3, [pc, #160]	@ (8000eb0 <executeONN+0x178>)
 8000e10:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	bf14      	ite	ne
 8000e18:	2301      	movne	r3, #1
 8000e1a:	2300      	moveq	r3, #0
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	4b24      	ldr	r3, [pc, #144]	@ (8000eb0 <executeONN+0x178>)
 8000e20:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
    text.lastUpdate = HAL_GetTick();
 8000e24:	f001 fb4a 	bl	80024bc <HAL_GetTick>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	4a21      	ldr	r2, [pc, #132]	@ (8000eb0 <executeONN+0x178>)
 8000e2c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4

    const uint8_t* font;
    switch(text.fontSize) {
 8000e30:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb0 <executeONN+0x178>)
 8000e32:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 8000e36:	2b03      	cmp	r3, #3
 8000e38:	d00c      	beq.n	8000e54 <executeONN+0x11c>
 8000e3a:	2b03      	cmp	r3, #3
 8000e3c:	dc0d      	bgt.n	8000e5a <executeONN+0x122>
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d002      	beq.n	8000e48 <executeONN+0x110>
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d003      	beq.n	8000e4e <executeONN+0x116>
 8000e46:	e008      	b.n	8000e5a <executeONN+0x122>
        case 1: font = font5x7; break;
 8000e48:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb4 <executeONN+0x17c>)
 8000e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e4c:	e007      	b.n	8000e5e <executeONN+0x126>
        case 2: font = font5x8; break;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb8 <executeONN+0x180>)
 8000e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e52:	e004      	b.n	8000e5e <executeONN+0x126>
        case 3: font = font6x9; break;
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <executeONN+0x184>)
 8000e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000e58:	e001      	b.n	8000e5e <executeONN+0x126>
        default: font = font5x7;
 8000e5a:	4b16      	ldr	r3, [pc, #88]	@ (8000eb4 <executeONN+0x17c>)
 8000e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    if(!text.scrollSpeed) {
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <executeONN+0x178>)
 8000e60:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d110      	bne.n	8000e8a <executeONN+0x152>
        hagl_put_text(text.displayText, text.x, text.y, text.color, font);
 8000e68:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <executeONN+0x178>)
 8000e6a:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8000e6e:	b219      	sxth	r1, r3
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <executeONN+0x178>)
 8000e72:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <executeONN+0x178>)
 8000e7a:	f8b3 00ce 	ldrh.w	r0, [r3, #206]	@ 0xce
 8000e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e80:	9300      	str	r3, [sp, #0]
 8000e82:	4603      	mov	r3, r0
 8000e84:	480a      	ldr	r0, [pc, #40]	@ (8000eb0 <executeONN+0x178>)
 8000e86:	f006 fba1 	bl	80075cc <hagl_put_text>
    }
}
 8000e8a:	3740      	adds	r7, #64	@ 0x40
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000e0e 	.word	0x20000e0e
 8000e94:	20000e0d 	.word	0x20000e0d
 8000e98:	20000e0c 	.word	0x20000e0c
 8000e9c:	20000e09 	.word	0x20000e09
 8000ea0:	20000e08 	.word	0x20000e08
 8000ea4:	08009618 	.word	0x08009618
 8000ea8:	080095f0 	.word	0x080095f0
 8000eac:	080095e4 	.word	0x080095e4
 8000eb0:	20000d40 	.word	0x20000d40
 8000eb4:	080096bc 	.word	0x080096bc
 8000eb8:	0800cbc4 	.word	0x0800cbc4
 8000ebc:	0800fa68 	.word	0x0800fa68

08000ec0 <executeOFF>:
*     - Używa hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK)
*
* TODO naprawic wylaczenie oraz reset
************************************************************************/
static void executeOFF(Frame *frame)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]

	switch(frame->data[0])
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	795b      	ldrb	r3, [r3, #5]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <executeOFF+0x16>
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d006      	beq.n	8000ee2 <executeOFF+0x22>
		break;
	case 1:
		lcdClear();
		break;
	}
}
 8000ed4:	e008      	b.n	8000ee8 <executeOFF+0x28>
		HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <executeOFF+0x30>)
 8000edc:	f002 f82c 	bl	8002f38 <HAL_GPIO_WritePin>
		break;
 8000ee0:	e002      	b.n	8000ee8 <executeOFF+0x28>
		lcdClear();
 8000ee2:	f000 fdb7 	bl	8001a54 <lcdClear>
		break;
 8000ee6:	bf00      	nop
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	48000400 	.word	0x48000400

08000ef4 <isWithinBounds>:
* Korzysta z:
*   - LCD_WIDTH: Stała określająca szerokość ekranu
*   - LCD_HEIGHT: Stała określająca wysokość ekranu
************************************************************************/
bool isWithinBounds(int x, int y)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
	return (x >= 0 && x < LCD_WIDTH)&&(y >= 0 && y < LCD_HEIGHT);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	db0a      	blt.n	8000f1a <isWithinBounds+0x26>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b9f      	cmp	r3, #159	@ 0x9f
 8000f08:	dc07      	bgt.n	8000f1a <isWithinBounds+0x26>
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	db04      	blt.n	8000f1a <isWithinBounds+0x26>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f14:	dc01      	bgt.n	8000f1a <isWithinBounds+0x26>
 8000f16:	2301      	movs	r3, #1
 8000f18:	e000      	b.n	8000f1c <isWithinBounds+0x28>
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	b2db      	uxtb	r3, r3
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
	...

08000f30 <parseCoordinates>:
*      - Kolejne z NULL
*
*   3. atoi(): Konwertuje string na int
************************************************************************/
bool parseCoordinates(const char *data, int *x, int *y)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b0a6      	sub	sp, #152	@ 0x98
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
	char *token;
	    char data_copy[MAX_DATA_SIZE];
	    strncpy(data_copy, data, MAX_DATA_SIZE);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	2280      	movs	r2, #128	@ 0x80
 8000f42:	68f9      	ldr	r1, [r7, #12]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f007 fb17 	bl	8008578 <strncpy>

	    token = strtok(data_copy, ",");
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4915      	ldr	r1, [pc, #84]	@ (8000fa4 <parseCoordinates+0x74>)
 8000f50:	4618      	mov	r0, r3
 8000f52:	f007 fb25 	bl	80085a0 <strtok>
 8000f56:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (token == NULL) {
 8000f5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <parseCoordinates+0x36>
	        return false;
 8000f62:	2300      	movs	r3, #0
 8000f64:	e01a      	b.n	8000f9c <parseCoordinates+0x6c>
	    }
	    *x = atoi(token);
 8000f66:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8000f6a:	f006 ffbd 	bl	8007ee8 <atoi>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	601a      	str	r2, [r3, #0]

	    token = strtok(NULL, ",");
 8000f74:	490b      	ldr	r1, [pc, #44]	@ (8000fa4 <parseCoordinates+0x74>)
 8000f76:	2000      	movs	r0, #0
 8000f78:	f007 fb12 	bl	80085a0 <strtok>
 8000f7c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (token == NULL) {
 8000f80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d101      	bne.n	8000f8c <parseCoordinates+0x5c>
	        return false;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e007      	b.n	8000f9c <parseCoordinates+0x6c>
	    }
	    *y = atoi(token);
 8000f8c:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8000f90:	f006 ffaa 	bl	8007ee8 <atoi>
 8000f94:	4602      	mov	r2, r0
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	601a      	str	r2, [r3, #0]

	    return true;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3798      	adds	r7, #152	@ 0x98
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	08009620 	.word	0x08009620

08000fa8 <byteStuffing>:
*   '}' 			 	-> "}]"
*   '~'              	-> "}^"
*   '`'              	-> "}&"

************************************************************************/
size_t byteStuffing(uint8_t *input, size_t input_len, uint8_t *output) {
 8000fa8:	b480      	push	{r7}
 8000faa:	b087      	sub	sp, #28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
    size_t j = 0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < input_len; i++) {
 8000fb8:	2300      	movs	r3, #0
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	e04b      	b.n	8001056 <byteStuffing+0xae>
        if (input[i] == ESCAPE_CHAR) {
 8000fbe:	68fa      	ldr	r2, [r7, #12]
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b7d      	cmp	r3, #125	@ 0x7d
 8000fc8:	d10e      	bne.n	8000fe8 <byteStuffing+0x40>
            output[j++] = ESCAPE_CHAR;
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	1c5a      	adds	r2, r3, #1
 8000fce:	617a      	str	r2, [r7, #20]
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	227d      	movs	r2, #125	@ 0x7d
 8000fd6:	701a      	strb	r2, [r3, #0]
            output[j++] = ESCAPE_CHAR_STUFF;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	1c5a      	adds	r2, r3, #1
 8000fdc:	617a      	str	r2, [r7, #20]
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	225d      	movs	r2, #93	@ 0x5d
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	e033      	b.n	8001050 <byteStuffing+0xa8>
        } else if (input[i] == FRAME_START) {
 8000fe8:	68fa      	ldr	r2, [r7, #12]
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4413      	add	r3, r2
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b7e      	cmp	r3, #126	@ 0x7e
 8000ff2:	d10e      	bne.n	8001012 <byteStuffing+0x6a>
            output[j++] = ESCAPE_CHAR;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	1c5a      	adds	r2, r3, #1
 8000ff8:	617a      	str	r2, [r7, #20]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	227d      	movs	r2, #125	@ 0x7d
 8001000:	701a      	strb	r2, [r3, #0]
            output[j++] = FRAME_START_STUFF;
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	1c5a      	adds	r2, r3, #1
 8001006:	617a      	str	r2, [r7, #20]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	225e      	movs	r2, #94	@ 0x5e
 800100e:	701a      	strb	r2, [r3, #0]
 8001010:	e01e      	b.n	8001050 <byteStuffing+0xa8>
        } else if (input[i] == FRAME_END) {
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4413      	add	r3, r2
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b60      	cmp	r3, #96	@ 0x60
 800101c:	d10e      	bne.n	800103c <byteStuffing+0x94>
            output[j++] = ESCAPE_CHAR;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	1c5a      	adds	r2, r3, #1
 8001022:	617a      	str	r2, [r7, #20]
 8001024:	687a      	ldr	r2, [r7, #4]
 8001026:	4413      	add	r3, r2
 8001028:	227d      	movs	r2, #125	@ 0x7d
 800102a:	701a      	strb	r2, [r3, #0]
            output[j++] = FRAME_END_STUFF;
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	1c5a      	adds	r2, r3, #1
 8001030:	617a      	str	r2, [r7, #20]
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	2226      	movs	r2, #38	@ 0x26
 8001038:	701a      	strb	r2, [r3, #0]
 800103a:	e009      	b.n	8001050 <byteStuffing+0xa8>
        } else {
            output[j++] = input[i];
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	441a      	add	r2, r3
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	1c59      	adds	r1, r3, #1
 8001046:	6179      	str	r1, [r7, #20]
 8001048:	6879      	ldr	r1, [r7, #4]
 800104a:	440b      	add	r3, r1
 800104c:	7812      	ldrb	r2, [r2, #0]
 800104e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_len; i++) {
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	3301      	adds	r3, #1
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	429a      	cmp	r2, r3
 800105c:	d3af      	bcc.n	8000fbe <byteStuffing+0x16>
        }
    }
    return j;
 800105e:	697b      	ldr	r3, [r7, #20]
}
 8001060:	4618      	mov	r0, r3
 8001062:	371c      	adds	r7, #28
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <prepareFrame>:
*   4. Konwertuje CRC na hex
*   5. Przygotowuje payload
*   6. Wykonuje byte stuffing
*   7. Wysyła ramkę
************************************************************************/
void prepareFrame(uint8_t sender, uint8_t receiver, const char *command, const char *format, ...) {
 800106c:	b408      	push	{r3}
 800106e:	b580      	push	{r7, lr}
 8001070:	b0b3      	sub	sp, #204	@ 0xcc
 8001072:	af02      	add	r7, sp, #8
 8001074:	4603      	mov	r3, r0
 8001076:	603a      	str	r2, [r7, #0]
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	460b      	mov	r3, r1
 800107c:	71bb      	strb	r3, [r7, #6]
	Frame frame = {0};
 800107e:	f107 0318 	add.w	r3, r7, #24
 8001082:	2285      	movs	r2, #133	@ 0x85
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f007 fa6e 	bl	8008568 <memset>
    frame.sender = sender;
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	767b      	strb	r3, [r7, #25]
    frame.receiver = receiver;
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	763b      	strb	r3, [r7, #24]
    strncpy((char *)frame.command, command, COMMAND_LENGTH);
 8001094:	f107 0318 	add.w	r3, r7, #24
 8001098:	3302      	adds	r3, #2
 800109a:	2203      	movs	r2, #3
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f007 fa6a 	bl	8008578 <strncpy>

    // Użycie dynamicznej alokacji do przechowywania danych sformatowanych
    char *formatted_data = (char *)malloc(MAX_DATA_SIZE);
 80010a4:	2080      	movs	r0, #128	@ 0x80
 80010a6:	f006 ff23 	bl	8007ef0 <malloc>
 80010aa:	4603      	mov	r3, r0
 80010ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (formatted_data == NULL) {
 80010b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	f000 80c2 	beq.w	800123e <prepareFrame+0x1d2>
        // Obsługa błędu alokacji pamięci
        return;
    }

    va_list args;
    va_start(args, format);
 80010ba:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80010be:	617b      	str	r3, [r7, #20]
    vsnprintf(formatted_data, MAX_DATA_SIZE, format, args);
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80010c6:	2180      	movs	r1, #128	@ 0x80
 80010c8:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80010cc:	f007 fa2e 	bl	800852c <vsniprintf>
    va_end(args);

    size_t data_len = strlen(formatted_data);
 80010d0:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80010d4:	f7ff f87c 	bl	80001d0 <strlen>
 80010d8:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8

    // Użycie dynamicznej alokacji do obliczeń CRC
    size_t crc_input_len = 2 + COMMAND_LENGTH + data_len;
 80010dc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80010e0:	3305      	adds	r3, #5
 80010e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    uint8_t *crc_input = (uint8_t *)malloc(crc_input_len);
 80010e6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80010ea:	f006 ff01 	bl	8007ef0 <malloc>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (crc_input == NULL) {
 80010f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d104      	bne.n	8001106 <prepareFrame+0x9a>
        // Obsługa błędu alokacji pamięci
        free(formatted_data);
 80010fc:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8001100:	f006 fefe 	bl	8007f00 <free>
        return;
 8001104:	e09c      	b.n	8001240 <prepareFrame+0x1d4>
    }

    crc_input[0] = frame.sender;
 8001106:	7e7a      	ldrb	r2, [r7, #25]
 8001108:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800110c:	701a      	strb	r2, [r3, #0]
    crc_input[1] = frame.receiver;
 800110e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001112:	3301      	adds	r3, #1
 8001114:	7e3a      	ldrb	r2, [r7, #24]
 8001116:	701a      	strb	r2, [r3, #0]
    memcpy(crc_input + 2, frame.command, COMMAND_LENGTH);
 8001118:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800111c:	3302      	adds	r3, #2
 800111e:	461a      	mov	r2, r3
 8001120:	f107 031a 	add.w	r3, r7, #26
 8001124:	8819      	ldrh	r1, [r3, #0]
 8001126:	789b      	ldrb	r3, [r3, #2]
 8001128:	8011      	strh	r1, [r2, #0]
 800112a:	7093      	strb	r3, [r2, #2]
    memcpy(crc_input + 2 + COMMAND_LENGTH, formatted_data, data_len);
 800112c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001130:	3305      	adds	r3, #5
 8001132:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001136:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 800113a:	4618      	mov	r0, r3
 800113c:	f007 fb0f 	bl	800875e <memcpy>

    char crc_output[2];
    calculateCrc16(crc_input, crc_input_len, crc_output);
 8001140:	f107 0310 	add.w	r3, r7, #16
 8001144:	461a      	mov	r2, r3
 8001146:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800114a:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 800114e:	f7ff fad1 	bl	80006f4 <calculateCrc16>
    free(crc_input);  // Zwolnienie pamięci po zakończeniu używania
 8001152:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8001156:	f006 fed3 	bl	8007f00 <free>

    // Użycie dynamicznej alokacji do przechowywania ramki
    size_t raw_payload_len = 2 + COMMAND_LENGTH + data_len + 4;
 800115a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800115e:	3309      	adds	r3, #9
 8001160:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    uint8_t *raw_payload = (uint8_t *)malloc(raw_payload_len);
 8001164:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001168:	f006 fec2 	bl	8007ef0 <malloc>
 800116c:	4603      	mov	r3, r0
 800116e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (raw_payload == NULL) {
 8001172:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001176:	2b00      	cmp	r3, #0
 8001178:	d104      	bne.n	8001184 <prepareFrame+0x118>
        free(formatted_data);
 800117a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 800117e:	f006 febf 	bl	8007f00 <free>
        return;
 8001182:	e05d      	b.n	8001240 <prepareFrame+0x1d4>
    }

    raw_payload[0] = frame.sender;
 8001184:	7e7a      	ldrb	r2, [r7, #25]
 8001186:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800118a:	701a      	strb	r2, [r3, #0]
    raw_payload[1] = frame.receiver;
 800118c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001190:	3301      	adds	r3, #1
 8001192:	7e3a      	ldrb	r2, [r7, #24]
 8001194:	701a      	strb	r2, [r3, #0]
    memcpy(raw_payload + 2, frame.command, COMMAND_LENGTH);
 8001196:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800119a:	3302      	adds	r3, #2
 800119c:	461a      	mov	r2, r3
 800119e:	f107 031a 	add.w	r3, r7, #26
 80011a2:	8819      	ldrh	r1, [r3, #0]
 80011a4:	789b      	ldrb	r3, [r3, #2]
 80011a6:	8011      	strh	r1, [r2, #0]
 80011a8:	7093      	strb	r3, [r2, #2]
    memcpy(raw_payload + 2 + COMMAND_LENGTH, formatted_data, data_len);
 80011aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80011ae:	3305      	adds	r3, #5
 80011b0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80011b4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80011b8:	4618      	mov	r0, r3
 80011ba:	f007 fad0 	bl	800875e <memcpy>

    char crc_hex[5];
    snprintf(crc_hex, sizeof(crc_hex), "%02X%02X", (uint8_t)crc_output[0], (uint8_t)crc_output[1]);
 80011be:	7c3b      	ldrb	r3, [r7, #16]
 80011c0:	461a      	mov	r2, r3
 80011c2:	7c7b      	ldrb	r3, [r7, #17]
 80011c4:	f107 0008 	add.w	r0, r7, #8
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	4613      	mov	r3, r2
 80011cc:	4a1f      	ldr	r2, [pc, #124]	@ (800124c <prepareFrame+0x1e0>)
 80011ce:	2105      	movs	r1, #5
 80011d0:	f007 f90a 	bl	80083e8 <sniprintf>
    memcpy(raw_payload + 2 + COMMAND_LENGTH + data_len, crc_hex, 4);
 80011d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80011d8:	3305      	adds	r3, #5
 80011da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80011de:	4413      	add	r3, r2
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	601a      	str	r2, [r3, #0]
    free(formatted_data);  // Zwolnienie pamięci po zakończeniu używania
 80011e4:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 80011e8:	f006 fe8a 	bl	8007f00 <free>

    // Użycie dynamicznej alokacji do przechowywania danych po byte stuffing
    uint8_t *stuffed_payload = (uint8_t *)malloc(512);  // Maksymalny rozmiar bufora
 80011ec:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011f0:	f006 fe7e 	bl	8007ef0 <malloc>
 80011f4:	4603      	mov	r3, r0
 80011f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (stuffed_payload == NULL) {
 80011fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d104      	bne.n	800120c <prepareFrame+0x1a0>
        free(raw_payload);
 8001202:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001206:	f006 fe7b 	bl	8007f00 <free>
        return;
 800120a:	e019      	b.n	8001240 <prepareFrame+0x1d4>
    }

    size_t stuffed_len = byteStuffing(raw_payload, raw_payload_len, stuffed_payload);
 800120c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001210:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8001214:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001218:	f7ff fec6 	bl	8000fa8 <byteStuffing>
 800121c:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    free(raw_payload);  // Zwolnienie pamięci po zakończeniu używania
 8001220:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8001224:	f006 fe6c 	bl	8007f00 <free>

    // Wysyłanie ramki przez UART
    USART_sendFrame(stuffed_payload, stuffed_len);
 8001228:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800122c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8001230:	f7ff f9f0 	bl	8000614 <USART_sendFrame>
    free(stuffed_payload);  // Zwolnienie pamięci po zakończeniu używania
 8001234:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8001238:	f006 fe62 	bl	8007f00 <free>
 800123c:	e000      	b.n	8001240 <prepareFrame+0x1d4>
        return;
 800123e:	bf00      	nop
}
 8001240:	37c4      	adds	r7, #196	@ 0xc4
 8001242:	46bd      	mov	sp, r7
 8001244:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001248:	b001      	add	sp, #4
 800124a:	4770      	bx	lr
 800124c:	08009624 	.word	0x08009624

08001250 <decodeFrame>:
*
* Używa:
*   - memcpy: Kopiowanie danych
*   - calculateCrc16: Obliczanie sumy kontrolnej
************************************************************************/
bool decodeFrame(uint8_t *bx, Frame *frame, uint8_t len) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	4613      	mov	r3, r2
 800125c:	71fb      	strb	r3, [r7, #7]
    char ownCrc[2];
    char incCrc[2];
        if(len >= MIN_DECODED_FRAME_LEN && len <= MAX_FRAME_LEN) {
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	2b06      	cmp	r3, #6
 8001262:	d948      	bls.n	80012f6 <decodeFrame+0xa6>
            uint8_t k = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	75fb      	strb	r3, [r7, #23]
            frame->receiver = bx[k++];
 8001268:	7dfb      	ldrb	r3, [r7, #23]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	75fa      	strb	r2, [r7, #23]
 800126e:	461a      	mov	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	781a      	ldrb	r2, [r3, #0]
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	701a      	strb	r2, [r3, #0]
            frame->sender = bx[k++];
 800127a:	7dfb      	ldrb	r3, [r7, #23]
 800127c:	1c5a      	adds	r2, r3, #1
 800127e:	75fa      	strb	r2, [r7, #23]
 8001280:	461a      	mov	r2, r3
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4413      	add	r3, r2
 8001286:	781a      	ldrb	r2, [r3, #0]
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	705a      	strb	r2, [r3, #1]
            memcpy(frame->command, &bx[k],COMMAND_LENGTH);
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	1c98      	adds	r0, r3, #2
 8001290:	7dfb      	ldrb	r3, [r7, #23]
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	4413      	add	r3, r2
 8001296:	2203      	movs	r2, #3
 8001298:	4619      	mov	r1, r3
 800129a:	f007 fa60 	bl	800875e <memcpy>
            k += COMMAND_LENGTH;
 800129e:	7dfb      	ldrb	r3, [r7, #23]
 80012a0:	3303      	adds	r3, #3
 80012a2:	75fb      	strb	r3, [r7, #23]
            uint8_t data_len = len - MIN_DECODED_FRAME_LEN;
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	3b07      	subs	r3, #7
 80012a8:	75bb      	strb	r3, [r7, #22]
            memcpy(frame->data, &bx[k],data_len);
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	1d58      	adds	r0, r3, #5
 80012ae:	7dfb      	ldrb	r3, [r7, #23]
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	7dba      	ldrb	r2, [r7, #22]
 80012b6:	4619      	mov	r1, r3
 80012b8:	f007 fa51 	bl	800875e <memcpy>
            k += data_len;
 80012bc:	7dfa      	ldrb	r2, [r7, #23]
 80012be:	7dbb      	ldrb	r3, [r7, #22]
 80012c0:	4413      	add	r3, r2
 80012c2:	75fb      	strb	r3, [r7, #23]
            memcpy(incCrc, &bx[k], 2);
 80012c4:	7dfb      	ldrb	r3, [r7, #23]
 80012c6:	68fa      	ldr	r2, [r7, #12]
 80012c8:	4413      	add	r3, r2
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	823b      	strh	r3, [r7, #16]
            calculateCrc16((uint8_t *)frame, k, ownCrc);
 80012d0:	7dfb      	ldrb	r3, [r7, #23]
 80012d2:	f107 0214 	add.w	r2, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	f7ff fa0b 	bl	80006f4 <calculateCrc16>
            if(ownCrc[0] != incCrc[0] || ownCrc[1] != incCrc[1]) {
 80012de:	7d3a      	ldrb	r2, [r7, #20]
 80012e0:	7c3b      	ldrb	r3, [r7, #16]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d103      	bne.n	80012ee <decodeFrame+0x9e>
 80012e6:	7d7a      	ldrb	r2, [r7, #21]
 80012e8:	7c7b      	ldrb	r3, [r7, #17]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d001      	beq.n	80012f2 <decodeFrame+0xa2>
            	return false;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e002      	b.n	80012f8 <decodeFrame+0xa8>
            }
            return true;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <decodeFrame+0xa8>
        }
        return false;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <processReceivedChar>:
* Błędy:
*   - Nieprawidłowe sekwencje escape
*   - Przepełnienie bufora
*   - Nieoczekiwane znaki początku/końca
************************************************************************/
void processReceivedChar(uint8_t received_char) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
    if (received_char == FRAME_START) {
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	2b7e      	cmp	r3, #126	@ 0x7e
 800130e:	d112      	bne.n	8001336 <processReceivedChar+0x36>
    	if(in_frame) {
 8001310:	4b4f      	ldr	r3, [pc, #316]	@ (8001450 <processReceivedChar+0x150>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d004      	beq.n	8001322 <processReceivedChar+0x22>
    		resetFrameState();
 8001318:	f7ff fabc 	bl	8000894 <resetFrameState>
    		in_frame = true;
 800131c:	4b4c      	ldr	r3, [pc, #304]	@ (8001450 <processReceivedChar+0x150>)
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
    	}
    	in_frame = true;
 8001322:	4b4b      	ldr	r3, [pc, #300]	@ (8001450 <processReceivedChar+0x150>)
 8001324:	2201      	movs	r2, #1
 8001326:	701a      	strb	r2, [r3, #0]
    	bx_index = 0;
 8001328:	4b4a      	ldr	r3, [pc, #296]	@ (8001454 <processReceivedChar+0x154>)
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
    	escape_detected = false;
 800132e:	4b4a      	ldr	r3, [pc, #296]	@ (8001458 <processReceivedChar+0x158>)
 8001330:	2200      	movs	r2, #0
 8001332:	701a      	strb	r2, [r3, #0]
            }
        }
    } else {
    	resetFrameState();
    }
}
 8001334:	e088      	b.n	8001448 <processReceivedChar+0x148>
    } else if (received_char == FRAME_END && escape_detected == false) {
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b60      	cmp	r3, #96	@ 0x60
 800133a:	d133      	bne.n	80013a4 <processReceivedChar+0xa4>
 800133c:	4b46      	ldr	r3, [pc, #280]	@ (8001458 <processReceivedChar+0x158>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	f083 0301 	eor.w	r3, r3, #1
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	d02c      	beq.n	80013a4 <processReceivedChar+0xa4>
        if (in_frame) {
 800134a:	4b41      	ldr	r3, [pc, #260]	@ (8001450 <processReceivedChar+0x150>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d01f      	beq.n	8001392 <processReceivedChar+0x92>
            if (decodeFrame(bx, &frame, bx_index)) {
 8001352:	4b40      	ldr	r3, [pc, #256]	@ (8001454 <processReceivedChar+0x154>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	b2db      	uxtb	r3, r3
 8001358:	461a      	mov	r2, r3
 800135a:	4940      	ldr	r1, [pc, #256]	@ (800145c <processReceivedChar+0x15c>)
 800135c:	4840      	ldr	r0, [pc, #256]	@ (8001460 <processReceivedChar+0x160>)
 800135e:	f7ff ff77 	bl	8001250 <decodeFrame>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d00b      	beq.n	8001380 <processReceivedChar+0x80>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "GOOD");
 8001368:	4b3e      	ldr	r3, [pc, #248]	@ (8001464 <processReceivedChar+0x164>)
 800136a:	4a3f      	ldr	r2, [pc, #252]	@ (8001468 <processReceivedChar+0x168>)
 800136c:	2167      	movs	r1, #103	@ 0x67
 800136e:	2068      	movs	r0, #104	@ 0x68
 8001370:	f7ff fe7c 	bl	800106c <prepareFrame>
            	stopAnimation();
 8001374:	f7ff fa1a 	bl	80007ac <stopAnimation>
                handleCommand(&frame);
 8001378:	4838      	ldr	r0, [pc, #224]	@ (800145c <processReceivedChar+0x15c>)
 800137a:	f000 f879 	bl	8001470 <handleCommand>
 800137e:	e005      	b.n	800138c <processReceivedChar+0x8c>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 8001380:	4b3a      	ldr	r3, [pc, #232]	@ (800146c <processReceivedChar+0x16c>)
 8001382:	4a39      	ldr	r2, [pc, #228]	@ (8001468 <processReceivedChar+0x168>)
 8001384:	2167      	movs	r1, #103	@ 0x67
 8001386:	2068      	movs	r0, #104	@ 0x68
 8001388:	f7ff fe70 	bl	800106c <prepareFrame>
            resetFrameState();
 800138c:	f7ff fa82 	bl	8000894 <resetFrameState>
        if (in_frame) {
 8001390:	e05a      	b.n	8001448 <processReceivedChar+0x148>
            prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 8001392:	4b36      	ldr	r3, [pc, #216]	@ (800146c <processReceivedChar+0x16c>)
 8001394:	4a34      	ldr	r2, [pc, #208]	@ (8001468 <processReceivedChar+0x168>)
 8001396:	2167      	movs	r1, #103	@ 0x67
 8001398:	2068      	movs	r0, #104	@ 0x68
 800139a:	f7ff fe67 	bl	800106c <prepareFrame>
            resetFrameState();
 800139e:	f7ff fa79 	bl	8000894 <resetFrameState>
        if (in_frame) {
 80013a2:	e051      	b.n	8001448 <processReceivedChar+0x148>
    } else if (in_frame) {
 80013a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001450 <processReceivedChar+0x150>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d04a      	beq.n	8001442 <processReceivedChar+0x142>
        if (escape_detected) {
 80013ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001458 <processReceivedChar+0x158>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d02f      	beq.n	8001414 <processReceivedChar+0x114>
            if (received_char == FRAME_START_STUFF) {
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b5e      	cmp	r3, #94	@ 0x5e
 80013b8:	d108      	bne.n	80013cc <processReceivedChar+0xcc>
                bx[bx_index++] = FRAME_START;
 80013ba:	4b26      	ldr	r3, [pc, #152]	@ (8001454 <processReceivedChar+0x154>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	1c5a      	adds	r2, r3, #1
 80013c0:	4924      	ldr	r1, [pc, #144]	@ (8001454 <processReceivedChar+0x154>)
 80013c2:	600a      	str	r2, [r1, #0]
 80013c4:	4a26      	ldr	r2, [pc, #152]	@ (8001460 <processReceivedChar+0x160>)
 80013c6:	217e      	movs	r1, #126	@ 0x7e
 80013c8:	54d1      	strb	r1, [r2, r3]
 80013ca:	e01f      	b.n	800140c <processReceivedChar+0x10c>
            } else if (received_char == ESCAPE_CHAR_STUFF) {
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	2b5d      	cmp	r3, #93	@ 0x5d
 80013d0:	d108      	bne.n	80013e4 <processReceivedChar+0xe4>
                bx[bx_index++] = ESCAPE_CHAR;
 80013d2:	4b20      	ldr	r3, [pc, #128]	@ (8001454 <processReceivedChar+0x154>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	1c5a      	adds	r2, r3, #1
 80013d8:	491e      	ldr	r1, [pc, #120]	@ (8001454 <processReceivedChar+0x154>)
 80013da:	600a      	str	r2, [r1, #0]
 80013dc:	4a20      	ldr	r2, [pc, #128]	@ (8001460 <processReceivedChar+0x160>)
 80013de:	217d      	movs	r1, #125	@ 0x7d
 80013e0:	54d1      	strb	r1, [r2, r3]
 80013e2:	e013      	b.n	800140c <processReceivedChar+0x10c>
            } else if (received_char == FRAME_END_STUFF) {
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b26      	cmp	r3, #38	@ 0x26
 80013e8:	d108      	bne.n	80013fc <processReceivedChar+0xfc>
                bx[bx_index++] = FRAME_END;
 80013ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <processReceivedChar+0x154>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	4918      	ldr	r1, [pc, #96]	@ (8001454 <processReceivedChar+0x154>)
 80013f2:	600a      	str	r2, [r1, #0]
 80013f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001460 <processReceivedChar+0x160>)
 80013f6:	2160      	movs	r1, #96	@ 0x60
 80013f8:	54d1      	strb	r1, [r2, r3]
 80013fa:	e007      	b.n	800140c <processReceivedChar+0x10c>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 80013fc:	4b1b      	ldr	r3, [pc, #108]	@ (800146c <processReceivedChar+0x16c>)
 80013fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001468 <processReceivedChar+0x168>)
 8001400:	2167      	movs	r1, #103	@ 0x67
 8001402:	2068      	movs	r0, #104	@ 0x68
 8001404:	f7ff fe32 	bl	800106c <prepareFrame>
                resetFrameState();
 8001408:	f7ff fa44 	bl	8000894 <resetFrameState>
            escape_detected = false;
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <processReceivedChar+0x158>)
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
}
 8001412:	e019      	b.n	8001448 <processReceivedChar+0x148>
        } else if (received_char == ESCAPE_CHAR) {
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	2b7d      	cmp	r3, #125	@ 0x7d
 8001418:	d103      	bne.n	8001422 <processReceivedChar+0x122>
            escape_detected = true;
 800141a:	4b0f      	ldr	r3, [pc, #60]	@ (8001458 <processReceivedChar+0x158>)
 800141c:	2201      	movs	r2, #1
 800141e:	701a      	strb	r2, [r3, #0]
}
 8001420:	e012      	b.n	8001448 <processReceivedChar+0x148>
            if (bx_index < sizeof(bx)) {
 8001422:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <processReceivedChar+0x154>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2bff      	cmp	r3, #255	@ 0xff
 8001428:	d808      	bhi.n	800143c <processReceivedChar+0x13c>
                bx[bx_index++] = received_char;
 800142a:	4b0a      	ldr	r3, [pc, #40]	@ (8001454 <processReceivedChar+0x154>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	1c5a      	adds	r2, r3, #1
 8001430:	4908      	ldr	r1, [pc, #32]	@ (8001454 <processReceivedChar+0x154>)
 8001432:	600a      	str	r2, [r1, #0]
 8001434:	490a      	ldr	r1, [pc, #40]	@ (8001460 <processReceivedChar+0x160>)
 8001436:	79fa      	ldrb	r2, [r7, #7]
 8001438:	54ca      	strb	r2, [r1, r3]
}
 800143a:	e005      	b.n	8001448 <processReceivedChar+0x148>
            	resetFrameState();
 800143c:	f7ff fa2a 	bl	8000894 <resetFrameState>
}
 8001440:	e002      	b.n	8001448 <processReceivedChar+0x148>
    	resetFrameState();
 8001442:	f7ff fa27 	bl	8000894 <resetFrameState>
}
 8001446:	e7ff      	b.n	8001448 <processReceivedChar+0x148>
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000cb4 	.word	0x20000cb4
 8001454:	20000cb0 	.word	0x20000cb0
 8001458:	20000cac 	.word	0x20000cac
 800145c:	20000cb8 	.word	0x20000cb8
 8001460:	20000bac 	.word	0x20000bac
 8001464:	08009630 	.word	0x08009630
 8001468:	080095e4 	.word	0x080095e4
 800146c:	08009638 	.word	0x08009638

08001470 <handleCommand>:
* Błędy:
*   - Nieznana komenda
*   - Nieprawidłowe współrzędne
*   - Przekroczenie obszaru wyświetlacza
************************************************************************/
void handleCommand(Frame *frame) {
 8001470:	b5b0      	push	{r4, r5, r7, lr}
 8001472:	b092      	sub	sp, #72	@ 0x48
 8001474:	af02      	add	r7, sp, #8
 8001476:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	f000 8084 	beq.w	8001588 <handleCommand+0x118>
        return;
    }

    CommandEntry commandTable[COMMAND_COUNT] = {
 8001480:	4b43      	ldr	r3, [pc, #268]	@ (8001590 <handleCommand+0x120>)
 8001482:	f107 0414 	add.w	r4, r7, #20
 8001486:	461d      	mov	r5, r3
 8001488:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800148a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800148c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800148e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001490:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001494:	e884 0003 	stmia.w	r4, {r0, r1}
        {"ONT", executeONT},
        {"ONN", executeONN},
        {"OFF", executeOFF}
    };

    for (int i = 0; i < COMMAND_COUNT; i++) {
 8001498:	2300      	movs	r3, #0
 800149a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800149c:	e067      	b.n	800156e <handleCommand+0xfe>
            if (safeCompare(frame->command, commandTable[i].command, COMMAND_LENGTH)) {
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	1c98      	adds	r0, r3, #2
 80014a2:	f107 0214 	add.w	r2, r7, #20
 80014a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014a8:	00db      	lsls	r3, r3, #3
 80014aa:	4413      	add	r3, r2
 80014ac:	2203      	movs	r2, #3
 80014ae:	4619      	mov	r1, r3
 80014b0:	f7ff f998 	bl	80007e4 <safeCompare>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d056      	beq.n	8001568 <handleCommand+0xf8>
                if (safeCompare(commandTable[i].command, "OFF", COMMAND_LENGTH)) {
 80014ba:	f107 0214 	add.w	r2, r7, #20
 80014be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	4413      	add	r3, r2
 80014c4:	2203      	movs	r2, #3
 80014c6:	4933      	ldr	r1, [pc, #204]	@ (8001594 <handleCommand+0x124>)
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff f98b 	bl	80007e4 <safeCompare>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00f      	beq.n	80014f4 <handleCommand+0x84>
                    lcdClear();
 80014d4:	f000 fabe 	bl	8001a54 <lcdClear>
                    commandTable[i].function(frame);
 80014d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	3340      	adds	r3, #64	@ 0x40
 80014de:	443b      	add	r3, r7
 80014e0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	4798      	blx	r3
                    copyToBuffer();
 80014e8:	f7ff f96e 	bl	80007c8 <copyToBuffer>
                    clearFrame(frame);
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7ff fad7 	bl	8000aa0 <clearFrame>
                    return;
 80014f2:	e04a      	b.n	800158a <handleCommand+0x11a>
                }

                int x, y;
                if (parseCoordinates(frame->data, &x, &y)) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	3305      	adds	r3, #5
 80014f8:	f107 020c 	add.w	r2, r7, #12
 80014fc:	f107 0110 	add.w	r1, r7, #16
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fd15 	bl	8000f30 <parseCoordinates>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d01f      	beq.n	800154c <handleCommand+0xdc>
                    if (isWithinBounds(x, y)) {
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	4611      	mov	r1, r2
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fcee 	bl	8000ef4 <isWithinBounds>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d00f      	beq.n	800153e <handleCommand+0xce>
                        lcdClear();
 800151e:	f000 fa99 	bl	8001a54 <lcdClear>
                        commandTable[i].function(frame);
 8001522:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001524:	00db      	lsls	r3, r3, #3
 8001526:	3340      	adds	r3, #64	@ 0x40
 8001528:	443b      	add	r3, r7
 800152a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	4798      	blx	r3
                        copyToBuffer();
 8001532:	f7ff f949 	bl	80007c8 <copyToBuffer>
                        clearFrame(frame);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff fab2 	bl	8000aa0 <clearFrame>
                        return;
 800153c:	e025      	b.n	800158a <handleCommand+0x11a>
                    } else {
                    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "DISPLAY_AREA");
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <handleCommand+0x128>)
 8001540:	4a16      	ldr	r2, [pc, #88]	@ (800159c <handleCommand+0x12c>)
 8001542:	2167      	movs	r1, #103	@ 0x67
 8001544:	2068      	movs	r0, #104	@ 0x68
 8001546:	f7ff fd91 	bl	800106c <prepareFrame>
                    return;
 800154a:	e01e      	b.n	800158a <handleCommand+0x11a>
                }
            } else {
            	lcdClear();
 800154c:	f000 fa82 	bl	8001a54 <lcdClear>
            	copyToBuffer();
 8001550:	f7ff f93a 	bl	80007c8 <copyToBuffer>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3305      	adds	r3, #5
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <handleCommand+0x130>)
 800155c:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <handleCommand+0x12c>)
 800155e:	2167      	movs	r1, #103	@ 0x67
 8001560:	2068      	movs	r0, #104	@ 0x68
 8001562:	f7ff fd83 	bl	800106c <prepareFrame>
                return;
 8001566:	e010      	b.n	800158a <handleCommand+0x11a>
    for (int i = 0; i < COMMAND_COUNT; i++) {
 8001568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800156a:	3301      	adds	r3, #1
 800156c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800156e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001570:	2b04      	cmp	r3, #4
 8001572:	dd94      	ble.n	800149e <handleCommand+0x2e>
            }
        }
    }
    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->command);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3302      	adds	r3, #2
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	4b09      	ldr	r3, [pc, #36]	@ (80015a0 <handleCommand+0x130>)
 800157c:	4a07      	ldr	r2, [pc, #28]	@ (800159c <handleCommand+0x12c>)
 800157e:	2167      	movs	r1, #103	@ 0x67
 8001580:	2068      	movs	r0, #104	@ 0x68
 8001582:	f7ff fd73 	bl	800106c <prepareFrame>
 8001586:	e000      	b.n	800158a <handleCommand+0x11a>
        return;
 8001588:	bf00      	nop
}
 800158a:	3740      	adds	r7, #64	@ 0x40
 800158c:	46bd      	mov	sp, r7
 800158e:	bdb0      	pop	{r4, r5, r7, pc}
 8001590:	08009654 	.word	0x08009654
 8001594:	08009640 	.word	0x08009640
 8001598:	08009644 	.word	0x08009644
 800159c:	080095e4 	.word	0x080095e4
 80015a0:	080095f0 	.word	0x080095f0

080015a4 <updateScrollingText>:



void updateScrollingText(void) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af02      	add	r7, sp, #8
	if (!text.isScrolling || text.scrollSpeed == 0) {
 80015aa:	4b64      	ldr	r3, [pc, #400]	@ (800173c <updateScrollingText+0x198>)
 80015ac:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 80015b0:	f083 0301 	eor.w	r3, r3, #1
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	f040 80bb 	bne.w	8001732 <updateScrollingText+0x18e>
 80015bc:	4b5f      	ldr	r3, [pc, #380]	@ (800173c <updateScrollingText+0x198>)
 80015be:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f000 80b5 	beq.w	8001732 <updateScrollingText+0x18e>
	        return;
	}
    uint32_t currentTime = HAL_GetTick();
 80015c8:	f000 ff78 	bl	80024bc <HAL_GetTick>
 80015cc:	6078      	str	r0, [r7, #4]
    if ((currentTime - text.lastUpdate) >= (256 - text.scrollSpeed)) {
 80015ce:	4b5b      	ldr	r3, [pc, #364]	@ (800173c <updateScrollingText+0x198>)
 80015d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	4a58      	ldr	r2, [pc, #352]	@ (800173c <updateScrollingText+0x198>)
 80015da:	f892 20cd 	ldrb.w	r2, [r2, #205]	@ 0xcd
 80015de:	f5c2 7280 	rsb	r2, r2, #256	@ 0x100
 80015e2:	4293      	cmp	r3, r2
 80015e4:	f0c0 80a6 	bcc.w	8001734 <updateScrollingText+0x190>
        text.lastUpdate = currentTime;
 80015e8:	4a54      	ldr	r2, [pc, #336]	@ (800173c <updateScrollingText+0x198>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4

        // Oblicz szerokość znaku w zależności od fontu
        uint8_t charWidth;
        uint8_t charHeight;
        const uint8_t* font;
        switch(text.fontSize) {
 80015f0:	4b52      	ldr	r3, [pc, #328]	@ (800173c <updateScrollingText+0x198>)
 80015f2:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 80015f6:	2b03      	cmp	r3, #3
 80015f8:	d014      	beq.n	8001624 <updateScrollingText+0x80>
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	dc19      	bgt.n	8001632 <updateScrollingText+0x8e>
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d002      	beq.n	8001608 <updateScrollingText+0x64>
 8001602:	2b02      	cmp	r3, #2
 8001604:	d007      	beq.n	8001616 <updateScrollingText+0x72>
 8001606:	e014      	b.n	8001632 <updateScrollingText+0x8e>
            case 1: charWidth = 5; charHeight = 7; font=font5x7; break;
 8001608:	2305      	movs	r3, #5
 800160a:	73fb      	strb	r3, [r7, #15]
 800160c:	2307      	movs	r3, #7
 800160e:	73bb      	strb	r3, [r7, #14]
 8001610:	4b4b      	ldr	r3, [pc, #300]	@ (8001740 <updateScrollingText+0x19c>)
 8001612:	60bb      	str	r3, [r7, #8]
 8001614:	e014      	b.n	8001640 <updateScrollingText+0x9c>
            case 2: charWidth = 5; charHeight = 8; font=font5x8; break;
 8001616:	2305      	movs	r3, #5
 8001618:	73fb      	strb	r3, [r7, #15]
 800161a:	2308      	movs	r3, #8
 800161c:	73bb      	strb	r3, [r7, #14]
 800161e:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <updateScrollingText+0x1a0>)
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	e00d      	b.n	8001640 <updateScrollingText+0x9c>
            case 3: charWidth = 6; charHeight = 9; font=font6x9;break;
 8001624:	2306      	movs	r3, #6
 8001626:	73fb      	strb	r3, [r7, #15]
 8001628:	2309      	movs	r3, #9
 800162a:	73bb      	strb	r3, [r7, #14]
 800162c:	4b46      	ldr	r3, [pc, #280]	@ (8001748 <updateScrollingText+0x1a4>)
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	e006      	b.n	8001640 <updateScrollingText+0x9c>
            default: charWidth = 5; charHeight = 7; font=font5x7; break;
 8001632:	2305      	movs	r3, #5
 8001634:	73fb      	strb	r3, [r7, #15]
 8001636:	2307      	movs	r3, #7
 8001638:	73bb      	strb	r3, [r7, #14]
 800163a:	4b41      	ldr	r3, [pc, #260]	@ (8001740 <updateScrollingText+0x19c>)
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	bf00      	nop
        }

        text.x += charWidth;
 8001640:	4b3e      	ldr	r3, [pc, #248]	@ (800173c <updateScrollingText+0x198>)
 8001642:	f893 20c8 	ldrb.w	r2, [r3, #200]	@ 0xc8
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	4413      	add	r3, r2
 800164a:	b2da      	uxtb	r2, r3
 800164c:	4b3b      	ldr	r3, [pc, #236]	@ (800173c <updateScrollingText+0x198>)
 800164e:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8

                // Oblicz całkowitą szerokość tekstu

                // Jeśli tekst wyszedł całkowicie za ekran
                if (text.x >= LCD_WIDTH - (charWidth * text.textLength)) {
 8001652:	4b3a      	ldr	r3, [pc, #232]	@ (800173c <updateScrollingText+0x198>)
 8001654:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8001658:	4619      	mov	r1, r3
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	4a37      	ldr	r2, [pc, #220]	@ (800173c <updateScrollingText+0x198>)
 800165e:	f892 20d0 	ldrb.w	r2, [r2, #208]	@ 0xd0
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 800166a:	4299      	cmp	r1, r3
 800166c:	db43      	blt.n	80016f6 <updateScrollingText+0x152>
                    if (text.firstIteration) {
 800166e:	4b33      	ldr	r3, [pc, #204]	@ (800173c <updateScrollingText+0x198>)
 8001670:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d024      	beq.n	80016c2 <updateScrollingText+0x11e>
                        // W pierwszej iteracji używamy startowych współrzędnych
                        text.x = text.startX;  // Zaczynamy zza lewej krawędzi
 8001678:	4b30      	ldr	r3, [pc, #192]	@ (800173c <updateScrollingText+0x198>)
 800167a:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 800167e:	4b2f      	ldr	r3, [pc, #188]	@ (800173c <updateScrollingText+0x198>)
 8001680:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
                        text.y += charHeight;
 8001684:	4b2d      	ldr	r3, [pc, #180]	@ (800173c <updateScrollingText+0x198>)
 8001686:	f893 20c9 	ldrb.w	r2, [r3, #201]	@ 0xc9
 800168a:	7bbb      	ldrb	r3, [r7, #14]
 800168c:	4413      	add	r3, r2
 800168e:	b2da      	uxtb	r2, r3
 8001690:	4b2a      	ldr	r3, [pc, #168]	@ (800173c <updateScrollingText+0x198>)
 8001692:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

                        // Jeśli doszliśmy do dołu ekranu w pierwszej iteracji
                        if (text.y >= LCD_HEIGHT - charHeight) {
 8001696:	4b29      	ldr	r3, [pc, #164]	@ (800173c <updateScrollingText+0x198>)
 8001698:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 800169c:	461a      	mov	r2, r3
 800169e:	7bbb      	ldrb	r3, [r7, #14]
 80016a0:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80016a4:	429a      	cmp	r2, r3
 80016a6:	db26      	blt.n	80016f6 <updateScrollingText+0x152>
                            text.firstIteration = false;  // Kończymy pierwszą iterację
 80016a8:	4b24      	ldr	r3, [pc, #144]	@ (800173c <updateScrollingText+0x198>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
                            text.x = 0;
 80016b0:	4b22      	ldr	r3, [pc, #136]	@ (800173c <updateScrollingText+0x198>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
                            text.y = 0;
 80016b8:	4b20      	ldr	r3, [pc, #128]	@ (800173c <updateScrollingText+0x198>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
 80016c0:	e019      	b.n	80016f6 <updateScrollingText+0x152>
                        }
                    } else {
                        // W kolejnych iteracjach zaczynamy od lewej krawędzi
                        text.x = 0;
 80016c2:	4b1e      	ldr	r3, [pc, #120]	@ (800173c <updateScrollingText+0x198>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
                        text.y += charHeight;
 80016ca:	4b1c      	ldr	r3, [pc, #112]	@ (800173c <updateScrollingText+0x198>)
 80016cc:	f893 20c9 	ldrb.w	r2, [r3, #201]	@ 0xc9
 80016d0:	7bbb      	ldrb	r3, [r7, #14]
 80016d2:	4413      	add	r3, r2
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	4b19      	ldr	r3, [pc, #100]	@ (800173c <updateScrollingText+0x198>)
 80016d8:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

                        // Jeśli doszliśmy do dołu ekranu
                        if (text.y >= LCD_HEIGHT - charHeight) {
 80016dc:	4b17      	ldr	r3, [pc, #92]	@ (800173c <updateScrollingText+0x198>)
 80016de:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 80016e2:	461a      	mov	r2, r3
 80016e4:	7bbb      	ldrb	r3, [r7, #14]
 80016e6:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80016ea:	429a      	cmp	r2, r3
 80016ec:	db03      	blt.n	80016f6 <updateScrollingText+0x152>
                            text.y = 0;
 80016ee:	4b13      	ldr	r3, [pc, #76]	@ (800173c <updateScrollingText+0x198>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
                        }
                    }
                }

        if (!lcdIsBusy()) {
 80016f6:	f000 fa19 	bl	8001b2c <lcdIsBusy>
 80016fa:	4603      	mov	r3, r0
 80016fc:	f083 0301 	eor.w	r3, r3, #1
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b00      	cmp	r3, #0
 8001704:	d016      	beq.n	8001734 <updateScrollingText+0x190>
            lcdClear();
 8001706:	f000 f9a5 	bl	8001a54 <lcdClear>
            hagl_put_text(text.displayText, text.x, text.y, text.color, font);
 800170a:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <updateScrollingText+0x198>)
 800170c:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 8001710:	b219      	sxth	r1, r3
 8001712:	4b0a      	ldr	r3, [pc, #40]	@ (800173c <updateScrollingText+0x198>)
 8001714:	f893 30c9 	ldrb.w	r3, [r3, #201]	@ 0xc9
 8001718:	b21a      	sxth	r2, r3
 800171a:	4b08      	ldr	r3, [pc, #32]	@ (800173c <updateScrollingText+0x198>)
 800171c:	f8b3 00ce 	ldrh.w	r0, [r3, #206]	@ 0xce
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	4603      	mov	r3, r0
 8001726:	4805      	ldr	r0, [pc, #20]	@ (800173c <updateScrollingText+0x198>)
 8001728:	f005 ff50 	bl	80075cc <hagl_put_text>
            lcdCopy();
 800172c:	f000 f966 	bl	80019fc <lcdCopy>
 8001730:	e000      	b.n	8001734 <updateScrollingText+0x190>
	        return;
 8001732:	bf00      	nop
        }
    }
}
 8001734:	3710      	adds	r7, #16
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000d40 	.word	0x20000d40
 8001740:	080096bc 	.word	0x080096bc
 8001744:	0800cbc4 	.word	0x0800cbc4
 8001748:	0800fa68 	.word	0x0800fa68

0800174c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	@ 0x28
 8001750:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	4b4a      	ldr	r3, [pc, #296]	@ (800188c <MX_GPIO_Init+0x140>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	4a49      	ldr	r2, [pc, #292]	@ (800188c <MX_GPIO_Init+0x140>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176e:	4b47      	ldr	r3, [pc, #284]	@ (800188c <MX_GPIO_Init+0x140>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177a:	4b44      	ldr	r3, [pc, #272]	@ (800188c <MX_GPIO_Init+0x140>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	4a43      	ldr	r2, [pc, #268]	@ (800188c <MX_GPIO_Init+0x140>)
 8001780:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001784:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001786:	4b41      	ldr	r3, [pc, #260]	@ (800188c <MX_GPIO_Init+0x140>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	4b3e      	ldr	r3, [pc, #248]	@ (800188c <MX_GPIO_Init+0x140>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	4a3d      	ldr	r2, [pc, #244]	@ (800188c <MX_GPIO_Init+0x140>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800179e:	4b3b      	ldr	r3, [pc, #236]	@ (800188c <MX_GPIO_Init+0x140>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017aa:	4b38      	ldr	r3, [pc, #224]	@ (800188c <MX_GPIO_Init+0x140>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	4a37      	ldr	r2, [pc, #220]	@ (800188c <MX_GPIO_Init+0x140>)
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b6:	4b35      	ldr	r3, [pc, #212]	@ (800188c <MX_GPIO_Init+0x140>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017c2:	4b32      	ldr	r3, [pc, #200]	@ (800188c <MX_GPIO_Init+0x140>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	4a31      	ldr	r2, [pc, #196]	@ (800188c <MX_GPIO_Init+0x140>)
 80017c8:	f043 0308 	orr.w	r3, r3, #8
 80017cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ce:	4b2f      	ldr	r3, [pc, #188]	@ (800188c <MX_GPIO_Init+0x140>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BL_Pin|RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 80017da:	2200      	movs	r2, #0
 80017dc:	f641 0106 	movw	r1, #6150	@ 0x1806
 80017e0:	482b      	ldr	r0, [pc, #172]	@ (8001890 <MX_GPIO_Init+0x144>)
 80017e2:	f001 fba9 	bl	8002f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 80017e6:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 80017ea:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ec:	2303      	movs	r3, #3
 80017ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	4826      	ldr	r0, [pc, #152]	@ (8001894 <MX_GPIO_Init+0x148>)
 80017fc:	f001 f9f2 	bl	8002be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001800:	2303      	movs	r3, #3
 8001802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001804:	2303      	movs	r3, #3
 8001806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	4619      	mov	r1, r3
 8001812:	4821      	ldr	r0, [pc, #132]	@ (8001898 <MX_GPIO_Init+0x14c>)
 8001814:	f001 f9e6 	bl	8002be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001818:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 800181c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800181e:	2303      	movs	r3, #3
 8001820:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001830:	f001 f9d8 	bl	8002be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001834:	f24e 33f9 	movw	r3, #58361	@ 0xe3f9
 8001838:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800183a:	2303      	movs	r3, #3
 800183c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	4619      	mov	r1, r3
 8001848:	4811      	ldr	r0, [pc, #68]	@ (8001890 <MX_GPIO_Init+0x144>)
 800184a:	f001 f9cb 	bl	8002be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BL_Pin|RST_Pin|DC_Pin|CS_Pin;
 800184e:	f641 0306 	movw	r3, #6150	@ 0x1806
 8001852:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001854:	2301      	movs	r3, #1
 8001856:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2300      	movs	r3, #0
 800185a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185c:	2300      	movs	r3, #0
 800185e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	480a      	ldr	r0, [pc, #40]	@ (8001890 <MX_GPIO_Init+0x144>)
 8001868:	f001 f9bc 	bl	8002be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800186c:	2304      	movs	r3, #4
 800186e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001870:	2303      	movs	r3, #3
 8001872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	4807      	ldr	r0, [pc, #28]	@ (800189c <MX_GPIO_Init+0x150>)
 8001880:	f001 f9b0 	bl	8002be4 <HAL_GPIO_Init>

}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	@ 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	48000400 	.word	0x48000400
 8001894:	48000800 	.word	0x48000800
 8001898:	48001c00 	.word	0x48001c00
 800189c:	48000c00 	.word	0x48000c00

080018a0 <lcdCmd>:
* Korzysta z:
*   - HAL_GPIO_WritePin: ustawienie pinów CS i DC
*   - HAL_SPI_Transmit: transmisja przez SPI
************************************************************************/
static void lcdCmd(uint8_t cmd)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018b0:	480c      	ldr	r0, [pc, #48]	@ (80018e4 <lcdCmd+0x44>)
 80018b2:	f001 fb41 	bl	8002f38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018bc:	4809      	ldr	r0, [pc, #36]	@ (80018e4 <lcdCmd+0x44>)
 80018be:	f001 fb3b 	bl	8002f38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80018c2:	1df9      	adds	r1, r7, #7
 80018c4:	f04f 33ff 	mov.w	r3, #4294967295
 80018c8:	2201      	movs	r2, #1
 80018ca:	4807      	ldr	r0, [pc, #28]	@ (80018e8 <lcdCmd+0x48>)
 80018cc:	f002 ff0f 	bl	80046ee <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018d6:	4803      	ldr	r0, [pc, #12]	@ (80018e4 <lcdCmd+0x44>)
 80018d8:	f001 fb2e 	bl	8002f38 <HAL_GPIO_WritePin>
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	48000400 	.word	0x48000400
 80018e8:	2000ae20 	.word	0x2000ae20

080018ec <lcdData>:
* Korzysta z:
*   - HAL_GPIO_WritePin: ustawienie pinów CS i DC
*   - HAL_SPI_Transmit: transmisja przez SPI
************************************************************************/
static void lcdData(uint8_t data)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018fc:	480c      	ldr	r0, [pc, #48]	@ (8001930 <lcdData+0x44>)
 80018fe:	f001 fb1b 	bl	8002f38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001902:	2200      	movs	r2, #0
 8001904:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001908:	4809      	ldr	r0, [pc, #36]	@ (8001930 <lcdData+0x44>)
 800190a:	f001 fb15 	bl	8002f38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 800190e:	1df9      	adds	r1, r7, #7
 8001910:	f04f 33ff 	mov.w	r3, #4294967295
 8001914:	2201      	movs	r2, #1
 8001916:	4807      	ldr	r0, [pc, #28]	@ (8001934 <lcdData+0x48>)
 8001918:	f002 fee9 	bl	80046ee <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800191c:	2201      	movs	r2, #1
 800191e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001922:	4803      	ldr	r0, [pc, #12]	@ (8001930 <lcdData+0x44>)
 8001924:	f001 fb08 	bl	8002f38 <HAL_GPIO_WritePin>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	48000400 	.word	0x48000400
 8001934:	2000ae20 	.word	0x2000ae20

08001938 <lcdSend>:
* Korzysta z:
*   - lcd_cmd: wysyłanie komendy
*   - lcd_data: wysyłanie danych
************************************************************************/
static void lcdSend(uint16_t value)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001948:	2b00      	cmp	r3, #0
 800194a:	d005      	beq.n	8001958 <lcdSend+0x20>
		lcdCmd(value);
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	b2db      	uxtb	r3, r3
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ffa5 	bl	80018a0 <lcdCmd>
	} else {
		lcdData(value);
	}
}
 8001956:	e004      	b.n	8001962 <lcdSend+0x2a>
		lcdData(value);
 8001958:	88fb      	ldrh	r3, [r7, #6]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ffc5 	bl	80018ec <lcdData>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <lcdData16>:
*   - value: 16-bitowa wartość do wysłania
* Korzysta z:
*   - lcd_data: wysyłanie pojedynczych bajtów
************************************************************************/
static void lcdData16(uint16_t value)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	4603      	mov	r3, r0
 8001972:	80fb      	strh	r3, [r7, #6]
	lcdData(value >> 8);
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	0a1b      	lsrs	r3, r3, #8
 8001978:	b29b      	uxth	r3, r3
 800197a:	b2db      	uxtb	r3, r3
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff ffb5 	bl	80018ec <lcdData>
	lcdData(value);
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff ffb0 	bl	80018ec <lcdData>
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <lcdSetWindow>:
* Korzysta z:
*   - lcd_cmd: wysyłanie komend CASET i RASET
*   - lcd_data16: wysyłanie współrzędnych
************************************************************************/
static void lcdSetWindow(int x, int y, int width, int height)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
 80019a0:	603b      	str	r3, [r7, #0]
  lcdCmd(ST7735S_CASET);
 80019a2:	202a      	movs	r0, #42	@ 0x2a
 80019a4:	f7ff ff7c 	bl	80018a0 <lcdCmd>
  lcdData16(LCD_OFFSET_X + x);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3301      	adds	r3, #1
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff ffda 	bl	800196a <lcdData16>
  lcdData16(LCD_OFFSET_X + x + width - 1);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	4413      	add	r3, r2
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff ffd1 	bl	800196a <lcdData16>

  lcdCmd(ST7735S_RASET);
 80019c8:	202b      	movs	r0, #43	@ 0x2b
 80019ca:	f7ff ff69 	bl	80018a0 <lcdCmd>
  lcdData16(LCD_OFFSET_Y + y);
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	3302      	adds	r3, #2
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ffc7 	bl	800196a <lcdData16>
  lcdData16(LCD_OFFSET_Y + y + height- 1);
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	b29a      	uxth	r2, r3
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	4413      	add	r3, r2
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	3301      	adds	r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ffbc 	bl	800196a <lcdData16>
}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <lcdCopy>:
* Korzysta z:
*   - lcd_set_window: ustawienie obszaru zapisu
*   - HAL_SPI_Transmit: przesłanie danych
************************************************************************/
void lcdCopy(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
    if (lcdIsBusy()) {
 8001a00:	f000 f894 	bl	8001b2c <lcdIsBusy>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d11b      	bne.n	8001a42 <lcdCopy+0x46>
        return;
    }

    lcdSetWindow(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001a0a:	2380      	movs	r3, #128	@ 0x80
 8001a0c:	22a0      	movs	r2, #160	@ 0xa0
 8001a0e:	2100      	movs	r1, #0
 8001a10:	2000      	movs	r0, #0
 8001a12:	f7ff ffbf 	bl	8001994 <lcdSetWindow>
    lcdCmd(ST7735S_RAMWR);
 8001a16:	202c      	movs	r0, #44	@ 0x2c
 8001a18:	f7ff ff42 	bl	80018a0 <lcdCmd>
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a22:	4809      	ldr	r0, [pc, #36]	@ (8001a48 <lcdCopy+0x4c>)
 8001a24:	f001 fa88 	bl	8002f38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a2e:	4806      	ldr	r0, [pc, #24]	@ (8001a48 <lcdCopy+0x4c>)
 8001a30:	f001 fa82 	bl	8002f38 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)frameBuffer, sizeof(frameBuffer));
 8001a34:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001a38:	4904      	ldr	r1, [pc, #16]	@ (8001a4c <lcdCopy+0x50>)
 8001a3a:	4805      	ldr	r0, [pc, #20]	@ (8001a50 <lcdCopy+0x54>)
 8001a3c:	f002 ffce 	bl	80049dc <HAL_SPI_Transmit_DMA>
 8001a40:	e000      	b.n	8001a44 <lcdCopy+0x48>
        return;
 8001a42:	bf00      	nop
}
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	48000400 	.word	0x48000400
 8001a4c:	20000e18 	.word	0x20000e18
 8001a50:	2000ae20 	.word	0x2000ae20

08001a54 <lcdClear>:
* Korzysta z:
*   - lcd_set_window: ustawienie obszaru zapisu
*   - HAL_SPI_Transmit: przesłanie danych
************************************************************************/
void lcdClear(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
    memset(frameBuffer, 0, sizeof(frameBuffer));
 8001a58:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <lcdClear+0x14>)
 8001a60:	f006 fd82 	bl	8008568 <memset>
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000e18 	.word	0x20000e18

08001a6c <lcdInit>:
*   4. Włącza wyświetlacz i podświetlenie
* Korzysta z:
*   - lcd_send: wysyłanie komend inicjalizacyjnych
*   - HAL_GPIO_WritePin: sterowanie pinami RST i BL
************************************************************************/
void lcdInit(void) {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
    int i;
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2104      	movs	r1, #4
 8001a76:	481c      	ldr	r0, [pc, #112]	@ (8001ae8 <lcdInit+0x7c>)
 8001a78:	f001 fa5e 	bl	8002f38 <HAL_GPIO_WritePin>
    delay(100);
 8001a7c:	2064      	movs	r0, #100	@ 0x64
 8001a7e:	f000 f8c9 	bl	8001c14 <delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8001a82:	2201      	movs	r2, #1
 8001a84:	2104      	movs	r1, #4
 8001a86:	4818      	ldr	r0, [pc, #96]	@ (8001ae8 <lcdInit+0x7c>)
 8001a88:	f001 fa56 	bl	8002f38 <HAL_GPIO_WritePin>
    delay(100);
 8001a8c:	2064      	movs	r0, #100	@ 0x64
 8001a8e:	f000 f8c1 	bl	8001c14 <delay>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	e009      	b.n	8001aac <lcdInit+0x40>
        lcdSend(init_table[i]);
 8001a98:	4a14      	ldr	r2, [pc, #80]	@ (8001aec <lcdInit+0x80>)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff49 	bl	8001938 <lcdSend>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b4b      	cmp	r3, #75	@ 0x4b
 8001ab0:	d9f2      	bls.n	8001a98 <lcdInit+0x2c>
    }
    delay(200);
 8001ab2:	20c8      	movs	r0, #200	@ 0xc8
 8001ab4:	f000 f8ae 	bl	8001c14 <delay>
    lcdCmd(ST7735S_SLPOUT);
 8001ab8:	2011      	movs	r0, #17
 8001aba:	f7ff fef1 	bl	80018a0 <lcdCmd>
    delay(120);
 8001abe:	2078      	movs	r0, #120	@ 0x78
 8001ac0:	f000 f8a8 	bl	8001c14 <delay>
    lcdCmd(ST7735S_DISPON);
 8001ac4:	2029      	movs	r0, #41	@ 0x29
 8001ac6:	f7ff feeb 	bl	80018a0 <lcdCmd>
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8001aca:	2201      	movs	r2, #1
 8001acc:	2102      	movs	r1, #2
 8001ace:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <lcdInit+0x7c>)
 8001ad0:	f001 fa32 	bl	8002f38 <HAL_GPIO_WritePin>
    memset(frameBuffer, 0, sizeof(frameBuffer));
 8001ad4:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <lcdInit+0x84>)
 8001adc:	f006 fd44 	bl	8008568 <memset>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	48000400 	.word	0x48000400
 8001aec:	08012a20 	.word	0x08012a20
 8001af0:	20000e18 	.word	0x20000e18

08001af4 <lcdPutPixel>:
* Parametry:
*   - x, y: Współrzędne piksela
*   - color: Kolor w formacie RGB565
************************************************************************/
void lcdPutPixel(int x, int y, uint16_t color)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	4613      	mov	r3, r2
 8001b00:	80fb      	strh	r3, [r7, #6]
        frameBuffer[y * LCD_WIDTH + x] = color;
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	015b      	lsls	r3, r3, #5
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4413      	add	r3, r2
 8001b12:	4905      	ldr	r1, [pc, #20]	@ (8001b28 <lcdPutPixel+0x34>)
 8001b14:	88fa      	ldrh	r2, [r7, #6]
 8001b16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	20000e18 	.word	0x20000e18

08001b2c <lcdIsBusy>:
bool lcdIsBusy(void) {
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
    return transferInProgress;
 8001b30:	4b03      	ldr	r3, [pc, #12]	@ (8001b40 <lcdIsBusy+0x14>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	b2db      	uxtb	r3, r3
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	2000ae18 	.word	0x2000ae18

08001b44 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi2) {
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a08      	ldr	r2, [pc, #32]	@ (8001b70 <HAL_SPI_TxCpltCallback+0x2c>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d108      	bne.n	8001b66 <HAL_SPI_TxCpltCallback+0x22>
        HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b5a:	4806      	ldr	r0, [pc, #24]	@ (8001b74 <HAL_SPI_TxCpltCallback+0x30>)
 8001b5c:	f001 f9ec 	bl	8002f38 <HAL_GPIO_WritePin>
        transferInProgress = false;
 8001b60:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <HAL_SPI_TxCpltCallback+0x34>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	701a      	strb	r2, [r3, #0]
    }
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	2000ae20 	.word	0x2000ae20
 8001b74:	48000400 	.word	0x48000400
 8001b78:	2000ae18 	.word	0x2000ae18

08001b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	6039      	str	r1, [r7, #0]
 8001b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	db0a      	blt.n	8001ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	490c      	ldr	r1, [pc, #48]	@ (8001bc8 <__NVIC_SetPriority+0x4c>)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	0112      	lsls	r2, r2, #4
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ba4:	e00a      	b.n	8001bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4908      	ldr	r1, [pc, #32]	@ (8001bcc <__NVIC_SetPriority+0x50>)
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	f003 030f 	and.w	r3, r3, #15
 8001bb2:	3b04      	subs	r3, #4
 8001bb4:	0112      	lsls	r2, r2, #4
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	440b      	add	r3, r1
 8001bba:	761a      	strb	r2, [r3, #24]
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000e100 	.word	0xe000e100
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001be0:	d301      	bcc.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00f      	b.n	8001c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <SysTick_Config+0x40>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	210f      	movs	r1, #15
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f7ff ffc2 	bl	8001b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	@ (8001c10 <SysTick_Config+0x40>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	@ (8001c10 <SysTick_Config+0x40>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <delay>:
*   - delayMs: Liczba milisekund do odczekania

* Korzysta z:
*   - tick: Globalna zmienna zwiększana w przerwaniu systemowym
************************************************************************/
void delay(uint32_t delayMs){
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	uint32_t startTime = tick;
 8001c1c:	4b08      	ldr	r3, [pc, #32]	@ (8001c40 <delay+0x2c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60fb      	str	r3, [r7, #12]
	while(tick < (startTime+delayMs));
 8001c22:	bf00      	nop
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	441a      	add	r2, r3
 8001c2a:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <delay+0x2c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d8f8      	bhi.n	8001c24 <delay+0x10>
}
 8001c32:	bf00      	nop
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	2000ae1c 	.word	0x2000ae1c

08001c44 <waitForFrame>:
*   - USART_kbhit: Sprawdzenie dostępności danych
*   - USART_getchar: Pobranie znaku z UART
*   - processReceivedChar: Przetworzenie odebranego znaku
************************************************************************/
void waitForFrame(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
	if (USART_kbhit()) {
 8001c4a:	f7fe fcab 	bl	80005a4 <USART_kbhit>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d007      	beq.n	8001c64 <waitForFrame+0x20>
	        uint8_t received_char = USART_getchar();
 8001c54:	f7fe fcb8 	bl	80005c8 <USART_getchar>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	71fb      	strb	r3, [r7, #7]
	        processReceivedChar(received_char);
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fb4e 	bl	8001300 <processReceivedChar>
	 }
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c70:	f000 fbbb 	bl	80023ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c74:	f000 f812 	bl	8001c9c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  SysTick_Config( 80000000 / 1000 ); //ustawienie systicka na 1 ms
 8001c78:	4807      	ldr	r0, [pc, #28]	@ (8001c98 <main+0x2c>)
 8001c7a:	f7ff ffa9 	bl	8001bd0 <SysTick_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c7e:	f7ff fd65 	bl	800174c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c82:	f7fe fd75 	bl	8000770 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001c86:	f000 fadb 	bl	8002240 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001c8a:	f000 f85f 	bl	8001d4c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  lcdInit(); // inicjalizacja wyświetlacza
 8001c8e:	f7ff feed 	bl	8001a6c <lcdInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //TODO umieścić resetowanie wyświetlacza po wyktyciu np. dwóch ramek albo kolejnej ramki.
  while (1)
  {
	  waitForFrame();
 8001c92:	f7ff ffd7 	bl	8001c44 <waitForFrame>
 8001c96:	e7fc      	b.n	8001c92 <main+0x26>
 8001c98:	00013880 	.word	0x00013880

08001c9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b096      	sub	sp, #88	@ 0x58
 8001ca0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	2244      	movs	r2, #68	@ 0x44
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f006 fc5c 	bl	8008568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cb0:	463b      	mov	r3, r7
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]
 8001cba:	60da      	str	r2, [r3, #12]
 8001cbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001cbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001cc2:	f001 f95f 	bl	8002f84 <HAL_PWREx_ControlVoltageScaling>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001ccc:	f000 f838 	bl	8001d40 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001cd0:	2310      	movs	r3, #16
 8001cd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001cdc:	2360      	movs	r3, #96	@ 0x60
 8001cde:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001cec:	2328      	movs	r3, #40	@ 0x28
 8001cee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001cf0:	2307      	movs	r3, #7
 8001cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	4618      	mov	r0, r3
 8001d02:	f001 f995 	bl	8003030 <HAL_RCC_OscConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001d0c:	f000 f818 	bl	8001d40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d10:	230f      	movs	r3, #15
 8001d12:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d14:	2303      	movs	r3, #3
 8001d16:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d20:	2300      	movs	r3, #0
 8001d22:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d24:	463b      	mov	r3, r7
 8001d26:	2104      	movs	r1, #4
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f001 fd5d 	bl	80037e8 <HAL_RCC_ClockConfig>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001d34:	f000 f804 	bl	8001d40 <Error_Handler>
  }
}
 8001d38:	bf00      	nop
 8001d3a:	3758      	adds	r7, #88	@ 0x58
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <Error_Handler+0x8>

08001d4c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d50:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d52:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc4 <MX_SPI2_Init+0x78>)
 8001d54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d5e:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d64:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d66:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001d6a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d6c:	4b14      	ldr	r3, [pc, #80]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d72:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d7e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d80:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d82:	2210      	movs	r2, #16
 8001d84:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d86:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001d98:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d9e:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <MX_SPI2_Init+0x74>)
 8001dac:	f002 fbfc 	bl	80045a8 <HAL_SPI_Init>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001db6:	f7ff ffc3 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	2000ae20 	.word	0x2000ae20
 8001dc4:	40003800 	.word	0x40003800

08001dc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	@ 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a3e      	ldr	r2, [pc, #248]	@ (8001ee0 <HAL_SPI_MspInit+0x118>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d175      	bne.n	8001ed6 <HAL_SPI_MspInit+0x10e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dee:	4a3d      	ldr	r2, [pc, #244]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001df0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001df4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001df6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e02:	4b38      	ldr	r3, [pc, #224]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001e04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e06:	4a37      	ldr	r2, [pc, #220]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001e08:	f043 0304 	orr.w	r3, r3, #4
 8001e0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e0e:	4b35      	ldr	r3, [pc, #212]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1a:	4b32      	ldr	r3, [pc, #200]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1e:	4a31      	ldr	r2, [pc, #196]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e26:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee4 <HAL_SPI_MspInit+0x11c>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = DIN_Pin;
 8001e32:	2308      	movs	r3, #8
 8001e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e36:	2302      	movs	r3, #2
 8001e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e42:	2305      	movs	r3, #5
 8001e44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DIN_GPIO_Port, &GPIO_InitStruct);
 8001e46:	f107 0314 	add.w	r3, r7, #20
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4826      	ldr	r0, [pc, #152]	@ (8001ee8 <HAL_SPI_MspInit+0x120>)
 8001e4e:	f000 fec9 	bl	8002be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_Pin;
 8001e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e64:	2305      	movs	r3, #5
 8001e66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CLK_GPIO_Port, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	481f      	ldr	r0, [pc, #124]	@ (8001eec <HAL_SPI_MspInit+0x124>)
 8001e70:	f000 feb8 	bl	8002be4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001e74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e76:	4a1f      	ldr	r2, [pc, #124]	@ (8001ef4 <HAL_SPI_MspInit+0x12c>)
 8001e78:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e82:	2210      	movs	r2, #16
 8001e84:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e8e:	2280      	movs	r2, #128	@ 0x80
 8001e90:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e92:	4b17      	ldr	r3, [pc, #92]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e98:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001e9e:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ea4:	4b12      	ldr	r3, [pc, #72]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001eaa:	4811      	ldr	r0, [pc, #68]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001eac:	f000 fc24 	bl	80026f8 <HAL_DMA_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8001eb6:	f7ff ff43 	bl	8001d40 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001ebe:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ec0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef0 <HAL_SPI_MspInit+0x128>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2102      	movs	r1, #2
 8001eca:	2024      	movs	r0, #36	@ 0x24
 8001ecc:	f000 fbdd 	bl	800268a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001ed0:	2024      	movs	r0, #36	@ 0x24
 8001ed2:	f000 fbf6 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	@ 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40003800 	.word	0x40003800
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	48000800 	.word	0x48000800
 8001eec:	48000400 	.word	0x48000400
 8001ef0:	2000ae84 	.word	0x2000ae84
 8001ef4:	40020058 	.word	0x40020058

08001ef8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efe:	4b0f      	ldr	r3, [pc, #60]	@ (8001f3c <HAL_MspInit+0x44>)
 8001f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f02:	4a0e      	ldr	r2, [pc, #56]	@ (8001f3c <HAL_MspInit+0x44>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f3c <HAL_MspInit+0x44>)
 8001f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f16:	4b09      	ldr	r3, [pc, #36]	@ (8001f3c <HAL_MspInit+0x44>)
 8001f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1a:	4a08      	ldr	r2, [pc, #32]	@ (8001f3c <HAL_MspInit+0x44>)
 8001f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f22:	4b06      	ldr	r3, [pc, #24]	@ (8001f3c <HAL_MspInit+0x44>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40021000 	.word	0x40021000

08001f40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <NMI_Handler+0x4>

08001f48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f4c:	bf00      	nop
 8001f4e:	e7fd      	b.n	8001f4c <HardFault_Handler+0x4>

08001f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <MemManage_Handler+0x4>

08001f58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f5c:	bf00      	nop
 8001f5e:	e7fd      	b.n	8001f5c <BusFault_Handler+0x4>

08001f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <UsageFault_Handler+0x4>

08001f68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f98:	f000 fa7c 	bl	8002494 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  tick++; // zwiększanie zmiennej dla funkcji delay()
 8001f9c:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <SysTick_Handler+0x1c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	4a03      	ldr	r2, [pc, #12]	@ (8001fb0 <SysTick_Handler+0x1c>)
 8001fa4:	6013      	str	r3, [r2, #0]
  updateScrollingText();
 8001fa6:	f7ff fafd 	bl	80015a4 <updateScrollingText>

  /* USER CODE END SysTick_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	2000ae1c 	.word	0x2000ae1c

08001fb4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001fb8:	4802      	ldr	r0, [pc, #8]	@ (8001fc4 <DMA1_Channel5_IRQHandler+0x10>)
 8001fba:	f000 fd34 	bl	8002a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	2000ae84 	.word	0x2000ae84

08001fc8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001fcc:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <SPI2_IRQHandler+0x10>)
 8001fce:	f002 fdf3 	bl	8004bb8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	2000ae20 	.word	0x2000ae20

08001fdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fe0:	4802      	ldr	r0, [pc, #8]	@ (8001fec <USART2_IRQHandler+0x10>)
 8001fe2:	f003 f9e3 	bl	80053ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	2000aed0 	.word	0x2000aed0

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_kill>:

int _kill(int pid, int sig)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800200a:	f006 fb7b 	bl	8008704 <__errno>
 800200e:	4603      	mov	r3, r0
 8002010:	2216      	movs	r2, #22
 8002012:	601a      	str	r2, [r3, #0]
  return -1;
 8002014:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_exit>:

void _exit (int status)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002028:	f04f 31ff 	mov.w	r1, #4294967295
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ffe7 	bl	8002000 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002032:	bf00      	nop
 8002034:	e7fd      	b.n	8002032 <_exit+0x12>

08002036 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b086      	sub	sp, #24
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	e00a      	b.n	800205e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002048:	f3af 8000 	nop.w
 800204c:	4601      	mov	r1, r0
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	60ba      	str	r2, [r7, #8]
 8002054:	b2ca      	uxtb	r2, r1
 8002056:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3301      	adds	r3, #1
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	dbf0      	blt.n	8002048 <_read+0x12>
  }

  return len;
 8002066:	687b      	ldr	r3, [r7, #4]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	e009      	b.n	8002096 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	60ba      	str	r2, [r7, #8]
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	3301      	adds	r3, #1
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	429a      	cmp	r2, r3
 800209c:	dbf1      	blt.n	8002082 <_write+0x12>
  }
  return len;
 800209e:	687b      	ldr	r3, [r7, #4]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_close>:

int _close(int file)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020d0:	605a      	str	r2, [r3, #4]
  return 0;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <_isatty>:

int _isatty(int file)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b085      	sub	sp, #20
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	@ (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f006 fae0 	bl	8008704 <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20018000 	.word	0x20018000
 8002170:	00001000 	.word	0x00001000
 8002174:	2000aecc 	.word	0x2000aecc
 8002178:	2000b0a8 	.word	0x2000b0a8

0800217c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002180:	4b06      	ldr	r3, [pc, #24]	@ (800219c <SystemInit+0x20>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002186:	4a05      	ldr	r2, [pc, #20]	@ (800219c <SystemInit+0x20>)
 8002188:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800218c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <HAL_UART_TxCpltCallback>:
* Korzysta z:
*   txRingBuffer - struktura bufora kołowego transmisji
*   USART_TxBuf - bufor danych do transmisji
*   HAL_UART_Transmit_IT - funkcja HAL rozpoczynająca transmisję
************************************************************************/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a10      	ldr	r2, [pc, #64]	@ (80021ec <HAL_UART_TxCpltCallback+0x4c>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d119      	bne.n	80021e4 <HAL_UART_TxCpltCallback+0x44>
	   if(txRingBuffer.writeIndex!=txRingBuffer.readIndex){
 80021b0:	4b0f      	ldr	r3, [pc, #60]	@ (80021f0 <HAL_UART_TxCpltCallback+0x50>)
 80021b2:	689a      	ldr	r2, [r3, #8]
 80021b4:	4b0e      	ldr	r3, [pc, #56]	@ (80021f0 <HAL_UART_TxCpltCallback+0x50>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d013      	beq.n	80021e4 <HAL_UART_TxCpltCallback+0x44>
		   uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 80021bc:	4b0c      	ldr	r3, [pc, #48]	@ (80021f0 <HAL_UART_TxCpltCallback+0x50>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	4a0c      	ldr	r2, [pc, #48]	@ (80021f4 <HAL_UART_TxCpltCallback+0x54>)
 80021c2:	5cd3      	ldrb	r3, [r2, r3]
 80021c4:	73fb      	strb	r3, [r7, #15]
		   txRingBuffer.readIndex = (txRingBuffer.readIndex + 1) & txRingBuffer.mask;
 80021c6:	4b0a      	ldr	r3, [pc, #40]	@ (80021f0 <HAL_UART_TxCpltCallback+0x50>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	1c5a      	adds	r2, r3, #1
 80021cc:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <HAL_UART_TxCpltCallback+0x50>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4013      	ands	r3, r2
 80021d2:	4a07      	ldr	r2, [pc, #28]	@ (80021f0 <HAL_UART_TxCpltCallback+0x50>)
 80021d4:	6053      	str	r3, [r2, #4]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80021d6:	f107 030f 	add.w	r3, r7, #15
 80021da:	2201      	movs	r2, #1
 80021dc:	4619      	mov	r1, r3
 80021de:	4803      	ldr	r0, [pc, #12]	@ (80021ec <HAL_UART_TxCpltCallback+0x4c>)
 80021e0:	f003 f83a 	bl	8005258 <HAL_UART_Transmit_IT>
	   }
   }
}
 80021e4:	bf00      	nop
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	2000aed0 	.word	0x2000aed0
 80021f0:	2000029c 	.word	0x2000029c
 80021f4:	200002ac 	.word	0x200002ac

080021f8 <HAL_UART_RxCpltCallback>:
* Korzysta z:
*   rxRingBuffer - struktura bufora kołowego odbioru
*   USART_RxBuf - bufor danych odebranych
*   HAL_UART_Receive_IT - funkcja HAL rozpoczynająca odbiór
************************************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a0c      	ldr	r2, [pc, #48]	@ (8002234 <HAL_UART_RxCpltCallback+0x3c>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d110      	bne.n	800222a <HAL_UART_RxCpltCallback+0x32>
		 rxRingBuffer.writeIndex = (rxRingBuffer.writeIndex + 1) & rxRingBuffer.mask;
 8002208:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <HAL_UART_RxCpltCallback+0x40>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <HAL_UART_RxCpltCallback+0x40>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	4013      	ands	r3, r2
 8002214:	4a08      	ldr	r2, [pc, #32]	@ (8002238 <HAL_UART_RxCpltCallback+0x40>)
 8002216:	6093      	str	r3, [r2, #8]
		 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[rxRingBuffer.writeIndex],1);
 8002218:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <HAL_UART_RxCpltCallback+0x40>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	4a07      	ldr	r2, [pc, #28]	@ (800223c <HAL_UART_RxCpltCallback+0x44>)
 800221e:	4413      	add	r3, r2
 8002220:	2201      	movs	r2, #1
 8002222:	4619      	mov	r1, r3
 8002224:	4803      	ldr	r0, [pc, #12]	@ (8002234 <HAL_UART_RxCpltCallback+0x3c>)
 8002226:	f003 f875 	bl	8005314 <HAL_UART_Receive_IT>

	 }
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	2000aed0 	.word	0x2000aed0
 8002238:	2000028c 	.word	0x2000028c
 800223c:	20000aac 	.word	0x20000aac

08002240 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002244:	4b1c      	ldr	r3, [pc, #112]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002246:	4a1d      	ldr	r2, [pc, #116]	@ (80022bc <MX_USART2_UART_Init+0x7c>)
 8002248:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800224a:	4b1b      	ldr	r3, [pc, #108]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 800224c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002250:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002252:	4b19      	ldr	r3, [pc, #100]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002258:	4b17      	ldr	r3, [pc, #92]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 800225a:	2200      	movs	r2, #0
 800225c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800225e:	4b16      	ldr	r3, [pc, #88]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002260:	2200      	movs	r2, #0
 8002262:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002264:	4b14      	ldr	r3, [pc, #80]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002266:	220c      	movs	r2, #12
 8002268:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800226a:	4b13      	ldr	r3, [pc, #76]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 800226c:	2200      	movs	r2, #0
 800226e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002270:	4b11      	ldr	r3, [pc, #68]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002272:	2200      	movs	r2, #0
 8002274:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002276:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002278:	2200      	movs	r2, #0
 800227a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800227c:	4b0e      	ldr	r3, [pc, #56]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 800227e:	2200      	movs	r2, #0
 8002280:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002282:	480d      	ldr	r0, [pc, #52]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 8002284:	f002 ff9a 	bl	80051bc <HAL_UART_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800228e:	f7ff fd57 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  ringBufferSetup(&rxRingBuffer, USART_RxBuf, RX_BUFFER_SIZE); // inicjalizacja buforu odbiorczego
 8002292:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002296:	490a      	ldr	r1, [pc, #40]	@ (80022c0 <MX_USART2_UART_Init+0x80>)
 8002298:	480a      	ldr	r0, [pc, #40]	@ (80022c4 <MX_USART2_UART_Init+0x84>)
 800229a:	f7fe f969 	bl	8000570 <ringBufferSetup>
  ringBufferSetup(&txRingBuffer, USART_TxBuf, TX_BUFFER_SIZE); // inicjalizacja buforu nadawczego
 800229e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022a2:	4909      	ldr	r1, [pc, #36]	@ (80022c8 <MX_USART2_UART_Init+0x88>)
 80022a4:	4809      	ldr	r0, [pc, #36]	@ (80022cc <MX_USART2_UART_Init+0x8c>)
 80022a6:	f7fe f963 	bl	8000570 <ringBufferSetup>
  HAL_UART_Receive_IT(&huart2,&USART_RxBuf[0],1); // włączenie przerwań
 80022aa:	2201      	movs	r2, #1
 80022ac:	4904      	ldr	r1, [pc, #16]	@ (80022c0 <MX_USART2_UART_Init+0x80>)
 80022ae:	4802      	ldr	r0, [pc, #8]	@ (80022b8 <MX_USART2_UART_Init+0x78>)
 80022b0:	f003 f830 	bl	8005314 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	2000aed0 	.word	0x2000aed0
 80022bc:	40004400 	.word	0x40004400
 80022c0:	20000aac 	.word	0x20000aac
 80022c4:	2000028c 	.word	0x2000028c
 80022c8:	200002ac 	.word	0x200002ac
 80022cc:	2000029c 	.word	0x2000029c

080022d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b0ac      	sub	sp, #176	@ 0xb0
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022e8:	f107 0314 	add.w	r3, r7, #20
 80022ec:	2288      	movs	r2, #136	@ 0x88
 80022ee:	2100      	movs	r1, #0
 80022f0:	4618      	mov	r0, r3
 80022f2:	f006 f939 	bl	8008568 <memset>
  if(uartHandle->Instance==USART2)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a25      	ldr	r2, [pc, #148]	@ (8002390 <HAL_UART_MspInit+0xc0>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d143      	bne.n	8002388 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002300:	2302      	movs	r3, #2
 8002302:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002304:	2300      	movs	r3, #0
 8002306:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	4618      	mov	r0, r3
 800230e:	f001 fc8f 	bl	8003c30 <HAL_RCCEx_PeriphCLKConfig>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002318:	f7ff fd12 	bl	8001d40 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800231c:	4b1d      	ldr	r3, [pc, #116]	@ (8002394 <HAL_UART_MspInit+0xc4>)
 800231e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002320:	4a1c      	ldr	r2, [pc, #112]	@ (8002394 <HAL_UART_MspInit+0xc4>)
 8002322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002326:	6593      	str	r3, [r2, #88]	@ 0x58
 8002328:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <HAL_UART_MspInit+0xc4>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002330:	613b      	str	r3, [r7, #16]
 8002332:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002334:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <HAL_UART_MspInit+0xc4>)
 8002336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002338:	4a16      	ldr	r2, [pc, #88]	@ (8002394 <HAL_UART_MspInit+0xc4>)
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002340:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <HAL_UART_MspInit+0xc4>)
 8002342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800234c:	230c      	movs	r3, #12
 800234e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002352:	2302      	movs	r3, #2
 8002354:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002364:	2307      	movs	r3, #7
 8002366:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800236e:	4619      	mov	r1, r3
 8002370:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002374:	f000 fc36 	bl	8002be4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8002378:	2200      	movs	r2, #0
 800237a:	2101      	movs	r1, #1
 800237c:	2026      	movs	r0, #38	@ 0x26
 800237e:	f000 f984 	bl	800268a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002382:	2026      	movs	r0, #38	@ 0x26
 8002384:	f000 f99d 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002388:	bf00      	nop
 800238a:	37b0      	adds	r7, #176	@ 0xb0
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40004400 	.word	0x40004400
 8002394:	40021000 	.word	0x40021000

08002398 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002398:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800239c:	f7ff feee 	bl	800217c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023a0:	480c      	ldr	r0, [pc, #48]	@ (80023d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80023a2:	490d      	ldr	r1, [pc, #52]	@ (80023d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023a4:	4a0d      	ldr	r2, [pc, #52]	@ (80023dc <LoopForever+0xe>)
  movs r3, #0
 80023a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023a8:	e002      	b.n	80023b0 <LoopCopyDataInit>

080023aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ae:	3304      	adds	r3, #4

080023b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b4:	d3f9      	bcc.n	80023aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023b6:	4a0a      	ldr	r2, [pc, #40]	@ (80023e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023b8:	4c0a      	ldr	r4, [pc, #40]	@ (80023e4 <LoopForever+0x16>)
  movs r3, #0
 80023ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023bc:	e001      	b.n	80023c2 <LoopFillZerobss>

080023be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023c0:	3204      	adds	r2, #4

080023c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c4:	d3fb      	bcc.n	80023be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023c6:	f006 f9a3 	bl	8008710 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023ca:	f7ff fc4f 	bl	8001c6c <main>

080023ce <LoopForever>:

LoopForever:
    b LoopForever
 80023ce:	e7fe      	b.n	80023ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80023d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d8:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 80023dc:	08012cf4 	.word	0x08012cf4
  ldr r2, =_sbss
 80023e0:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 80023e4:	2000b0a8 	.word	0x2000b0a8

080023e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023e8:	e7fe      	b.n	80023e8 <ADC1_2_IRQHandler>

080023ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023f4:	2003      	movs	r0, #3
 80023f6:	f000 f93d 	bl	8002674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023fa:	200f      	movs	r0, #15
 80023fc:	f000 f80e 	bl	800241c <HAL_InitTick>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	71fb      	strb	r3, [r7, #7]
 800240a:	e001      	b.n	8002410 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800240c:	f7ff fd74 	bl	8001ef8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002410:	79fb      	ldrb	r3, [r7, #7]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002428:	4b17      	ldr	r3, [pc, #92]	@ (8002488 <HAL_InitTick+0x6c>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d023      	beq.n	8002478 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002430:	4b16      	ldr	r3, [pc, #88]	@ (800248c <HAL_InitTick+0x70>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <HAL_InitTick+0x6c>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4619      	mov	r1, r3
 800243a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800243e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002442:	fbb2 f3f3 	udiv	r3, r2, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f000 f949 	bl	80026de <HAL_SYSTICK_Config>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d10f      	bne.n	8002472 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b0f      	cmp	r3, #15
 8002456:	d809      	bhi.n	800246c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002458:	2200      	movs	r2, #0
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	f04f 30ff 	mov.w	r0, #4294967295
 8002460:	f000 f913 	bl	800268a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002464:	4a0a      	ldr	r2, [pc, #40]	@ (8002490 <HAL_InitTick+0x74>)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6013      	str	r3, [r2, #0]
 800246a:	e007      	b.n	800247c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
 8002470:	e004      	b.n	800247c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	73fb      	strb	r3, [r7, #15]
 8002476:	e001      	b.n	800247c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800247c:	7bfb      	ldrb	r3, [r7, #15]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000208 	.word	0x20000208
 800248c:	20000200 	.word	0x20000200
 8002490:	20000204 	.word	0x20000204

08002494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <HAL_IncTick+0x20>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	461a      	mov	r2, r3
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_IncTick+0x24>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4413      	add	r3, r2
 80024a4:	4a04      	ldr	r2, [pc, #16]	@ (80024b8 <HAL_IncTick+0x24>)
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	20000208 	.word	0x20000208
 80024b8:	2000af58 	.word	0x2000af58

080024bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return uwTick;
 80024c0:	4b03      	ldr	r3, [pc, #12]	@ (80024d0 <HAL_GetTick+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	2000af58 	.word	0x2000af58

080024d4 <__NVIC_SetPriorityGrouping>:
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024f0:	4013      	ands	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002506:	4a04      	ldr	r2, [pc, #16]	@ (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60d3      	str	r3, [r2, #12]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_GetPriorityGrouping>:
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002520:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <__NVIC_GetPriorityGrouping+0x18>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	f003 0307 	and.w	r3, r3, #7
}
 800252a:	4618      	mov	r0, r3
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_EnableIRQ>:
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	2b00      	cmp	r3, #0
 8002548:	db0b      	blt.n	8002562 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	f003 021f 	and.w	r2, r3, #31
 8002550:	4907      	ldr	r1, [pc, #28]	@ (8002570 <__NVIC_EnableIRQ+0x38>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	2001      	movs	r0, #1
 800255a:	fa00 f202 	lsl.w	r2, r0, r2
 800255e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	e000e100 	.word	0xe000e100

08002574 <__NVIC_SetPriority>:
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	6039      	str	r1, [r7, #0]
 800257e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002584:	2b00      	cmp	r3, #0
 8002586:	db0a      	blt.n	800259e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	490c      	ldr	r1, [pc, #48]	@ (80025c0 <__NVIC_SetPriority+0x4c>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	0112      	lsls	r2, r2, #4
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	440b      	add	r3, r1
 8002598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800259c:	e00a      	b.n	80025b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	4908      	ldr	r1, [pc, #32]	@ (80025c4 <__NVIC_SetPriority+0x50>)
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	3b04      	subs	r3, #4
 80025ac:	0112      	lsls	r2, r2, #4
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	440b      	add	r3, r1
 80025b2:	761a      	strb	r2, [r3, #24]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	e000e100 	.word	0xe000e100
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <NVIC_EncodePriority>:
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f1c3 0307 	rsb	r3, r3, #7
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	bf28      	it	cs
 80025e6:	2304      	movcs	r3, #4
 80025e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3304      	adds	r3, #4
 80025ee:	2b06      	cmp	r3, #6
 80025f0:	d902      	bls.n	80025f8 <NVIC_EncodePriority+0x30>
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3b03      	subs	r3, #3
 80025f6:	e000      	b.n	80025fa <NVIC_EncodePriority+0x32>
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43da      	mvns	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	401a      	ands	r2, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002610:	f04f 31ff 	mov.w	r1, #4294967295
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	43d9      	mvns	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002620:	4313      	orrs	r3, r2
}
 8002622:	4618      	mov	r0, r3
 8002624:	3724      	adds	r7, #36	@ 0x24
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
	...

08002630 <SysTick_Config>:
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3b01      	subs	r3, #1
 800263c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002640:	d301      	bcc.n	8002646 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002642:	2301      	movs	r3, #1
 8002644:	e00f      	b.n	8002666 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002646:	4a0a      	ldr	r2, [pc, #40]	@ (8002670 <SysTick_Config+0x40>)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800264e:	210f      	movs	r1, #15
 8002650:	f04f 30ff 	mov.w	r0, #4294967295
 8002654:	f7ff ff8e 	bl	8002574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <SysTick_Config+0x40>)
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800265e:	4b04      	ldr	r3, [pc, #16]	@ (8002670 <SysTick_Config+0x40>)
 8002660:	2207      	movs	r2, #7
 8002662:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	e000e010 	.word	0xe000e010

08002674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ff29 	bl	80024d4 <__NVIC_SetPriorityGrouping>
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	4603      	mov	r3, r0
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
 8002696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800269c:	f7ff ff3e 	bl	800251c <__NVIC_GetPriorityGrouping>
 80026a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	6978      	ldr	r0, [r7, #20]
 80026a8:	f7ff ff8e 	bl	80025c8 <NVIC_EncodePriority>
 80026ac:	4602      	mov	r2, r0
 80026ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b2:	4611      	mov	r1, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff5d 	bl	8002574 <__NVIC_SetPriority>
}
 80026ba:	bf00      	nop
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	4603      	mov	r3, r0
 80026ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff ff31 	bl	8002538 <__NVIC_EnableIRQ>
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ffa2 	bl	8002630 <SysTick_Config>
 80026ec:	4603      	mov	r3, r0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e098      	b.n	800283c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	4b4d      	ldr	r3, [pc, #308]	@ (8002848 <HAL_DMA_Init+0x150>)
 8002712:	429a      	cmp	r2, r3
 8002714:	d80f      	bhi.n	8002736 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	461a      	mov	r2, r3
 800271c:	4b4b      	ldr	r3, [pc, #300]	@ (800284c <HAL_DMA_Init+0x154>)
 800271e:	4413      	add	r3, r2
 8002720:	4a4b      	ldr	r2, [pc, #300]	@ (8002850 <HAL_DMA_Init+0x158>)
 8002722:	fba2 2303 	umull	r2, r3, r2, r3
 8002726:	091b      	lsrs	r3, r3, #4
 8002728:	009a      	lsls	r2, r3, #2
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a48      	ldr	r2, [pc, #288]	@ (8002854 <HAL_DMA_Init+0x15c>)
 8002732:	641a      	str	r2, [r3, #64]	@ 0x40
 8002734:	e00e      	b.n	8002754 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	4b46      	ldr	r3, [pc, #280]	@ (8002858 <HAL_DMA_Init+0x160>)
 800273e:	4413      	add	r3, r2
 8002740:	4a43      	ldr	r2, [pc, #268]	@ (8002850 <HAL_DMA_Init+0x158>)
 8002742:	fba2 2303 	umull	r2, r3, r2, r3
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	009a      	lsls	r2, r3, #2
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a42      	ldr	r2, [pc, #264]	@ (800285c <HAL_DMA_Init+0x164>)
 8002752:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2202      	movs	r2, #2
 8002758:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800276a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800276e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002778:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002784:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002790:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	4313      	orrs	r3, r2
 800279c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027ae:	d039      	beq.n	8002824 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	4a27      	ldr	r2, [pc, #156]	@ (8002854 <HAL_DMA_Init+0x15c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d11a      	bne.n	80027f0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80027ba:	4b29      	ldr	r3, [pc, #164]	@ (8002860 <HAL_DMA_Init+0x168>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c2:	f003 031c 	and.w	r3, r3, #28
 80027c6:	210f      	movs	r1, #15
 80027c8:	fa01 f303 	lsl.w	r3, r1, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	4924      	ldr	r1, [pc, #144]	@ (8002860 <HAL_DMA_Init+0x168>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80027d4:	4b22      	ldr	r3, [pc, #136]	@ (8002860 <HAL_DMA_Init+0x168>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6859      	ldr	r1, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e0:	f003 031c 	and.w	r3, r3, #28
 80027e4:	fa01 f303 	lsl.w	r3, r1, r3
 80027e8:	491d      	ldr	r1, [pc, #116]	@ (8002860 <HAL_DMA_Init+0x168>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
 80027ee:	e019      	b.n	8002824 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80027f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <HAL_DMA_Init+0x16c>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f8:	f003 031c 	and.w	r3, r3, #28
 80027fc:	210f      	movs	r1, #15
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	4917      	ldr	r1, [pc, #92]	@ (8002864 <HAL_DMA_Init+0x16c>)
 8002806:	4013      	ands	r3, r2
 8002808:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800280a:	4b16      	ldr	r3, [pc, #88]	@ (8002864 <HAL_DMA_Init+0x16c>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6859      	ldr	r1, [r3, #4]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	f003 031c 	and.w	r3, r3, #28
 800281a:	fa01 f303 	lsl.w	r3, r1, r3
 800281e:	4911      	ldr	r1, [pc, #68]	@ (8002864 <HAL_DMA_Init+0x16c>)
 8002820:	4313      	orrs	r3, r2
 8002822:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	40020407 	.word	0x40020407
 800284c:	bffdfff8 	.word	0xbffdfff8
 8002850:	cccccccd 	.word	0xcccccccd
 8002854:	40020000 	.word	0x40020000
 8002858:	bffdfbf8 	.word	0xbffdfbf8
 800285c:	40020400 	.word	0x40020400
 8002860:	400200a8 	.word	0x400200a8
 8002864:	400204a8 	.word	0x400204a8

08002868 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
 8002874:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_DMA_Start_IT+0x20>
 8002884:	2302      	movs	r3, #2
 8002886:	e04b      	b.n	8002920 <HAL_DMA_Start_IT+0xb8>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b01      	cmp	r3, #1
 800289a:	d13a      	bne.n	8002912 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2202      	movs	r2, #2
 80028a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0201 	bic.w	r2, r2, #1
 80028b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	68b9      	ldr	r1, [r7, #8]
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f000 f95f 	bl	8002b84 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d008      	beq.n	80028e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f042 020e 	orr.w	r2, r2, #14
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	e00f      	b.n	8002900 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0204 	bic.w	r2, r2, #4
 80028ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 020a 	orr.w	r2, r2, #10
 80028fe:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f042 0201 	orr.w	r2, r2, #1
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	e005      	b.n	800291e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2200      	movs	r2, #0
 8002916:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800291a:	2302      	movs	r3, #2
 800291c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800291e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d008      	beq.n	8002952 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2204      	movs	r2, #4
 8002944:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e022      	b.n	8002998 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 020e 	bic.w	r2, r2, #14
 8002960:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002976:	f003 021c 	and.w	r2, r3, #28
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	2101      	movs	r1, #1
 8002980:	fa01 f202 	lsl.w	r2, r1, r2
 8002984:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002996:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002998:	4618      	mov	r0, r3
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d005      	beq.n	80029c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2204      	movs	r2, #4
 80029c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	73fb      	strb	r3, [r7, #15]
 80029c6:	e029      	b.n	8002a1c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 020e 	bic.w	r2, r2, #14
 80029d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0201 	bic.w	r2, r2, #1
 80029e6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ec:	f003 021c 	and.w	r2, r3, #28
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	2101      	movs	r1, #1
 80029f6:	fa01 f202 	lsl.w	r2, r1, r2
 80029fa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	4798      	blx	r3
    }
  }
  return status;
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b084      	sub	sp, #16
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	f003 031c 	and.w	r3, r3, #28
 8002a46:	2204      	movs	r2, #4
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d026      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x7a>
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d021      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0320 	and.w	r3, r3, #32
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d107      	bne.n	8002a7a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 0204 	bic.w	r2, r2, #4
 8002a78:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7e:	f003 021c 	and.w	r2, r3, #28
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	2104      	movs	r1, #4
 8002a88:	fa01 f202 	lsl.w	r2, r1, r2
 8002a8c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d071      	beq.n	8002b7a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002a9e:	e06c      	b.n	8002b7a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa4:	f003 031c 	and.w	r3, r3, #28
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	409a      	lsls	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d02e      	beq.n	8002b12 <HAL_DMA_IRQHandler+0xec>
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d029      	beq.n	8002b12 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0320 	and.w	r3, r3, #32
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10b      	bne.n	8002ae4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 020a 	bic.w	r2, r2, #10
 8002ada:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae8:	f003 021c 	and.w	r2, r3, #28
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	2102      	movs	r1, #2
 8002af2:	fa01 f202 	lsl.w	r2, r1, r2
 8002af6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d038      	beq.n	8002b7a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b10:	e033      	b.n	8002b7a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b16:	f003 031c 	and.w	r3, r3, #28
 8002b1a:	2208      	movs	r2, #8
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4013      	ands	r3, r2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d02a      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x156>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d025      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 020e 	bic.w	r2, r2, #14
 8002b3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b44:	f003 021c 	and.w	r2, r3, #28
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b52:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d004      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002b7a:	bf00      	nop
 8002b7c:	bf00      	nop
}
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b96:	f003 021c 	and.w	r2, r3, #28
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	2b10      	cmp	r3, #16
 8002bb4:	d108      	bne.n	8002bc8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bc6:	e007      	b.n	8002bd8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	60da      	str	r2, [r3, #12]
}
 8002bd8:	bf00      	nop
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b087      	sub	sp, #28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bf2:	e17f      	b.n	8002ef4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	2101      	movs	r1, #1
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002c00:	4013      	ands	r3, r2
 8002c02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 8171 	beq.w	8002eee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 0303 	and.w	r3, r3, #3
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d005      	beq.n	8002c24 <HAL_GPIO_Init+0x40>
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f003 0303 	and.w	r3, r3, #3
 8002c20:	2b02      	cmp	r3, #2
 8002c22:	d130      	bne.n	8002c86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	2203      	movs	r2, #3
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	693a      	ldr	r2, [r7, #16]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43db      	mvns	r3, r3
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	4013      	ands	r3, r2
 8002c68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	091b      	lsrs	r3, r3, #4
 8002c70:	f003 0201 	and.w	r2, r3, #1
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b03      	cmp	r3, #3
 8002c90:	d118      	bne.n	8002cc4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002c98:	2201      	movs	r2, #1
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	08db      	lsrs	r3, r3, #3
 8002cae:	f003 0201 	and.w	r2, r3, #1
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d017      	beq.n	8002d00 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	2203      	movs	r2, #3
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 0303 	and.w	r3, r3, #3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d123      	bne.n	8002d54 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	08da      	lsrs	r2, r3, #3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3208      	adds	r2, #8
 8002d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d18:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	220f      	movs	r2, #15
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	691a      	ldr	r2, [r3, #16]
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	08da      	lsrs	r2, r3, #3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	3208      	adds	r2, #8
 8002d4e:	6939      	ldr	r1, [r7, #16]
 8002d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	2203      	movs	r2, #3
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f003 0203 	and.w	r2, r3, #3
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80ac 	beq.w	8002eee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d96:	4b5f      	ldr	r3, [pc, #380]	@ (8002f14 <HAL_GPIO_Init+0x330>)
 8002d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d9a:	4a5e      	ldr	r2, [pc, #376]	@ (8002f14 <HAL_GPIO_Init+0x330>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002da2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f14 <HAL_GPIO_Init+0x330>)
 8002da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002dae:	4a5a      	ldr	r2, [pc, #360]	@ (8002f18 <HAL_GPIO_Init+0x334>)
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	3302      	adds	r3, #2
 8002db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	220f      	movs	r2, #15
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002dd8:	d025      	beq.n	8002e26 <HAL_GPIO_Init+0x242>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4a4f      	ldr	r2, [pc, #316]	@ (8002f1c <HAL_GPIO_Init+0x338>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d01f      	beq.n	8002e22 <HAL_GPIO_Init+0x23e>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4a4e      	ldr	r2, [pc, #312]	@ (8002f20 <HAL_GPIO_Init+0x33c>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d019      	beq.n	8002e1e <HAL_GPIO_Init+0x23a>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a4d      	ldr	r2, [pc, #308]	@ (8002f24 <HAL_GPIO_Init+0x340>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d013      	beq.n	8002e1a <HAL_GPIO_Init+0x236>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a4c      	ldr	r2, [pc, #304]	@ (8002f28 <HAL_GPIO_Init+0x344>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d00d      	beq.n	8002e16 <HAL_GPIO_Init+0x232>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a4b      	ldr	r2, [pc, #300]	@ (8002f2c <HAL_GPIO_Init+0x348>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d007      	beq.n	8002e12 <HAL_GPIO_Init+0x22e>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a4a      	ldr	r2, [pc, #296]	@ (8002f30 <HAL_GPIO_Init+0x34c>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d101      	bne.n	8002e0e <HAL_GPIO_Init+0x22a>
 8002e0a:	2306      	movs	r3, #6
 8002e0c:	e00c      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e0e:	2307      	movs	r3, #7
 8002e10:	e00a      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e12:	2305      	movs	r3, #5
 8002e14:	e008      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e16:	2304      	movs	r3, #4
 8002e18:	e006      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e004      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e1e:	2302      	movs	r3, #2
 8002e20:	e002      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <HAL_GPIO_Init+0x244>
 8002e26:	2300      	movs	r3, #0
 8002e28:	697a      	ldr	r2, [r7, #20]
 8002e2a:	f002 0203 	and.w	r2, r2, #3
 8002e2e:	0092      	lsls	r2, r2, #2
 8002e30:	4093      	lsls	r3, r2
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e38:	4937      	ldr	r1, [pc, #220]	@ (8002f18 <HAL_GPIO_Init+0x334>)
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	3302      	adds	r3, #2
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e46:	4b3b      	ldr	r3, [pc, #236]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	4013      	ands	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e6a:	4a32      	ldr	r2, [pc, #200]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e70:	4b30      	ldr	r3, [pc, #192]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e94:	4a27      	ldr	r2, [pc, #156]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e9a:	4b26      	ldr	r3, [pc, #152]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d003      	beq.n	8002ebe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ee8:	4a12      	ldr	r2, [pc, #72]	@ (8002f34 <HAL_GPIO_Init+0x350>)
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	fa22 f303 	lsr.w	r3, r2, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f47f ae78 	bne.w	8002bf4 <HAL_GPIO_Init+0x10>
  }
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	371c      	adds	r7, #28
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40010000 	.word	0x40010000
 8002f1c:	48000400 	.word	0x48000400
 8002f20:	48000800 	.word	0x48000800
 8002f24:	48000c00 	.word	0x48000c00
 8002f28:	48001000 	.word	0x48001000
 8002f2c:	48001400 	.word	0x48001400
 8002f30:	48001800 	.word	0x48001800
 8002f34:	40010400 	.word	0x40010400

08002f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	460b      	mov	r3, r1
 8002f42:	807b      	strh	r3, [r7, #2]
 8002f44:	4613      	mov	r3, r2
 8002f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f48:	787b      	ldrb	r3, [r7, #1]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d003      	beq.n	8002f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f4e:	887a      	ldrh	r2, [r7, #2]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f54:	e002      	b.n	8002f5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f56:	887a      	ldrh	r2, [r7, #2]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f6c:	4b04      	ldr	r3, [pc, #16]	@ (8002f80 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	40007000 	.word	0x40007000

08002f84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f92:	d130      	bne.n	8002ff6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f94:	4b23      	ldr	r3, [pc, #140]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fa0:	d038      	beq.n	8003014 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fa2:	4b20      	ldr	r3, [pc, #128]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002faa:	4a1e      	ldr	r2, [pc, #120]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fb0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8003028 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2232      	movs	r2, #50	@ 0x32
 8002fb8:	fb02 f303 	mul.w	r3, r2, r3
 8002fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800302c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc2:	0c9b      	lsrs	r3, r3, #18
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fc8:	e002      	b.n	8002fd0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fd0:	4b14      	ldr	r3, [pc, #80]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fdc:	d102      	bne.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1f2      	bne.n	8002fca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ff0:	d110      	bne.n	8003014 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e00f      	b.n	8003016 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ffe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003002:	d007      	beq.n	8003014 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003004:	4b07      	ldr	r3, [pc, #28]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800300c:	4a05      	ldr	r2, [pc, #20]	@ (8003024 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800300e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003012:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40007000 	.word	0x40007000
 8003028:	20000200 	.word	0x20000200
 800302c:	431bde83 	.word	0x431bde83

08003030 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b088      	sub	sp, #32
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e3ca      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003042:	4b97      	ldr	r3, [pc, #604]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f003 030c 	and.w	r3, r3, #12
 800304a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800304c:	4b94      	ldr	r3, [pc, #592]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f003 0303 	and.w	r3, r3, #3
 8003054:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0310 	and.w	r3, r3, #16
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 80e4 	beq.w	800322c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <HAL_RCC_OscConfig+0x4a>
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	2b0c      	cmp	r3, #12
 800306e:	f040 808b 	bne.w	8003188 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2b01      	cmp	r3, #1
 8003076:	f040 8087 	bne.w	8003188 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800307a:	4b89      	ldr	r3, [pc, #548]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d005      	beq.n	8003092 <HAL_RCC_OscConfig+0x62>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e3a2      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a1a      	ldr	r2, [r3, #32]
 8003096:	4b82      	ldr	r3, [pc, #520]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d004      	beq.n	80030ac <HAL_RCC_OscConfig+0x7c>
 80030a2:	4b7f      	ldr	r3, [pc, #508]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030aa:	e005      	b.n	80030b8 <HAL_RCC_OscConfig+0x88>
 80030ac:	4b7c      	ldr	r3, [pc, #496]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030b2:	091b      	lsrs	r3, r3, #4
 80030b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d223      	bcs.n	8003104 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f000 fd55 	bl	8003b70 <RCC_SetFlashLatencyFromMSIRange>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e383      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030d0:	4b73      	ldr	r3, [pc, #460]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a72      	ldr	r2, [pc, #456]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030d6:	f043 0308 	orr.w	r3, r3, #8
 80030da:	6013      	str	r3, [r2, #0]
 80030dc:	4b70      	ldr	r3, [pc, #448]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	496d      	ldr	r1, [pc, #436]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030ee:	4b6c      	ldr	r3, [pc, #432]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	021b      	lsls	r3, r3, #8
 80030fc:	4968      	ldr	r1, [pc, #416]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
 8003102:	e025      	b.n	8003150 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003104:	4b66      	ldr	r3, [pc, #408]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a65      	ldr	r2, [pc, #404]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800310a:	f043 0308 	orr.w	r3, r3, #8
 800310e:	6013      	str	r3, [r2, #0]
 8003110:	4b63      	ldr	r3, [pc, #396]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	4960      	ldr	r1, [pc, #384]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800311e:	4313      	orrs	r3, r2
 8003120:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003122:	4b5f      	ldr	r3, [pc, #380]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	021b      	lsls	r3, r3, #8
 8003130:	495b      	ldr	r1, [pc, #364]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003132:	4313      	orrs	r3, r2
 8003134:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d109      	bne.n	8003150 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	4618      	mov	r0, r3
 8003142:	f000 fd15 	bl	8003b70 <RCC_SetFlashLatencyFromMSIRange>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e343      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003150:	f000 fc4a 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8003154:	4602      	mov	r2, r0
 8003156:	4b52      	ldr	r3, [pc, #328]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	091b      	lsrs	r3, r3, #4
 800315c:	f003 030f 	and.w	r3, r3, #15
 8003160:	4950      	ldr	r1, [pc, #320]	@ (80032a4 <HAL_RCC_OscConfig+0x274>)
 8003162:	5ccb      	ldrb	r3, [r1, r3]
 8003164:	f003 031f 	and.w	r3, r3, #31
 8003168:	fa22 f303 	lsr.w	r3, r2, r3
 800316c:	4a4e      	ldr	r2, [pc, #312]	@ (80032a8 <HAL_RCC_OscConfig+0x278>)
 800316e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003170:	4b4e      	ldr	r3, [pc, #312]	@ (80032ac <HAL_RCC_OscConfig+0x27c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff f951 	bl	800241c <HAL_InitTick>
 800317a:	4603      	mov	r3, r0
 800317c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d052      	beq.n	800322a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003184:	7bfb      	ldrb	r3, [r7, #15]
 8003186:	e327      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d032      	beq.n	80031f6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003190:	4b43      	ldr	r3, [pc, #268]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a42      	ldr	r2, [pc, #264]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800319c:	f7ff f98e 	bl	80024bc <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031a4:	f7ff f98a 	bl	80024bc <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e310      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031b6:	4b3a      	ldr	r3, [pc, #232]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031c2:	4b37      	ldr	r3, [pc, #220]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a36      	ldr	r2, [pc, #216]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031c8:	f043 0308 	orr.w	r3, r3, #8
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	4b34      	ldr	r3, [pc, #208]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4931      	ldr	r1, [pc, #196]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031e0:	4b2f      	ldr	r3, [pc, #188]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	69db      	ldr	r3, [r3, #28]
 80031ec:	021b      	lsls	r3, r3, #8
 80031ee:	492c      	ldr	r1, [pc, #176]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	604b      	str	r3, [r1, #4]
 80031f4:	e01a      	b.n	800322c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031f6:	4b2a      	ldr	r3, [pc, #168]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a29      	ldr	r2, [pc, #164]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003202:	f7ff f95b 	bl	80024bc <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800320a:	f7ff f957 	bl	80024bc <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e2dd      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800321c:	4b20      	ldr	r3, [pc, #128]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d1f0      	bne.n	800320a <HAL_RCC_OscConfig+0x1da>
 8003228:	e000      	b.n	800322c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800322a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d074      	beq.n	8003322 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	2b08      	cmp	r3, #8
 800323c:	d005      	beq.n	800324a <HAL_RCC_OscConfig+0x21a>
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	2b0c      	cmp	r3, #12
 8003242:	d10e      	bne.n	8003262 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d10b      	bne.n	8003262 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324a:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d064      	beq.n	8003320 <HAL_RCC_OscConfig+0x2f0>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d160      	bne.n	8003320 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e2ba      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800326a:	d106      	bne.n	800327a <HAL_RCC_OscConfig+0x24a>
 800326c:	4b0c      	ldr	r3, [pc, #48]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a0b      	ldr	r2, [pc, #44]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003272:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	e026      	b.n	80032c8 <HAL_RCC_OscConfig+0x298>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003282:	d115      	bne.n	80032b0 <HAL_RCC_OscConfig+0x280>
 8003284:	4b06      	ldr	r3, [pc, #24]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a05      	ldr	r2, [pc, #20]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 800328a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800328e:	6013      	str	r3, [r2, #0]
 8003290:	4b03      	ldr	r3, [pc, #12]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a02      	ldr	r2, [pc, #8]	@ (80032a0 <HAL_RCC_OscConfig+0x270>)
 8003296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800329a:	6013      	str	r3, [r2, #0]
 800329c:	e014      	b.n	80032c8 <HAL_RCC_OscConfig+0x298>
 800329e:	bf00      	nop
 80032a0:	40021000 	.word	0x40021000
 80032a4:	08012ab8 	.word	0x08012ab8
 80032a8:	20000200 	.word	0x20000200
 80032ac:	20000204 	.word	0x20000204
 80032b0:	4ba0      	ldr	r3, [pc, #640]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a9f      	ldr	r2, [pc, #636]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80032b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	4b9d      	ldr	r3, [pc, #628]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a9c      	ldr	r2, [pc, #624]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80032c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d013      	beq.n	80032f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d0:	f7ff f8f4 	bl	80024bc <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d8:	f7ff f8f0 	bl	80024bc <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b64      	cmp	r3, #100	@ 0x64
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e276      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ea:	4b92      	ldr	r3, [pc, #584]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d0f0      	beq.n	80032d8 <HAL_RCC_OscConfig+0x2a8>
 80032f6:	e014      	b.n	8003322 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f8:	f7ff f8e0 	bl	80024bc <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003300:	f7ff f8dc 	bl	80024bc <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b64      	cmp	r3, #100	@ 0x64
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e262      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003312:	4b88      	ldr	r3, [pc, #544]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f0      	bne.n	8003300 <HAL_RCC_OscConfig+0x2d0>
 800331e:	e000      	b.n	8003322 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d060      	beq.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	2b04      	cmp	r3, #4
 8003332:	d005      	beq.n	8003340 <HAL_RCC_OscConfig+0x310>
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	2b0c      	cmp	r3, #12
 8003338:	d119      	bne.n	800336e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2b02      	cmp	r3, #2
 800333e:	d116      	bne.n	800336e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003340:	4b7c      	ldr	r3, [pc, #496]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <HAL_RCC_OscConfig+0x328>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e23f      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003358:	4b76      	ldr	r3, [pc, #472]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	061b      	lsls	r3, r3, #24
 8003366:	4973      	ldr	r1, [pc, #460]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003368:	4313      	orrs	r3, r2
 800336a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800336c:	e040      	b.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d023      	beq.n	80033be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003376:	4b6f      	ldr	r3, [pc, #444]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a6e      	ldr	r2, [pc, #440]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800337c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003380:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003382:	f7ff f89b 	bl	80024bc <HAL_GetTick>
 8003386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003388:	e008      	b.n	800339c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800338a:	f7ff f897 	bl	80024bc <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d901      	bls.n	800339c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e21d      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800339c:	4b65      	ldr	r3, [pc, #404]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0f0      	beq.n	800338a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a8:	4b62      	ldr	r3, [pc, #392]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	061b      	lsls	r3, r3, #24
 80033b6:	495f      	ldr	r1, [pc, #380]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	604b      	str	r3, [r1, #4]
 80033bc:	e018      	b.n	80033f0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033be:	4b5d      	ldr	r3, [pc, #372]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80033c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ca:	f7ff f877 	bl	80024bc <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d2:	f7ff f873 	bl	80024bc <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e1f9      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033e4:	4b53      	ldr	r3, [pc, #332]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f0      	bne.n	80033d2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0308 	and.w	r3, r3, #8
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d03c      	beq.n	8003476 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d01c      	beq.n	800343e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003404:	4b4b      	ldr	r3, [pc, #300]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003406:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800340a:	4a4a      	ldr	r2, [pc, #296]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003414:	f7ff f852 	bl	80024bc <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800341c:	f7ff f84e 	bl	80024bc <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b02      	cmp	r3, #2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e1d4      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800342e:	4b41      	ldr	r3, [pc, #260]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003430:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0ef      	beq.n	800341c <HAL_RCC_OscConfig+0x3ec>
 800343c:	e01b      	b.n	8003476 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800343e:	4b3d      	ldr	r3, [pc, #244]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003444:	4a3b      	ldr	r2, [pc, #236]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003446:	f023 0301 	bic.w	r3, r3, #1
 800344a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344e:	f7ff f835 	bl	80024bc <HAL_GetTick>
 8003452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003454:	e008      	b.n	8003468 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003456:	f7ff f831 	bl	80024bc <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e1b7      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003468:	4b32      	ldr	r3, [pc, #200]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800346a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1ef      	bne.n	8003456 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 80a6 	beq.w	80035d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003484:	2300      	movs	r3, #0
 8003486:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003488:	4b2a      	ldr	r3, [pc, #168]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800348a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10d      	bne.n	80034b0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003494:	4b27      	ldr	r3, [pc, #156]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003498:	4a26      	ldr	r2, [pc, #152]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 800349a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800349e:	6593      	str	r3, [r2, #88]	@ 0x58
 80034a0:	4b24      	ldr	r3, [pc, #144]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80034a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a8:	60bb      	str	r3, [r7, #8]
 80034aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ac:	2301      	movs	r3, #1
 80034ae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b0:	4b21      	ldr	r3, [pc, #132]	@ (8003538 <HAL_RCC_OscConfig+0x508>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d118      	bne.n	80034ee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003538 <HAL_RCC_OscConfig+0x508>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003538 <HAL_RCC_OscConfig+0x508>)
 80034c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034c8:	f7fe fff8 	bl	80024bc <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d0:	f7fe fff4 	bl	80024bc <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e17a      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034e2:	4b15      	ldr	r3, [pc, #84]	@ (8003538 <HAL_RCC_OscConfig+0x508>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0f0      	beq.n	80034d0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d108      	bne.n	8003508 <HAL_RCC_OscConfig+0x4d8>
 80034f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80034f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003506:	e029      	b.n	800355c <HAL_RCC_OscConfig+0x52c>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	2b05      	cmp	r3, #5
 800350e:	d115      	bne.n	800353c <HAL_RCC_OscConfig+0x50c>
 8003510:	4b08      	ldr	r3, [pc, #32]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003516:	4a07      	ldr	r2, [pc, #28]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003518:	f043 0304 	orr.w	r3, r3, #4
 800351c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003520:	4b04      	ldr	r3, [pc, #16]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003526:	4a03      	ldr	r2, [pc, #12]	@ (8003534 <HAL_RCC_OscConfig+0x504>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003530:	e014      	b.n	800355c <HAL_RCC_OscConfig+0x52c>
 8003532:	bf00      	nop
 8003534:	40021000 	.word	0x40021000
 8003538:	40007000 	.word	0x40007000
 800353c:	4b9c      	ldr	r3, [pc, #624]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800353e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003542:	4a9b      	ldr	r2, [pc, #620]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003544:	f023 0301 	bic.w	r3, r3, #1
 8003548:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800354c:	4b98      	ldr	r3, [pc, #608]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800354e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003552:	4a97      	ldr	r2, [pc, #604]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003554:	f023 0304 	bic.w	r3, r3, #4
 8003558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d016      	beq.n	8003592 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003564:	f7fe ffaa 	bl	80024bc <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356a:	e00a      	b.n	8003582 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356c:	f7fe ffa6 	bl	80024bc <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357a:	4293      	cmp	r3, r2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e12a      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003582:	4b8b      	ldr	r3, [pc, #556]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0ed      	beq.n	800356c <HAL_RCC_OscConfig+0x53c>
 8003590:	e015      	b.n	80035be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003592:	f7fe ff93 	bl	80024bc <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003598:	e00a      	b.n	80035b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359a:	f7fe ff8f 	bl	80024bc <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e113      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035b0:	4b7f      	ldr	r3, [pc, #508]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80035b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1ed      	bne.n	800359a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035be:	7ffb      	ldrb	r3, [r7, #31]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d105      	bne.n	80035d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035c4:	4b7a      	ldr	r3, [pc, #488]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80035c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c8:	4a79      	ldr	r2, [pc, #484]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80035ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035ce:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f000 80fe 	beq.w	80037d6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035de:	2b02      	cmp	r3, #2
 80035e0:	f040 80d0 	bne.w	8003784 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035e4:	4b72      	ldr	r3, [pc, #456]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f003 0203 	and.w	r2, r3, #3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d130      	bne.n	800365a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	3b01      	subs	r3, #1
 8003604:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003606:	429a      	cmp	r2, r3
 8003608:	d127      	bne.n	800365a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003614:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003616:	429a      	cmp	r2, r3
 8003618:	d11f      	bne.n	800365a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003620:	687a      	ldr	r2, [r7, #4]
 8003622:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003624:	2a07      	cmp	r2, #7
 8003626:	bf14      	ite	ne
 8003628:	2201      	movne	r2, #1
 800362a:	2200      	moveq	r2, #0
 800362c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800362e:	4293      	cmp	r3, r2
 8003630:	d113      	bne.n	800365a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363c:	085b      	lsrs	r3, r3, #1
 800363e:	3b01      	subs	r3, #1
 8003640:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003642:	429a      	cmp	r2, r3
 8003644:	d109      	bne.n	800365a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	085b      	lsrs	r3, r3, #1
 8003652:	3b01      	subs	r3, #1
 8003654:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003656:	429a      	cmp	r2, r3
 8003658:	d06e      	beq.n	8003738 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	2b0c      	cmp	r3, #12
 800365e:	d069      	beq.n	8003734 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003660:	4b53      	ldr	r3, [pc, #332]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d105      	bne.n	8003678 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800366c:	4b50      	ldr	r3, [pc, #320]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e0ad      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800367c:	4b4c      	ldr	r3, [pc, #304]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a4b      	ldr	r2, [pc, #300]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003682:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003686:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003688:	f7fe ff18 	bl	80024bc <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003690:	f7fe ff14 	bl	80024bc <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e09a      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036a2:	4b43      	ldr	r3, [pc, #268]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f0      	bne.n	8003690 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036ae:	4b40      	ldr	r3, [pc, #256]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	4b40      	ldr	r3, [pc, #256]	@ (80037b4 <HAL_RCC_OscConfig+0x784>)
 80036b4:	4013      	ands	r3, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80036be:	3a01      	subs	r2, #1
 80036c0:	0112      	lsls	r2, r2, #4
 80036c2:	4311      	orrs	r1, r2
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036c8:	0212      	lsls	r2, r2, #8
 80036ca:	4311      	orrs	r1, r2
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036d0:	0852      	lsrs	r2, r2, #1
 80036d2:	3a01      	subs	r2, #1
 80036d4:	0552      	lsls	r2, r2, #21
 80036d6:	4311      	orrs	r1, r2
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036dc:	0852      	lsrs	r2, r2, #1
 80036de:	3a01      	subs	r2, #1
 80036e0:	0652      	lsls	r2, r2, #25
 80036e2:	4311      	orrs	r1, r2
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036e8:	0912      	lsrs	r2, r2, #4
 80036ea:	0452      	lsls	r2, r2, #17
 80036ec:	430a      	orrs	r2, r1
 80036ee:	4930      	ldr	r1, [pc, #192]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036f4:	4b2e      	ldr	r3, [pc, #184]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a2d      	ldr	r2, [pc, #180]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 80036fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003700:	4b2b      	ldr	r3, [pc, #172]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4a2a      	ldr	r2, [pc, #168]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003706:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800370a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800370c:	f7fe fed6 	bl	80024bc <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003714:	f7fe fed2 	bl	80024bc <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e058      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003726:	4b22      	ldr	r3, [pc, #136]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003732:	e050      	b.n	80037d6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e04f      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003738:	4b1d      	ldr	r3, [pc, #116]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d148      	bne.n	80037d6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003744:	4b1a      	ldr	r3, [pc, #104]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a19      	ldr	r2, [pc, #100]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800374a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800374e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003750:	4b17      	ldr	r3, [pc, #92]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	4a16      	ldr	r2, [pc, #88]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003756:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800375a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800375c:	f7fe feae 	bl	80024bc <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003762:	e008      	b.n	8003776 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003764:	f7fe feaa 	bl	80024bc <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e030      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003776:	4b0e      	ldr	r3, [pc, #56]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d0f0      	beq.n	8003764 <HAL_RCC_OscConfig+0x734>
 8003782:	e028      	b.n	80037d6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	2b0c      	cmp	r3, #12
 8003788:	d023      	beq.n	80037d2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800378a:	4b09      	ldr	r3, [pc, #36]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a08      	ldr	r2, [pc, #32]	@ (80037b0 <HAL_RCC_OscConfig+0x780>)
 8003790:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003796:	f7fe fe91 	bl	80024bc <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800379c:	e00c      	b.n	80037b8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800379e:	f7fe fe8d 	bl	80024bc <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d905      	bls.n	80037b8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e013      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
 80037b0:	40021000 	.word	0x40021000
 80037b4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037b8:	4b09      	ldr	r3, [pc, #36]	@ (80037e0 <HAL_RCC_OscConfig+0x7b0>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d1ec      	bne.n	800379e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037c4:	4b06      	ldr	r3, [pc, #24]	@ (80037e0 <HAL_RCC_OscConfig+0x7b0>)
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	4905      	ldr	r1, [pc, #20]	@ (80037e0 <HAL_RCC_OscConfig+0x7b0>)
 80037ca:	4b06      	ldr	r3, [pc, #24]	@ (80037e4 <HAL_RCC_OscConfig+0x7b4>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	60cb      	str	r3, [r1, #12]
 80037d0:	e001      	b.n	80037d6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e000      	b.n	80037d8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3720      	adds	r7, #32
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	40021000 	.word	0x40021000
 80037e4:	feeefffc 	.word	0xfeeefffc

080037e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e0e7      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037fc:	4b75      	ldr	r3, [pc, #468]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d910      	bls.n	800382c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380a:	4b72      	ldr	r3, [pc, #456]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f023 0207 	bic.w	r2, r3, #7
 8003812:	4970      	ldr	r1, [pc, #448]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800381a:	4b6e      	ldr	r3, [pc, #440]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d001      	beq.n	800382c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e0cf      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d010      	beq.n	800385a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	4b66      	ldr	r3, [pc, #408]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003844:	429a      	cmp	r2, r3
 8003846:	d908      	bls.n	800385a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003848:	4b63      	ldr	r3, [pc, #396]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	4960      	ldr	r1, [pc, #384]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003856:	4313      	orrs	r3, r2
 8003858:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b00      	cmp	r3, #0
 8003864:	d04c      	beq.n	8003900 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b03      	cmp	r3, #3
 800386c:	d107      	bne.n	800387e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800386e:	4b5a      	ldr	r3, [pc, #360]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d121      	bne.n	80038be <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e0a6      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d107      	bne.n	8003896 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003886:	4b54      	ldr	r3, [pc, #336]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d115      	bne.n	80038be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e09a      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d107      	bne.n	80038ae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800389e:	4b4e      	ldr	r3, [pc, #312]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d109      	bne.n	80038be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e08e      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038ae:	4b4a      	ldr	r3, [pc, #296]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e086      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038be:	4b46      	ldr	r3, [pc, #280]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f023 0203 	bic.w	r2, r3, #3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	4943      	ldr	r1, [pc, #268]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d0:	f7fe fdf4 	bl	80024bc <HAL_GetTick>
 80038d4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d6:	e00a      	b.n	80038ee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d8:	f7fe fdf0 	bl	80024bc <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e06e      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ee:	4b3a      	ldr	r3, [pc, #232]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 020c 	and.w	r2, r3, #12
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d1eb      	bne.n	80038d8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d010      	beq.n	800392e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	4b31      	ldr	r3, [pc, #196]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003918:	429a      	cmp	r2, r3
 800391a:	d208      	bcs.n	800392e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800391c:	4b2e      	ldr	r3, [pc, #184]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	492b      	ldr	r1, [pc, #172]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 800392a:	4313      	orrs	r3, r2
 800392c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800392e:	4b29      	ldr	r3, [pc, #164]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0307 	and.w	r3, r3, #7
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	d210      	bcs.n	800395e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393c:	4b25      	ldr	r3, [pc, #148]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f023 0207 	bic.w	r2, r3, #7
 8003944:	4923      	ldr	r1, [pc, #140]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	4313      	orrs	r3, r2
 800394a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800394c:	4b21      	ldr	r3, [pc, #132]	@ (80039d4 <HAL_RCC_ClockConfig+0x1ec>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	429a      	cmp	r2, r3
 8003958:	d001      	beq.n	800395e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e036      	b.n	80039cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	2b00      	cmp	r3, #0
 8003968:	d008      	beq.n	800397c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800396a:	4b1b      	ldr	r3, [pc, #108]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	4918      	ldr	r1, [pc, #96]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003978:	4313      	orrs	r3, r2
 800397a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0308 	and.w	r3, r3, #8
 8003984:	2b00      	cmp	r3, #0
 8003986:	d009      	beq.n	800399c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003988:	4b13      	ldr	r3, [pc, #76]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	4910      	ldr	r1, [pc, #64]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003998:	4313      	orrs	r3, r2
 800399a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800399c:	f000 f824 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	4b0d      	ldr	r3, [pc, #52]	@ (80039d8 <HAL_RCC_ClockConfig+0x1f0>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	091b      	lsrs	r3, r3, #4
 80039a8:	f003 030f 	and.w	r3, r3, #15
 80039ac:	490b      	ldr	r1, [pc, #44]	@ (80039dc <HAL_RCC_ClockConfig+0x1f4>)
 80039ae:	5ccb      	ldrb	r3, [r1, r3]
 80039b0:	f003 031f 	and.w	r3, r3, #31
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
 80039b8:	4a09      	ldr	r2, [pc, #36]	@ (80039e0 <HAL_RCC_ClockConfig+0x1f8>)
 80039ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039bc:	4b09      	ldr	r3, [pc, #36]	@ (80039e4 <HAL_RCC_ClockConfig+0x1fc>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f7fe fd2b 	bl	800241c <HAL_InitTick>
 80039c6:	4603      	mov	r3, r0
 80039c8:	72fb      	strb	r3, [r7, #11]

  return status;
 80039ca:	7afb      	ldrb	r3, [r7, #11]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40022000 	.word	0x40022000
 80039d8:	40021000 	.word	0x40021000
 80039dc:	08012ab8 	.word	0x08012ab8
 80039e0:	20000200 	.word	0x20000200
 80039e4:	20000204 	.word	0x20000204

080039e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b089      	sub	sp, #36	@ 0x24
 80039ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
 80039f2:	2300      	movs	r3, #0
 80039f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039f6:	4b3e      	ldr	r3, [pc, #248]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 030c 	and.w	r3, r3, #12
 80039fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a00:	4b3b      	ldr	r3, [pc, #236]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <HAL_RCC_GetSysClockFreq+0x34>
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	2b0c      	cmp	r3, #12
 8003a14:	d121      	bne.n	8003a5a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d11e      	bne.n	8003a5a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a1c:	4b34      	ldr	r3, [pc, #208]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0308 	and.w	r3, r3, #8
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d107      	bne.n	8003a38 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a28:	4b31      	ldr	r3, [pc, #196]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a2e:	0a1b      	lsrs	r3, r3, #8
 8003a30:	f003 030f 	and.w	r3, r3, #15
 8003a34:	61fb      	str	r3, [r7, #28]
 8003a36:	e005      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a38:	4b2d      	ldr	r3, [pc, #180]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	091b      	lsrs	r3, r3, #4
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a44:	4a2b      	ldr	r2, [pc, #172]	@ (8003af4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a4c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10d      	bne.n	8003a70 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a58:	e00a      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d102      	bne.n	8003a66 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a60:	4b25      	ldr	r3, [pc, #148]	@ (8003af8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a62:	61bb      	str	r3, [r7, #24]
 8003a64:	e004      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d101      	bne.n	8003a70 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a6c:	4b23      	ldr	r3, [pc, #140]	@ (8003afc <HAL_RCC_GetSysClockFreq+0x114>)
 8003a6e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	2b0c      	cmp	r3, #12
 8003a74:	d134      	bne.n	8003ae0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a76:	4b1e      	ldr	r3, [pc, #120]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d003      	beq.n	8003a8e <HAL_RCC_GetSysClockFreq+0xa6>
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b03      	cmp	r3, #3
 8003a8a:	d003      	beq.n	8003a94 <HAL_RCC_GetSysClockFreq+0xac>
 8003a8c:	e005      	b.n	8003a9a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003af8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a90:	617b      	str	r3, [r7, #20]
      break;
 8003a92:	e005      	b.n	8003aa0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a94:	4b19      	ldr	r3, [pc, #100]	@ (8003afc <HAL_RCC_GetSysClockFreq+0x114>)
 8003a96:	617b      	str	r3, [r7, #20]
      break;
 8003a98:	e002      	b.n	8003aa0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	617b      	str	r3, [r7, #20]
      break;
 8003a9e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003aa0:	4b13      	ldr	r3, [pc, #76]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	091b      	lsrs	r3, r3, #4
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	3301      	adds	r3, #1
 8003aac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003aae:	4b10      	ldr	r3, [pc, #64]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	0a1b      	lsrs	r3, r3, #8
 8003ab4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	fb03 f202 	mul.w	r2, r3, r2
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8003af0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	0e5b      	lsrs	r3, r3, #25
 8003acc:	f003 0303 	and.w	r3, r3, #3
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ade:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ae0:	69bb      	ldr	r3, [r7, #24]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3724      	adds	r7, #36	@ 0x24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	40021000 	.word	0x40021000
 8003af4:	08012ad0 	.word	0x08012ad0
 8003af8:	00f42400 	.word	0x00f42400
 8003afc:	007a1200 	.word	0x007a1200

08003b00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b04:	4b03      	ldr	r3, [pc, #12]	@ (8003b14 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b06:	681b      	ldr	r3, [r3, #0]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
 8003b12:	bf00      	nop
 8003b14:	20000200 	.word	0x20000200

08003b18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b1c:	f7ff fff0 	bl	8003b00 <HAL_RCC_GetHCLKFreq>
 8003b20:	4602      	mov	r2, r0
 8003b22:	4b06      	ldr	r3, [pc, #24]	@ (8003b3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	0a1b      	lsrs	r3, r3, #8
 8003b28:	f003 0307 	and.w	r3, r3, #7
 8003b2c:	4904      	ldr	r1, [pc, #16]	@ (8003b40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b2e:	5ccb      	ldrb	r3, [r1, r3]
 8003b30:	f003 031f 	and.w	r3, r3, #31
 8003b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	08012ac8 	.word	0x08012ac8

08003b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b48:	f7ff ffda 	bl	8003b00 <HAL_RCC_GetHCLKFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	0adb      	lsrs	r3, r3, #11
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	4904      	ldr	r1, [pc, #16]	@ (8003b6c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b5a:	5ccb      	ldrb	r3, [r1, r3]
 8003b5c:	f003 031f 	and.w	r3, r3, #31
 8003b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	08012ac8 	.word	0x08012ac8

08003b70 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b78:	2300      	movs	r3, #0
 8003b7a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8003c28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d003      	beq.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b88:	f7ff f9ee 	bl	8002f68 <HAL_PWREx_GetVoltageRange>
 8003b8c:	6178      	str	r0, [r7, #20]
 8003b8e:	e014      	b.n	8003bba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b90:	4b25      	ldr	r3, [pc, #148]	@ (8003c28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b94:	4a24      	ldr	r2, [pc, #144]	@ (8003c28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b9c:	4b22      	ldr	r3, [pc, #136]	@ (8003c28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ba4:	60fb      	str	r3, [r7, #12]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ba8:	f7ff f9de 	bl	8002f68 <HAL_PWREx_GetVoltageRange>
 8003bac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bae:	4b1e      	ldr	r3, [pc, #120]	@ (8003c28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c28 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bb8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bc0:	d10b      	bne.n	8003bda <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b80      	cmp	r3, #128	@ 0x80
 8003bc6:	d919      	bls.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2ba0      	cmp	r3, #160	@ 0xa0
 8003bcc:	d902      	bls.n	8003bd4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bce:	2302      	movs	r3, #2
 8003bd0:	613b      	str	r3, [r7, #16]
 8003bd2:	e013      	b.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	e010      	b.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b80      	cmp	r3, #128	@ 0x80
 8003bde:	d902      	bls.n	8003be6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003be0:	2303      	movs	r3, #3
 8003be2:	613b      	str	r3, [r7, #16]
 8003be4:	e00a      	b.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b80      	cmp	r3, #128	@ 0x80
 8003bea:	d102      	bne.n	8003bf2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bec:	2302      	movs	r3, #2
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	e004      	b.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2b70      	cmp	r3, #112	@ 0x70
 8003bf6:	d101      	bne.n	8003bfc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003c2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f023 0207 	bic.w	r2, r3, #7
 8003c04:	4909      	ldr	r1, [pc, #36]	@ (8003c2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c0c:	4b07      	ldr	r3, [pc, #28]	@ (8003c2c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d001      	beq.n	8003c1e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3718      	adds	r7, #24
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	40022000 	.word	0x40022000

08003c30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c38:	2300      	movs	r3, #0
 8003c3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d041      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c50:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c54:	d02a      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c56:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c5a:	d824      	bhi.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c5c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c60:	d008      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c66:	d81e      	bhi.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00a      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c70:	d010      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c72:	e018      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c74:	4b86      	ldr	r3, [pc, #536]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	4a85      	ldr	r2, [pc, #532]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c7e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c80:	e015      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	3304      	adds	r3, #4
 8003c86:	2100      	movs	r1, #0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 fabb 	bl	8004204 <RCCEx_PLLSAI1_Config>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c92:	e00c      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3320      	adds	r3, #32
 8003c98:	2100      	movs	r1, #0
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 fba6 	bl	80043ec <RCCEx_PLLSAI2_Config>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ca4:	e003      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	74fb      	strb	r3, [r7, #19]
      break;
 8003caa:	e000      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003cac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cae:	7cfb      	ldrb	r3, [r7, #19]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10b      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cb4:	4b76      	ldr	r3, [pc, #472]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cc2:	4973      	ldr	r1, [pc, #460]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003cca:	e001      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d041      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ce0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ce4:	d02a      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003ce6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003cea:	d824      	bhi.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cf0:	d008      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003cf6:	d81e      	bhi.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00a      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003cfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d00:	d010      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d02:	e018      	b.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d04:	4b62      	ldr	r3, [pc, #392]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	4a61      	ldr	r2, [pc, #388]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d0e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d10:	e015      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3304      	adds	r3, #4
 8003d16:	2100      	movs	r1, #0
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fa73 	bl	8004204 <RCCEx_PLLSAI1_Config>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d22:	e00c      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3320      	adds	r3, #32
 8003d28:	2100      	movs	r1, #0
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 fb5e 	bl	80043ec <RCCEx_PLLSAI2_Config>
 8003d30:	4603      	mov	r3, r0
 8003d32:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d34:	e003      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	74fb      	strb	r3, [r7, #19]
      break;
 8003d3a:	e000      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d3e:	7cfb      	ldrb	r3, [r7, #19]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10b      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d44:	4b52      	ldr	r3, [pc, #328]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d4a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d52:	494f      	ldr	r1, [pc, #316]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d5a:	e001      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	7cfb      	ldrb	r3, [r7, #19]
 8003d5e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 80a0 	beq.w	8003eae <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d72:	4b47      	ldr	r3, [pc, #284]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d101      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e000      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d82:	2300      	movs	r3, #0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00d      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d88:	4b41      	ldr	r3, [pc, #260]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8c:	4a40      	ldr	r2, [pc, #256]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d92:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d94:	4b3e      	ldr	r3, [pc, #248]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9c:	60bb      	str	r3, [r7, #8]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003da0:	2301      	movs	r3, #1
 8003da2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003da4:	4b3b      	ldr	r3, [pc, #236]	@ (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a3a      	ldr	r2, [pc, #232]	@ (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003daa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003db0:	f7fe fb84 	bl	80024bc <HAL_GetTick>
 8003db4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003db6:	e009      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db8:	f7fe fb80 	bl	80024bc <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d902      	bls.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	74fb      	strb	r3, [r7, #19]
        break;
 8003dca:	e005      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003dcc:	4b31      	ldr	r3, [pc, #196]	@ (8003e94 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0ef      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003dd8:	7cfb      	ldrb	r3, [r7, #19]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d15c      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dde:	4b2c      	ldr	r3, [pc, #176]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003de4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003de8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01f      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d019      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003dfc:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e08:	4b21      	ldr	r3, [pc, #132]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e0e:	4a20      	ldr	r2, [pc, #128]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e18:	4b1d      	ldr	r3, [pc, #116]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e28:	4a19      	ldr	r2, [pc, #100]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d016      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3a:	f7fe fb3f 	bl	80024bc <HAL_GetTick>
 8003e3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e40:	e00b      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e42:	f7fe fb3b 	bl	80024bc <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d902      	bls.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	74fb      	strb	r3, [r7, #19]
            break;
 8003e58:	e006      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e60:	f003 0302 	and.w	r3, r3, #2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0ec      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e68:	7cfb      	ldrb	r3, [r7, #19]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e6e:	4b08      	ldr	r3, [pc, #32]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e7e:	4904      	ldr	r1, [pc, #16]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e86:	e009      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	74bb      	strb	r3, [r7, #18]
 8003e8c:	e006      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e8e:	bf00      	nop
 8003e90:	40021000 	.word	0x40021000
 8003e94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e98:	7cfb      	ldrb	r3, [r7, #19]
 8003e9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e9c:	7c7b      	ldrb	r3, [r7, #17]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d105      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ea2:	4b9e      	ldr	r3, [pc, #632]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea6:	4a9d      	ldr	r2, [pc, #628]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003eac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00a      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eba:	4b98      	ldr	r3, [pc, #608]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec0:	f023 0203 	bic.w	r2, r3, #3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec8:	4994      	ldr	r1, [pc, #592]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00a      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003edc:	4b8f      	ldr	r3, [pc, #572]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee2:	f023 020c 	bic.w	r2, r3, #12
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eea:	498c      	ldr	r1, [pc, #560]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00a      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003efe:	4b87      	ldr	r3, [pc, #540]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f04:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0c:	4983      	ldr	r1, [pc, #524]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0308 	and.w	r3, r3, #8
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00a      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f20:	4b7e      	ldr	r3, [pc, #504]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2e:	497b      	ldr	r1, [pc, #492]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0310 	and.w	r3, r3, #16
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00a      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f42:	4b76      	ldr	r3, [pc, #472]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f50:	4972      	ldr	r1, [pc, #456]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0320 	and.w	r3, r3, #32
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00a      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f64:	4b6d      	ldr	r3, [pc, #436]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f72:	496a      	ldr	r1, [pc, #424]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00a      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f86:	4b65      	ldr	r3, [pc, #404]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f94:	4961      	ldr	r1, [pc, #388]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00a      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fa8:	4b5c      	ldr	r3, [pc, #368]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fb6:	4959      	ldr	r1, [pc, #356]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00a      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fca:	4b54      	ldr	r3, [pc, #336]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd8:	4950      	ldr	r1, [pc, #320]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00a      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fec:	4b4b      	ldr	r3, [pc, #300]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffa:	4948      	ldr	r1, [pc, #288]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00a      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800400e:	4b43      	ldr	r3, [pc, #268]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004014:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401c:	493f      	ldr	r1, [pc, #252]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401e:	4313      	orrs	r3, r2
 8004020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d028      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004030:	4b3a      	ldr	r3, [pc, #232]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004036:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800403e:	4937      	ldr	r1, [pc, #220]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004040:	4313      	orrs	r3, r2
 8004042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800404a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800404e:	d106      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004050:	4b32      	ldr	r3, [pc, #200]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	4a31      	ldr	r2, [pc, #196]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004056:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800405a:	60d3      	str	r3, [r2, #12]
 800405c:	e011      	b.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004062:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004066:	d10c      	bne.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3304      	adds	r3, #4
 800406c:	2101      	movs	r1, #1
 800406e:	4618      	mov	r0, r3
 8004070:	f000 f8c8 	bl	8004204 <RCCEx_PLLSAI1_Config>
 8004074:	4603      	mov	r3, r0
 8004076:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004078:	7cfb      	ldrb	r3, [r7, #19]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800407e:	7cfb      	ldrb	r3, [r7, #19]
 8004080:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d028      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800408e:	4b23      	ldr	r3, [pc, #140]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004094:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800409c:	491f      	ldr	r1, [pc, #124]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040ac:	d106      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ae:	4b1b      	ldr	r3, [pc, #108]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	4a1a      	ldr	r2, [pc, #104]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040b8:	60d3      	str	r3, [r2, #12]
 80040ba:	e011      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	3304      	adds	r3, #4
 80040ca:	2101      	movs	r1, #1
 80040cc:	4618      	mov	r0, r3
 80040ce:	f000 f899 	bl	8004204 <RCCEx_PLLSAI1_Config>
 80040d2:	4603      	mov	r3, r0
 80040d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040d6:	7cfb      	ldrb	r3, [r7, #19]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80040dc:	7cfb      	ldrb	r3, [r7, #19]
 80040de:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d02b      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040ec:	4b0b      	ldr	r3, [pc, #44]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040fa:	4908      	ldr	r1, [pc, #32]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800410a:	d109      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800410c:	4b03      	ldr	r3, [pc, #12]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	4a02      	ldr	r2, [pc, #8]	@ (800411c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004112:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004116:	60d3      	str	r3, [r2, #12]
 8004118:	e014      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004124:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004128:	d10c      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3304      	adds	r3, #4
 800412e:	2101      	movs	r1, #1
 8004130:	4618      	mov	r0, r3
 8004132:	f000 f867 	bl	8004204 <RCCEx_PLLSAI1_Config>
 8004136:	4603      	mov	r3, r0
 8004138:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800413a:	7cfb      	ldrb	r3, [r7, #19]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d02f      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004150:	4b2b      	ldr	r3, [pc, #172]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004156:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800415e:	4928      	ldr	r1, [pc, #160]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004160:	4313      	orrs	r3, r2
 8004162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800416a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800416e:	d10d      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3304      	adds	r3, #4
 8004174:	2102      	movs	r1, #2
 8004176:	4618      	mov	r0, r3
 8004178:	f000 f844 	bl	8004204 <RCCEx_PLLSAI1_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004180:	7cfb      	ldrb	r3, [r7, #19]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d014      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004186:	7cfb      	ldrb	r3, [r7, #19]
 8004188:	74bb      	strb	r3, [r7, #18]
 800418a:	e011      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004194:	d10c      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3320      	adds	r3, #32
 800419a:	2102      	movs	r1, #2
 800419c:	4618      	mov	r0, r3
 800419e:	f000 f925 	bl	80043ec <RCCEx_PLLSAI2_Config>
 80041a2:	4603      	mov	r3, r0
 80041a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041a6:	7cfb      	ldrb	r3, [r7, #19]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80041ac:	7cfb      	ldrb	r3, [r7, #19]
 80041ae:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d00a      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041bc:	4b10      	ldr	r3, [pc, #64]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041ca:	490d      	ldr	r1, [pc, #52]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d00b      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041de:	4b08      	ldr	r3, [pc, #32]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041ee:	4904      	ldr	r1, [pc, #16]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041f6:	7cbb      	ldrb	r3, [r7, #18]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	40021000 	.word	0x40021000

08004204 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004212:	4b75      	ldr	r3, [pc, #468]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f003 0303 	and.w	r3, r3, #3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d018      	beq.n	8004250 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800421e:	4b72      	ldr	r3, [pc, #456]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f003 0203 	and.w	r2, r3, #3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	429a      	cmp	r2, r3
 800422c:	d10d      	bne.n	800424a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
       ||
 8004232:	2b00      	cmp	r3, #0
 8004234:	d009      	beq.n	800424a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004236:	4b6c      	ldr	r3, [pc, #432]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	091b      	lsrs	r3, r3, #4
 800423c:	f003 0307 	and.w	r3, r3, #7
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
       ||
 8004246:	429a      	cmp	r2, r3
 8004248:	d047      	beq.n	80042da <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	73fb      	strb	r3, [r7, #15]
 800424e:	e044      	b.n	80042da <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d018      	beq.n	800428a <RCCEx_PLLSAI1_Config+0x86>
 8004258:	2b03      	cmp	r3, #3
 800425a:	d825      	bhi.n	80042a8 <RCCEx_PLLSAI1_Config+0xa4>
 800425c:	2b01      	cmp	r3, #1
 800425e:	d002      	beq.n	8004266 <RCCEx_PLLSAI1_Config+0x62>
 8004260:	2b02      	cmp	r3, #2
 8004262:	d009      	beq.n	8004278 <RCCEx_PLLSAI1_Config+0x74>
 8004264:	e020      	b.n	80042a8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004266:	4b60      	ldr	r3, [pc, #384]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d11d      	bne.n	80042ae <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004276:	e01a      	b.n	80042ae <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004278:	4b5b      	ldr	r3, [pc, #364]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004280:	2b00      	cmp	r3, #0
 8004282:	d116      	bne.n	80042b2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004288:	e013      	b.n	80042b2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800428a:	4b57      	ldr	r3, [pc, #348]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10f      	bne.n	80042b6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004296:	4b54      	ldr	r3, [pc, #336]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d109      	bne.n	80042b6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042a6:	e006      	b.n	80042b6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	73fb      	strb	r3, [r7, #15]
      break;
 80042ac:	e004      	b.n	80042b8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042ae:	bf00      	nop
 80042b0:	e002      	b.n	80042b8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042b2:	bf00      	nop
 80042b4:	e000      	b.n	80042b8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10d      	bne.n	80042da <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042be:	4b4a      	ldr	r3, [pc, #296]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c0:	68db      	ldr	r3, [r3, #12]
 80042c2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6819      	ldr	r1, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	011b      	lsls	r3, r3, #4
 80042d2:	430b      	orrs	r3, r1
 80042d4:	4944      	ldr	r1, [pc, #272]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d17d      	bne.n	80043dc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80042e0:	4b41      	ldr	r3, [pc, #260]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a40      	ldr	r2, [pc, #256]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80042ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ec:	f7fe f8e6 	bl	80024bc <HAL_GetTick>
 80042f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80042f2:	e009      	b.n	8004308 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042f4:	f7fe f8e2 	bl	80024bc <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d902      	bls.n	8004308 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	73fb      	strb	r3, [r7, #15]
        break;
 8004306:	e005      	b.n	8004314 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004308:	4b37      	ldr	r3, [pc, #220]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1ef      	bne.n	80042f4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004314:	7bfb      	ldrb	r3, [r7, #15]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d160      	bne.n	80043dc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d111      	bne.n	8004344 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004320:	4b31      	ldr	r3, [pc, #196]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6892      	ldr	r2, [r2, #8]
 8004330:	0211      	lsls	r1, r2, #8
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	68d2      	ldr	r2, [r2, #12]
 8004336:	0912      	lsrs	r2, r2, #4
 8004338:	0452      	lsls	r2, r2, #17
 800433a:	430a      	orrs	r2, r1
 800433c:	492a      	ldr	r1, [pc, #168]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800433e:	4313      	orrs	r3, r2
 8004340:	610b      	str	r3, [r1, #16]
 8004342:	e027      	b.n	8004394 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d112      	bne.n	8004370 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800434a:	4b27      	ldr	r3, [pc, #156]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004352:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	6892      	ldr	r2, [r2, #8]
 800435a:	0211      	lsls	r1, r2, #8
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6912      	ldr	r2, [r2, #16]
 8004360:	0852      	lsrs	r2, r2, #1
 8004362:	3a01      	subs	r2, #1
 8004364:	0552      	lsls	r2, r2, #21
 8004366:	430a      	orrs	r2, r1
 8004368:	491f      	ldr	r1, [pc, #124]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800436a:	4313      	orrs	r3, r2
 800436c:	610b      	str	r3, [r1, #16]
 800436e:	e011      	b.n	8004394 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004370:	4b1d      	ldr	r3, [pc, #116]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004378:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6892      	ldr	r2, [r2, #8]
 8004380:	0211      	lsls	r1, r2, #8
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6952      	ldr	r2, [r2, #20]
 8004386:	0852      	lsrs	r2, r2, #1
 8004388:	3a01      	subs	r2, #1
 800438a:	0652      	lsls	r2, r2, #25
 800438c:	430a      	orrs	r2, r1
 800438e:	4916      	ldr	r1, [pc, #88]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004390:	4313      	orrs	r3, r2
 8004392:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004394:	4b14      	ldr	r3, [pc, #80]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a13      	ldr	r2, [pc, #76]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800439a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800439e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a0:	f7fe f88c 	bl	80024bc <HAL_GetTick>
 80043a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043a6:	e009      	b.n	80043bc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043a8:	f7fe f888 	bl	80024bc <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d902      	bls.n	80043bc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	73fb      	strb	r3, [r7, #15]
          break;
 80043ba:	e005      	b.n	80043c8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043bc:	4b0a      	ldr	r3, [pc, #40]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0ef      	beq.n	80043a8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80043ce:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d0:	691a      	ldr	r2, [r3, #16]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	4904      	ldr	r1, [pc, #16]	@ (80043e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40021000 	.word	0x40021000

080043ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043f6:	2300      	movs	r3, #0
 80043f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043fa:	4b6a      	ldr	r3, [pc, #424]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d018      	beq.n	8004438 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004406:	4b67      	ldr	r3, [pc, #412]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0203 	and.w	r2, r3, #3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d10d      	bne.n	8004432 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
       ||
 800441a:	2b00      	cmp	r3, #0
 800441c:	d009      	beq.n	8004432 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800441e:	4b61      	ldr	r3, [pc, #388]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	091b      	lsrs	r3, r3, #4
 8004424:	f003 0307 	and.w	r3, r3, #7
 8004428:	1c5a      	adds	r2, r3, #1
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
       ||
 800442e:	429a      	cmp	r2, r3
 8004430:	d047      	beq.n	80044c2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	73fb      	strb	r3, [r7, #15]
 8004436:	e044      	b.n	80044c2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2b03      	cmp	r3, #3
 800443e:	d018      	beq.n	8004472 <RCCEx_PLLSAI2_Config+0x86>
 8004440:	2b03      	cmp	r3, #3
 8004442:	d825      	bhi.n	8004490 <RCCEx_PLLSAI2_Config+0xa4>
 8004444:	2b01      	cmp	r3, #1
 8004446:	d002      	beq.n	800444e <RCCEx_PLLSAI2_Config+0x62>
 8004448:	2b02      	cmp	r3, #2
 800444a:	d009      	beq.n	8004460 <RCCEx_PLLSAI2_Config+0x74>
 800444c:	e020      	b.n	8004490 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800444e:	4b55      	ldr	r3, [pc, #340]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d11d      	bne.n	8004496 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800445e:	e01a      	b.n	8004496 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004460:	4b50      	ldr	r3, [pc, #320]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004468:	2b00      	cmp	r3, #0
 800446a:	d116      	bne.n	800449a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004470:	e013      	b.n	800449a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004472:	4b4c      	ldr	r3, [pc, #304]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10f      	bne.n	800449e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800447e:	4b49      	ldr	r3, [pc, #292]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d109      	bne.n	800449e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800448e:	e006      	b.n	800449e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	73fb      	strb	r3, [r7, #15]
      break;
 8004494:	e004      	b.n	80044a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004496:	bf00      	nop
 8004498:	e002      	b.n	80044a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800449a:	bf00      	nop
 800449c:	e000      	b.n	80044a0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800449e:	bf00      	nop
    }

    if(status == HAL_OK)
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10d      	bne.n	80044c2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044a6:	4b3f      	ldr	r3, [pc, #252]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6819      	ldr	r1, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	430b      	orrs	r3, r1
 80044bc:	4939      	ldr	r1, [pc, #228]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d167      	bne.n	8004598 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80044c8:	4b36      	ldr	r3, [pc, #216]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a35      	ldr	r2, [pc, #212]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d4:	f7fd fff2 	bl	80024bc <HAL_GetTick>
 80044d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80044da:	e009      	b.n	80044f0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044dc:	f7fd ffee 	bl	80024bc <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d902      	bls.n	80044f0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	73fb      	strb	r3, [r7, #15]
        break;
 80044ee:	e005      	b.n	80044fc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80044f0:	4b2c      	ldr	r3, [pc, #176]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1ef      	bne.n	80044dc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d14a      	bne.n	8004598 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d111      	bne.n	800452c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004508:	4b26      	ldr	r3, [pc, #152]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004510:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6892      	ldr	r2, [r2, #8]
 8004518:	0211      	lsls	r1, r2, #8
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	68d2      	ldr	r2, [r2, #12]
 800451e:	0912      	lsrs	r2, r2, #4
 8004520:	0452      	lsls	r2, r2, #17
 8004522:	430a      	orrs	r2, r1
 8004524:	491f      	ldr	r1, [pc, #124]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004526:	4313      	orrs	r3, r2
 8004528:	614b      	str	r3, [r1, #20]
 800452a:	e011      	b.n	8004550 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800452c:	4b1d      	ldr	r3, [pc, #116]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004534:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	6892      	ldr	r2, [r2, #8]
 800453c:	0211      	lsls	r1, r2, #8
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6912      	ldr	r2, [r2, #16]
 8004542:	0852      	lsrs	r2, r2, #1
 8004544:	3a01      	subs	r2, #1
 8004546:	0652      	lsls	r2, r2, #25
 8004548:	430a      	orrs	r2, r1
 800454a:	4916      	ldr	r1, [pc, #88]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800454c:	4313      	orrs	r3, r2
 800454e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004550:	4b14      	ldr	r3, [pc, #80]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a13      	ldr	r2, [pc, #76]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004556:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800455a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455c:	f7fd ffae 	bl	80024bc <HAL_GetTick>
 8004560:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004562:	e009      	b.n	8004578 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004564:	f7fd ffaa 	bl	80024bc <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b02      	cmp	r3, #2
 8004570:	d902      	bls.n	8004578 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	73fb      	strb	r3, [r7, #15]
          break;
 8004576:	e005      	b.n	8004584 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004578:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0ef      	beq.n	8004564 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d106      	bne.n	8004598 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800458a:	4b06      	ldr	r3, [pc, #24]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800458c:	695a      	ldr	r2, [r3, #20]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	4904      	ldr	r1, [pc, #16]	@ (80045a4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004594:	4313      	orrs	r3, r2
 8004596:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004598:	7bfb      	ldrb	r3, [r7, #15]
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	40021000 	.word	0x40021000

080045a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e095      	b.n	80046e6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d108      	bne.n	80045d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045ca:	d009      	beq.n	80045e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	61da      	str	r2, [r3, #28]
 80045d2:	e005      	b.n	80045e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d106      	bne.n	8004600 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7fd fbe4 	bl	8001dc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004616:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004620:	d902      	bls.n	8004628 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]
 8004626:	e002      	b.n	800462e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004628:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800462c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004636:	d007      	beq.n	8004648 <HAL_SPI_Init+0xa0>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004640:	d002      	beq.n	8004648 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004658:	431a      	orrs	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	431a      	orrs	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69db      	ldr	r3, [r3, #28]
 800467c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004680:	431a      	orrs	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800468a:	ea42 0103 	orr.w	r1, r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004692:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	0c1b      	lsrs	r3, r3, #16
 80046a4:	f003 0204 	and.w	r2, r3, #4
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ac:	f003 0310 	and.w	r3, r3, #16
 80046b0:	431a      	orrs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80046c4:	ea42 0103 	orr.w	r1, r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}

080046ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b088      	sub	sp, #32
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	60f8      	str	r0, [r7, #12]
 80046f6:	60b9      	str	r1, [r7, #8]
 80046f8:	603b      	str	r3, [r7, #0]
 80046fa:	4613      	mov	r3, r2
 80046fc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046fe:	f7fd fedd 	bl	80024bc <HAL_GetTick>
 8004702:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004704:	88fb      	ldrh	r3, [r7, #6]
 8004706:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b01      	cmp	r3, #1
 8004712:	d001      	beq.n	8004718 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004714:	2302      	movs	r3, #2
 8004716:	e15c      	b.n	80049d2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d002      	beq.n	8004724 <HAL_SPI_Transmit+0x36>
 800471e:	88fb      	ldrh	r3, [r7, #6]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e154      	b.n	80049d2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800472e:	2b01      	cmp	r3, #1
 8004730:	d101      	bne.n	8004736 <HAL_SPI_Transmit+0x48>
 8004732:	2302      	movs	r3, #2
 8004734:	e14d      	b.n	80049d2 <HAL_SPI_Transmit+0x2e4>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2203      	movs	r2, #3
 8004742:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	88fa      	ldrh	r2, [r7, #6]
 8004756:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	88fa      	ldrh	r2, [r7, #6]
 800475c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004788:	d10f      	bne.n	80047aa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004798:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047b4:	2b40      	cmp	r3, #64	@ 0x40
 80047b6:	d007      	beq.n	80047c8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047d0:	d952      	bls.n	8004878 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d002      	beq.n	80047e0 <HAL_SPI_Transmit+0xf2>
 80047da:	8b7b      	ldrh	r3, [r7, #26]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d145      	bne.n	800486c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e4:	881a      	ldrh	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f0:	1c9a      	adds	r2, r3, #2
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	3b01      	subs	r3, #1
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004804:	e032      	b.n	800486c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f003 0302 	and.w	r3, r3, #2
 8004810:	2b02      	cmp	r3, #2
 8004812:	d112      	bne.n	800483a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004818:	881a      	ldrh	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004824:	1c9a      	adds	r2, r3, #2
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800482e:	b29b      	uxth	r3, r3
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004838:	e018      	b.n	800486c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800483a:	f7fd fe3f 	bl	80024bc <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	683a      	ldr	r2, [r7, #0]
 8004846:	429a      	cmp	r2, r3
 8004848:	d803      	bhi.n	8004852 <HAL_SPI_Transmit+0x164>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004850:	d102      	bne.n	8004858 <HAL_SPI_Transmit+0x16a>
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d109      	bne.n	800486c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e0b2      	b.n	80049d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004870:	b29b      	uxth	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1c7      	bne.n	8004806 <HAL_SPI_Transmit+0x118>
 8004876:	e083      	b.n	8004980 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d002      	beq.n	8004886 <HAL_SPI_Transmit+0x198>
 8004880:	8b7b      	ldrh	r3, [r7, #26]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d177      	bne.n	8004976 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800488a:	b29b      	uxth	r3, r3
 800488c:	2b01      	cmp	r3, #1
 800488e:	d912      	bls.n	80048b6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004894:	881a      	ldrh	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a0:	1c9a      	adds	r2, r3, #2
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b02      	subs	r3, #2
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048b4:	e05f      	b.n	8004976 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	330c      	adds	r3, #12
 80048c0:	7812      	ldrb	r2, [r2, #0]
 80048c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c8:	1c5a      	adds	r2, r3, #1
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	3b01      	subs	r3, #1
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80048dc:	e04b      	b.n	8004976 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d12b      	bne.n	8004944 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d912      	bls.n	800491c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	881a      	ldrh	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004906:	1c9a      	adds	r2, r3, #2
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b02      	subs	r3, #2
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800491a:	e02c      	b.n	8004976 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	330c      	adds	r3, #12
 8004926:	7812      	ldrb	r2, [r2, #0]
 8004928:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	1c5a      	adds	r2, r3, #1
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004938:	b29b      	uxth	r3, r3
 800493a:	3b01      	subs	r3, #1
 800493c:	b29a      	uxth	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004942:	e018      	b.n	8004976 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004944:	f7fd fdba 	bl	80024bc <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d803      	bhi.n	800495c <HAL_SPI_Transmit+0x26e>
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495a:	d102      	bne.n	8004962 <HAL_SPI_Transmit+0x274>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d109      	bne.n	8004976 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e02d      	b.n	80049d2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800497a:	b29b      	uxth	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1ae      	bne.n	80048de <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004980:	69fa      	ldr	r2, [r7, #28]
 8004982:	6839      	ldr	r1, [r7, #0]
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 fbd3 	bl	8005130 <SPI_EndRxTxTransaction>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d002      	beq.n	8004996 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10a      	bne.n	80049b4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800499e:	2300      	movs	r3, #0
 80049a0:	617b      	str	r3, [r7, #20]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	617b      	str	r3, [r7, #20]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	617b      	str	r3, [r7, #20]
 80049b2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d001      	beq.n	80049d0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e000      	b.n	80049d2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80049d0:	2300      	movs	r3, #0
  }
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3720      	adds	r7, #32
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	4613      	mov	r3, r2
 80049e8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d001      	beq.n	80049fa <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80049f6:	2302      	movs	r3, #2
 80049f8:	e0d4      	b.n	8004ba4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d002      	beq.n	8004a06 <HAL_SPI_Transmit_DMA+0x2a>
 8004a00:	88fb      	ldrh	r3, [r7, #6]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e0cc      	b.n	8004ba4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <HAL_SPI_Transmit_DMA+0x3c>
 8004a14:	2302      	movs	r3, #2
 8004a16:	e0c5      	b.n	8004ba4 <HAL_SPI_Transmit_DMA+0x1c8>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2203      	movs	r2, #3
 8004a24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	88fa      	ldrh	r2, [r7, #6]
 8004a38:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	88fa      	ldrh	r2, [r7, #6]
 8004a3e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a6a:	d10f      	bne.n	8004a8c <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a7a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a8a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a90:	4a46      	ldr	r2, [pc, #280]	@ (8004bac <HAL_SPI_Transmit_DMA+0x1d0>)
 8004a92:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a98:	4a45      	ldr	r2, [pc, #276]	@ (8004bb0 <HAL_SPI_Transmit_DMA+0x1d4>)
 8004a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa0:	4a44      	ldr	r2, [pc, #272]	@ (8004bb4 <HAL_SPI_Transmit_DMA+0x1d8>)
 8004aa2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004aba:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ac4:	d82d      	bhi.n	8004b22 <HAL_SPI_Transmit_DMA+0x146>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ad0:	d127      	bne.n	8004b22 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10f      	bne.n	8004b00 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004aee:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	085b      	lsrs	r3, r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004afe:	e010      	b.n	8004b22 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b0e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	085b      	lsrs	r3, r3, #1
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	330c      	adds	r3, #12
 8004b32:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b38:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b3a:	f7fd fe95 	bl	8002868 <HAL_DMA_Start_IT>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00b      	beq.n	8004b5c <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b48:	f043 0210 	orr.w	r2, r3, #16
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e023      	b.n	8004ba4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b66:	2b40      	cmp	r3, #64	@ 0x40
 8004b68:	d007      	beq.n	8004b7a <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b78:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f042 0220 	orr.w	r2, r2, #32
 8004b90:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f042 0202 	orr.w	r2, r2, #2
 8004ba0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	08004e6f 	.word	0x08004e6f
 8004bb0:	08004dc9 	.word	0x08004dc9
 8004bb4:	08004e8b 	.word	0x08004e8b

08004bb8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b088      	sub	sp, #32
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10e      	bne.n	8004bf8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d009      	beq.n	8004bf8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d004      	beq.n	8004bf8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	4798      	blx	r3
    return;
 8004bf6:	e0ce      	b.n	8004d96 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d009      	beq.n	8004c16 <HAL_SPI_IRQHandler+0x5e>
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d004      	beq.n	8004c16 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	4798      	blx	r3
    return;
 8004c14:	e0bf      	b.n	8004d96 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	f003 0320 	and.w	r3, r3, #32
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10a      	bne.n	8004c36 <HAL_SPI_IRQHandler+0x7e>
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d105      	bne.n	8004c36 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 80b0 	beq.w	8004d96 <HAL_SPI_IRQHandler+0x1de>
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80aa 	beq.w	8004d96 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d023      	beq.n	8004c94 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	2b03      	cmp	r3, #3
 8004c56:	d011      	beq.n	8004c7c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c5c:	f043 0204 	orr.w	r2, r3, #4
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c64:	2300      	movs	r3, #0
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	617b      	str	r3, [r7, #20]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	617b      	str	r3, [r7, #20]
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	e00b      	b.n	8004c94 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	613b      	str	r3, [r7, #16]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	613b      	str	r3, [r7, #16]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	613b      	str	r3, [r7, #16]
 8004c90:	693b      	ldr	r3, [r7, #16]
        return;
 8004c92:	e080      	b.n	8004d96 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d014      	beq.n	8004cc8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca2:	f043 0201 	orr.w	r2, r3, #1
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004caa:	2300      	movs	r3, #0
 8004cac:	60fb      	str	r3, [r7, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cc4:	601a      	str	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00c      	beq.n	8004cec <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd6:	f043 0208 	orr.w	r2, r3, #8
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60bb      	str	r3, [r7, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	60bb      	str	r3, [r7, #8]
 8004cea:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d04f      	beq.n	8004d94 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d02:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d104      	bne.n	8004d20 <HAL_SPI_IRQHandler+0x168>
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	f003 0301 	and.w	r3, r3, #1
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d034      	beq.n	8004d8a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0203 	bic.w	r2, r2, #3
 8004d2e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d011      	beq.n	8004d5c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d3c:	4a17      	ldr	r2, [pc, #92]	@ (8004d9c <HAL_SPI_IRQHandler+0x1e4>)
 8004d3e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fd fe2d 	bl	80029a4 <HAL_DMA_Abort_IT>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d016      	beq.n	8004d92 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d68:	4a0c      	ldr	r2, [pc, #48]	@ (8004d9c <HAL_SPI_IRQHandler+0x1e4>)
 8004d6a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7fd fe17 	bl	80029a4 <HAL_DMA_Abort_IT>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d80:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8004d88:	e003      	b.n	8004d92 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f812 	bl	8004db4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004d90:	e000      	b.n	8004d94 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8004d92:	bf00      	nop
    return;
 8004d94:	bf00      	nop
  }
}
 8004d96:	3720      	adds	r7, #32
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	08004ecb 	.word	0x08004ecb

08004da0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dd6:	f7fd fb71 	bl	80024bc <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0320 	and.w	r3, r3, #32
 8004de6:	2b20      	cmp	r3, #32
 8004de8:	d03b      	beq.n	8004e62 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f022 0220 	bic.w	r2, r2, #32
 8004df8:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 0202 	bic.w	r2, r2, #2
 8004e08:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	2164      	movs	r1, #100	@ 0x64
 8004e0e:	6978      	ldr	r0, [r7, #20]
 8004e10:	f000 f98e 	bl	8005130 <SPI_EndRxTxTransaction>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d005      	beq.n	8004e26 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e1e:	f043 0220 	orr.w	r2, r3, #32
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10a      	bne.n	8004e44 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e2e:	2300      	movs	r3, #0
 8004e30:	60fb      	str	r3, [r7, #12]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	60fb      	str	r3, [r7, #12]
 8004e42:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	2200      	movs	r2, #0
 8004e48:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004e5a:	6978      	ldr	r0, [r7, #20]
 8004e5c:	f7ff ffaa 	bl	8004db4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004e60:	e002      	b.n	8004e68 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004e62:	6978      	ldr	r0, [r7, #20]
 8004e64:	f7fc fe6e 	bl	8001b44 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e68:	3718      	adds	r7, #24
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b084      	sub	sp, #16
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f7ff ff8f 	bl	8004da0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e82:	bf00      	nop
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b084      	sub	sp, #16
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f022 0203 	bic.w	r2, r2, #3
 8004ea6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eac:	f043 0210 	orr.w	r2, r3, #16
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f7ff ff79 	bl	8004db4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ec2:	bf00      	nop
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b084      	sub	sp, #16
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f7ff ff64 	bl	8004db4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b088      	sub	sp, #32
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	603b      	str	r3, [r7, #0]
 8004f00:	4613      	mov	r3, r2
 8004f02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f04:	f7fd fada 	bl	80024bc <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f0c:	1a9b      	subs	r3, r3, r2
 8004f0e:	683a      	ldr	r2, [r7, #0]
 8004f10:	4413      	add	r3, r2
 8004f12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f14:	f7fd fad2 	bl	80024bc <HAL_GetTick>
 8004f18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f1a:	4b39      	ldr	r3, [pc, #228]	@ (8005000 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	015b      	lsls	r3, r3, #5
 8004f20:	0d1b      	lsrs	r3, r3, #20
 8004f22:	69fa      	ldr	r2, [r7, #28]
 8004f24:	fb02 f303 	mul.w	r3, r2, r3
 8004f28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f2a:	e054      	b.n	8004fd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f32:	d050      	beq.n	8004fd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f34:	f7fd fac2 	bl	80024bc <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d902      	bls.n	8004f4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d13d      	bne.n	8004fc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f62:	d111      	bne.n	8004f88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f6c:	d004      	beq.n	8004f78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f76:	d107      	bne.n	8004f88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f90:	d10f      	bne.n	8004fb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e017      	b.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d101      	bne.n	8004fd0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	689a      	ldr	r2, [r3, #8]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	bf0c      	ite	eq
 8004fe6:	2301      	moveq	r3, #1
 8004fe8:	2300      	movne	r3, #0
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	461a      	mov	r2, r3
 8004fee:	79fb      	ldrb	r3, [r7, #7]
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d19b      	bne.n	8004f2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3720      	adds	r7, #32
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000200 	.word	0x20000200

08005004 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b08a      	sub	sp, #40	@ 0x28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
 8005010:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005012:	2300      	movs	r3, #0
 8005014:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005016:	f7fd fa51 	bl	80024bc <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501e:	1a9b      	subs	r3, r3, r2
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	4413      	add	r3, r2
 8005024:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005026:	f7fd fa49 	bl	80024bc <HAL_GetTick>
 800502a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	330c      	adds	r3, #12
 8005032:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005034:	4b3d      	ldr	r3, [pc, #244]	@ (800512c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	4613      	mov	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	00da      	lsls	r2, r3, #3
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	0d1b      	lsrs	r3, r3, #20
 8005044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005046:	fb02 f303 	mul.w	r3, r2, r3
 800504a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800504c:	e060      	b.n	8005110 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005054:	d107      	bne.n	8005066 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d104      	bne.n	8005066 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	b2db      	uxtb	r3, r3
 8005062:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005064:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800506c:	d050      	beq.n	8005110 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800506e:	f7fd fa25 	bl	80024bc <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800507a:	429a      	cmp	r2, r3
 800507c:	d902      	bls.n	8005084 <SPI_WaitFifoStateUntilTimeout+0x80>
 800507e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005080:	2b00      	cmp	r3, #0
 8005082:	d13d      	bne.n	8005100 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005092:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800509c:	d111      	bne.n	80050c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050a6:	d004      	beq.n	80050b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b0:	d107      	bne.n	80050c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050ca:	d10f      	bne.n	80050ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e010      	b.n	8005122 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005106:	2300      	movs	r3, #0
 8005108:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	3b01      	subs	r3, #1
 800510e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	689a      	ldr	r2, [r3, #8]
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	4013      	ands	r3, r2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	429a      	cmp	r2, r3
 800511e:	d196      	bne.n	800504e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3728      	adds	r7, #40	@ 0x28
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	20000200 	.word	0x20000200

08005130 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af02      	add	r7, sp, #8
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	9300      	str	r3, [sp, #0]
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2200      	movs	r2, #0
 8005144:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f7ff ff5b 	bl	8005004 <SPI_WaitFifoStateUntilTimeout>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005158:	f043 0220 	orr.w	r2, r3, #32
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e027      	b.n	80051b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2200      	movs	r2, #0
 800516c:	2180      	movs	r1, #128	@ 0x80
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f7ff fec0 	bl	8004ef4 <SPI_WaitFlagStateUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d007      	beq.n	800518a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800517e:	f043 0220 	orr.w	r2, r3, #32
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e014      	b.n	80051b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2200      	movs	r2, #0
 8005192:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f7ff ff34 	bl	8005004 <SPI_WaitFifoStateUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d007      	beq.n	80051b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051a6:	f043 0220 	orr.w	r2, r3, #32
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e000      	b.n	80051b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e040      	b.n	8005250 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d106      	bne.n	80051e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7fd f876 	bl	80022d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2224      	movs	r2, #36	@ 0x24
 80051e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0201 	bic.w	r2, r2, #1
 80051f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d002      	beq.n	8005208 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fea6 	bl	8005f54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fbeb 	bl	80059e4 <UART_SetConfig>
 800520e:	4603      	mov	r3, r0
 8005210:	2b01      	cmp	r3, #1
 8005212:	d101      	bne.n	8005218 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e01b      	b.n	8005250 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005226:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689a      	ldr	r2, [r3, #8]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005236:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0201 	orr.w	r2, r2, #1
 8005246:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 ff25 	bl	8006098 <UART_CheckIdleState>
 800524e:	4603      	mov	r3, r0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3708      	adds	r7, #8
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005258:	b480      	push	{r7}
 800525a:	b08b      	sub	sp, #44	@ 0x2c
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	4613      	mov	r3, r2
 8005264:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800526a:	2b20      	cmp	r3, #32
 800526c:	d147      	bne.n	80052fe <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <HAL_UART_Transmit_IT+0x22>
 8005274:	88fb      	ldrh	r3, [r7, #6]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e040      	b.n	8005300 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	88fa      	ldrh	r2, [r7, #6]
 8005288:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	88fa      	ldrh	r2, [r7, #6]
 8005290:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2200      	movs	r2, #0
 8005298:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2221      	movs	r2, #33	@ 0x21
 80052a6:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b0:	d107      	bne.n	80052c2 <HAL_UART_Transmit_IT+0x6a>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d103      	bne.n	80052c2 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	4a13      	ldr	r2, [pc, #76]	@ (800530c <HAL_UART_Transmit_IT+0xb4>)
 80052be:	66da      	str	r2, [r3, #108]	@ 0x6c
 80052c0:	e002      	b.n	80052c8 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	4a12      	ldr	r2, [pc, #72]	@ (8005310 <HAL_UART_Transmit_IT+0xb8>)
 80052c6:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	e853 3f00 	ldrex	r3, [r3]
 80052d4:	613b      	str	r3, [r7, #16]
   return(result);
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	461a      	mov	r2, r3
 80052e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e6:	623b      	str	r3, [r7, #32]
 80052e8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ea:	69f9      	ldr	r1, [r7, #28]
 80052ec:	6a3a      	ldr	r2, [r7, #32]
 80052ee:	e841 2300 	strex	r3, r2, [r1]
 80052f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1e6      	bne.n	80052c8 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	e000      	b.n	8005300 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80052fe:	2302      	movs	r3, #2
  }
}
 8005300:	4618      	mov	r0, r3
 8005302:	372c      	adds	r7, #44	@ 0x2c
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	080065fb 	.word	0x080065fb
 8005310:	08006545 	.word	0x08006545

08005314 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08a      	sub	sp, #40	@ 0x28
 8005318:	af00      	add	r7, sp, #0
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	4613      	mov	r3, r2
 8005320:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005328:	2b20      	cmp	r3, #32
 800532a:	d137      	bne.n	800539c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <HAL_UART_Receive_IT+0x24>
 8005332:	88fb      	ldrh	r3, [r7, #6]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e030      	b.n	800539e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a18      	ldr	r2, [pc, #96]	@ (80053a8 <HAL_UART_Receive_IT+0x94>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d01f      	beq.n	800538c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d018      	beq.n	800538c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	e853 3f00 	ldrex	r3, [r3]
 8005366:	613b      	str	r3, [r7, #16]
   return(result);
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800536e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	461a      	mov	r2, r3
 8005376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005378:	623b      	str	r3, [r7, #32]
 800537a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537c:	69f9      	ldr	r1, [r7, #28]
 800537e:	6a3a      	ldr	r2, [r7, #32]
 8005380:	e841 2300 	strex	r3, r2, [r1]
 8005384:	61bb      	str	r3, [r7, #24]
   return(result);
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d1e6      	bne.n	800535a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800538c:	88fb      	ldrh	r3, [r7, #6]
 800538e:	461a      	mov	r2, r3
 8005390:	68b9      	ldr	r1, [r7, #8]
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 ff96 	bl	80062c4 <UART_Start_Receive_IT>
 8005398:	4603      	mov	r3, r0
 800539a:	e000      	b.n	800539e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800539c:	2302      	movs	r3, #2
  }
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3728      	adds	r7, #40	@ 0x28
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	40008000 	.word	0x40008000

080053ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b0ba      	sub	sp, #232	@ 0xe8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053da:	4013      	ands	r3, r2
 80053dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80053e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d115      	bne.n	8005414 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ec:	f003 0320 	and.w	r3, r3, #32
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00f      	beq.n	8005414 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f8:	f003 0320 	and.w	r3, r3, #32
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d009      	beq.n	8005414 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 82ca 	beq.w	800599e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	4798      	blx	r3
      }
      return;
 8005412:	e2c4      	b.n	800599e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 8117 	beq.w	800564c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800541e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d106      	bne.n	8005438 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800542a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800542e:	4b85      	ldr	r3, [pc, #532]	@ (8005644 <HAL_UART_IRQHandler+0x298>)
 8005430:	4013      	ands	r3, r2
 8005432:	2b00      	cmp	r3, #0
 8005434:	f000 810a 	beq.w	800564c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d011      	beq.n	8005468 <HAL_UART_IRQHandler+0xbc>
 8005444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00b      	beq.n	8005468 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2201      	movs	r2, #1
 8005456:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800545e:	f043 0201 	orr.w	r2, r3, #1
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b00      	cmp	r3, #0
 8005472:	d011      	beq.n	8005498 <HAL_UART_IRQHandler+0xec>
 8005474:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005478:	f003 0301 	and.w	r3, r3, #1
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00b      	beq.n	8005498 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2202      	movs	r2, #2
 8005486:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800548e:	f043 0204 	orr.w	r2, r3, #4
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d011      	beq.n	80054c8 <HAL_UART_IRQHandler+0x11c>
 80054a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00b      	beq.n	80054c8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2204      	movs	r2, #4
 80054b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054be:	f043 0202 	orr.w	r2, r3, #2
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054cc:	f003 0308 	and.w	r3, r3, #8
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d017      	beq.n	8005504 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d8:	f003 0320 	and.w	r3, r3, #32
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d105      	bne.n	80054ec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00b      	beq.n	8005504 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	2208      	movs	r2, #8
 80054f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054fa:	f043 0208 	orr.w	r2, r3, #8
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800550c:	2b00      	cmp	r3, #0
 800550e:	d012      	beq.n	8005536 <HAL_UART_IRQHandler+0x18a>
 8005510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005514:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00c      	beq.n	8005536 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005524:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800552c:	f043 0220 	orr.w	r2, r3, #32
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800553c:	2b00      	cmp	r3, #0
 800553e:	f000 8230 	beq.w	80059a2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005546:	f003 0320 	and.w	r3, r3, #32
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00d      	beq.n	800556a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800554e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	2b00      	cmp	r3, #0
 8005558:	d007      	beq.n	800556a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005570:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557e:	2b40      	cmp	r3, #64	@ 0x40
 8005580:	d005      	beq.n	800558e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005582:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005586:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800558a:	2b00      	cmp	r3, #0
 800558c:	d04f      	beq.n	800562e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 ff5e 	bl	8006450 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559e:	2b40      	cmp	r3, #64	@ 0x40
 80055a0:	d141      	bne.n	8005626 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	3308      	adds	r3, #8
 80055a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055b0:	e853 3f00 	ldrex	r3, [r3]
 80055b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	3308      	adds	r3, #8
 80055ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055de:	e841 2300 	strex	r3, r2, [r1]
 80055e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1d9      	bne.n	80055a2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d013      	beq.n	800561e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055fa:	4a13      	ldr	r2, [pc, #76]	@ (8005648 <HAL_UART_IRQHandler+0x29c>)
 80055fc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005602:	4618      	mov	r0, r3
 8005604:	f7fd f9ce 	bl	80029a4 <HAL_DMA_Abort_IT>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d017      	beq.n	800563e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005618:	4610      	mov	r0, r2
 800561a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800561c:	e00f      	b.n	800563e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f9ca 	bl	80059b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005624:	e00b      	b.n	800563e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f000 f9c6 	bl	80059b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562c:	e007      	b.n	800563e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f9c2 	bl	80059b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800563c:	e1b1      	b.n	80059a2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800563e:	bf00      	nop
    return;
 8005640:	e1af      	b.n	80059a2 <HAL_UART_IRQHandler+0x5f6>
 8005642:	bf00      	nop
 8005644:	04000120 	.word	0x04000120
 8005648:	08006519 	.word	0x08006519

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005650:	2b01      	cmp	r3, #1
 8005652:	f040 816a 	bne.w	800592a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800565a:	f003 0310 	and.w	r3, r3, #16
 800565e:	2b00      	cmp	r3, #0
 8005660:	f000 8163 	beq.w	800592a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005668:	f003 0310 	and.w	r3, r3, #16
 800566c:	2b00      	cmp	r3, #0
 800566e:	f000 815c 	beq.w	800592a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2210      	movs	r2, #16
 8005678:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005684:	2b40      	cmp	r3, #64	@ 0x40
 8005686:	f040 80d4 	bne.w	8005832 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005696:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800569a:	2b00      	cmp	r3, #0
 800569c:	f000 80ad 	beq.w	80057fa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056aa:	429a      	cmp	r2, r3
 80056ac:	f080 80a5 	bcs.w	80057fa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0320 	and.w	r3, r3, #32
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f040 8086 	bne.w	80057d8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	461a      	mov	r2, r3
 80056f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80056f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005702:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005706:	e841 2300 	strex	r3, r2, [r1]
 800570a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800570e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1da      	bne.n	80056cc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3308      	adds	r3, #8
 800571c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005728:	f023 0301 	bic.w	r3, r3, #1
 800572c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3308      	adds	r3, #8
 8005736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800573a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800573e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005740:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005742:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800574c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e1      	bne.n	8005716 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3308      	adds	r3, #8
 8005758:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005768:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3308      	adds	r3, #8
 8005772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005776:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005778:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800577c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005784:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1e3      	bne.n	8005752 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800579e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057a0:	e853 3f00 	ldrex	r3, [r3]
 80057a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057a8:	f023 0310 	bic.w	r3, r3, #16
 80057ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	461a      	mov	r2, r3
 80057b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057c2:	e841 2300 	strex	r3, r2, [r1]
 80057c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e4      	bne.n	8005798 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fd f8a8 	bl	8002928 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2202      	movs	r2, #2
 80057dc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	4619      	mov	r1, r3
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f8ea 	bl	80059cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057f8:	e0d5      	b.n	80059a6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005800:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005804:	429a      	cmp	r2, r3
 8005806:	f040 80ce 	bne.w	80059a6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0320 	and.w	r3, r3, #32
 8005816:	2b20      	cmp	r3, #32
 8005818:	f040 80c5 	bne.w	80059a6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2202      	movs	r2, #2
 8005820:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005828:	4619      	mov	r1, r3
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f8ce 	bl	80059cc <HAL_UARTEx_RxEventCallback>
      return;
 8005830:	e0b9      	b.n	80059a6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800583e:	b29b      	uxth	r3, r3
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800584c:	b29b      	uxth	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	f000 80ab 	beq.w	80059aa <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005854:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 80a6 	beq.w	80059aa <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800586c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800586e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005872:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	461a      	mov	r2, r3
 800587c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005880:	647b      	str	r3, [r7, #68]	@ 0x44
 8005882:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005886:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005888:	e841 2300 	strex	r3, r2, [r1]
 800588c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800588e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1e4      	bne.n	800585e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	3308      	adds	r3, #8
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	623b      	str	r3, [r7, #32]
   return(result);
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	f023 0301 	bic.w	r3, r3, #1
 80058aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	3308      	adds	r3, #8
 80058b4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80058b8:	633a      	str	r2, [r7, #48]	@ 0x30
 80058ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e3      	bne.n	8005894 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	e853 3f00 	ldrex	r3, [r3]
 80058ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f023 0310 	bic.w	r3, r3, #16
 80058f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	461a      	mov	r2, r3
 80058fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005902:	61fb      	str	r3, [r7, #28]
 8005904:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005906:	69b9      	ldr	r1, [r7, #24]
 8005908:	69fa      	ldr	r2, [r7, #28]
 800590a:	e841 2300 	strex	r3, r2, [r1]
 800590e:	617b      	str	r3, [r7, #20]
   return(result);
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1e4      	bne.n	80058e0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2202      	movs	r2, #2
 800591a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800591c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005920:	4619      	mov	r1, r3
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f852 	bl	80059cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005928:	e03f      	b.n	80059aa <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800592a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800592e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00e      	beq.n	8005954 <HAL_UART_IRQHandler+0x5a8>
 8005936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800593a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d008      	beq.n	8005954 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800594a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f001 f89b 	bl	8006a88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005952:	e02d      	b.n	80059b0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00e      	beq.n	800597e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005968:	2b00      	cmp	r3, #0
 800596a:	d008      	beq.n	800597e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01c      	beq.n	80059ae <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	4798      	blx	r3
    }
    return;
 800597c:	e017      	b.n	80059ae <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800597e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005986:	2b00      	cmp	r3, #0
 8005988:	d012      	beq.n	80059b0 <HAL_UART_IRQHandler+0x604>
 800598a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800598e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00c      	beq.n	80059b0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fe8f 	bl	80066ba <UART_EndTransmit_IT>
    return;
 800599c:	e008      	b.n	80059b0 <HAL_UART_IRQHandler+0x604>
      return;
 800599e:	bf00      	nop
 80059a0:	e006      	b.n	80059b0 <HAL_UART_IRQHandler+0x604>
    return;
 80059a2:	bf00      	nop
 80059a4:	e004      	b.n	80059b0 <HAL_UART_IRQHandler+0x604>
      return;
 80059a6:	bf00      	nop
 80059a8:	e002      	b.n	80059b0 <HAL_UART_IRQHandler+0x604>
      return;
 80059aa:	bf00      	nop
 80059ac:	e000      	b.n	80059b0 <HAL_UART_IRQHandler+0x604>
    return;
 80059ae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80059b0:	37e8      	adds	r7, #232	@ 0xe8
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop

080059b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	460b      	mov	r3, r1
 80059d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059e8:	b08a      	sub	sp, #40	@ 0x28
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059ee:	2300      	movs	r3, #0
 80059f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	689a      	ldr	r2, [r3, #8]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	431a      	orrs	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	431a      	orrs	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	4ba4      	ldr	r3, [pc, #656]	@ (8005ca4 <UART_SetConfig+0x2c0>)
 8005a14:	4013      	ands	r3, r2
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a1c:	430b      	orrs	r3, r1
 8005a1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a99      	ldr	r2, [pc, #612]	@ (8005ca8 <UART_SetConfig+0x2c4>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d004      	beq.n	8005a50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a60:	430a      	orrs	r2, r1
 8005a62:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a90      	ldr	r2, [pc, #576]	@ (8005cac <UART_SetConfig+0x2c8>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d126      	bne.n	8005abc <UART_SetConfig+0xd8>
 8005a6e:	4b90      	ldr	r3, [pc, #576]	@ (8005cb0 <UART_SetConfig+0x2cc>)
 8005a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a74:	f003 0303 	and.w	r3, r3, #3
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d81b      	bhi.n	8005ab4 <UART_SetConfig+0xd0>
 8005a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a84 <UART_SetConfig+0xa0>)
 8005a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a82:	bf00      	nop
 8005a84:	08005a95 	.word	0x08005a95
 8005a88:	08005aa5 	.word	0x08005aa5
 8005a8c:	08005a9d 	.word	0x08005a9d
 8005a90:	08005aad 	.word	0x08005aad
 8005a94:	2301      	movs	r3, #1
 8005a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9a:	e116      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005a9c:	2302      	movs	r3, #2
 8005a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa2:	e112      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005aa4:	2304      	movs	r3, #4
 8005aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aaa:	e10e      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005aac:	2308      	movs	r3, #8
 8005aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab2:	e10a      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005ab4:	2310      	movs	r3, #16
 8005ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aba:	e106      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a7c      	ldr	r2, [pc, #496]	@ (8005cb4 <UART_SetConfig+0x2d0>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d138      	bne.n	8005b38 <UART_SetConfig+0x154>
 8005ac6:	4b7a      	ldr	r3, [pc, #488]	@ (8005cb0 <UART_SetConfig+0x2cc>)
 8005ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005acc:	f003 030c 	and.w	r3, r3, #12
 8005ad0:	2b0c      	cmp	r3, #12
 8005ad2:	d82d      	bhi.n	8005b30 <UART_SetConfig+0x14c>
 8005ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8005adc <UART_SetConfig+0xf8>)
 8005ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ada:	bf00      	nop
 8005adc:	08005b11 	.word	0x08005b11
 8005ae0:	08005b31 	.word	0x08005b31
 8005ae4:	08005b31 	.word	0x08005b31
 8005ae8:	08005b31 	.word	0x08005b31
 8005aec:	08005b21 	.word	0x08005b21
 8005af0:	08005b31 	.word	0x08005b31
 8005af4:	08005b31 	.word	0x08005b31
 8005af8:	08005b31 	.word	0x08005b31
 8005afc:	08005b19 	.word	0x08005b19
 8005b00:	08005b31 	.word	0x08005b31
 8005b04:	08005b31 	.word	0x08005b31
 8005b08:	08005b31 	.word	0x08005b31
 8005b0c:	08005b29 	.word	0x08005b29
 8005b10:	2300      	movs	r3, #0
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b16:	e0d8      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b18:	2302      	movs	r3, #2
 8005b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b1e:	e0d4      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b20:	2304      	movs	r3, #4
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b26:	e0d0      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b28:	2308      	movs	r3, #8
 8005b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2e:	e0cc      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b30:	2310      	movs	r3, #16
 8005b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b36:	e0c8      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a5e      	ldr	r2, [pc, #376]	@ (8005cb8 <UART_SetConfig+0x2d4>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d125      	bne.n	8005b8e <UART_SetConfig+0x1aa>
 8005b42:	4b5b      	ldr	r3, [pc, #364]	@ (8005cb0 <UART_SetConfig+0x2cc>)
 8005b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b48:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b4c:	2b30      	cmp	r3, #48	@ 0x30
 8005b4e:	d016      	beq.n	8005b7e <UART_SetConfig+0x19a>
 8005b50:	2b30      	cmp	r3, #48	@ 0x30
 8005b52:	d818      	bhi.n	8005b86 <UART_SetConfig+0x1a2>
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	d00a      	beq.n	8005b6e <UART_SetConfig+0x18a>
 8005b58:	2b20      	cmp	r3, #32
 8005b5a:	d814      	bhi.n	8005b86 <UART_SetConfig+0x1a2>
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <UART_SetConfig+0x182>
 8005b60:	2b10      	cmp	r3, #16
 8005b62:	d008      	beq.n	8005b76 <UART_SetConfig+0x192>
 8005b64:	e00f      	b.n	8005b86 <UART_SetConfig+0x1a2>
 8005b66:	2300      	movs	r3, #0
 8005b68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b6c:	e0ad      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b6e:	2302      	movs	r3, #2
 8005b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b74:	e0a9      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b76:	2304      	movs	r3, #4
 8005b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b7c:	e0a5      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b7e:	2308      	movs	r3, #8
 8005b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b84:	e0a1      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b86:	2310      	movs	r3, #16
 8005b88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b8c:	e09d      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a4a      	ldr	r2, [pc, #296]	@ (8005cbc <UART_SetConfig+0x2d8>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d125      	bne.n	8005be4 <UART_SetConfig+0x200>
 8005b98:	4b45      	ldr	r3, [pc, #276]	@ (8005cb0 <UART_SetConfig+0x2cc>)
 8005b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ba2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ba4:	d016      	beq.n	8005bd4 <UART_SetConfig+0x1f0>
 8005ba6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ba8:	d818      	bhi.n	8005bdc <UART_SetConfig+0x1f8>
 8005baa:	2b80      	cmp	r3, #128	@ 0x80
 8005bac:	d00a      	beq.n	8005bc4 <UART_SetConfig+0x1e0>
 8005bae:	2b80      	cmp	r3, #128	@ 0x80
 8005bb0:	d814      	bhi.n	8005bdc <UART_SetConfig+0x1f8>
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <UART_SetConfig+0x1d8>
 8005bb6:	2b40      	cmp	r3, #64	@ 0x40
 8005bb8:	d008      	beq.n	8005bcc <UART_SetConfig+0x1e8>
 8005bba:	e00f      	b.n	8005bdc <UART_SetConfig+0x1f8>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bc2:	e082      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bca:	e07e      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005bcc:	2304      	movs	r3, #4
 8005bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bd2:	e07a      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005bd4:	2308      	movs	r3, #8
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bda:	e076      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005bdc:	2310      	movs	r3, #16
 8005bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005be2:	e072      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a35      	ldr	r2, [pc, #212]	@ (8005cc0 <UART_SetConfig+0x2dc>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d12a      	bne.n	8005c44 <UART_SetConfig+0x260>
 8005bee:	4b30      	ldr	r3, [pc, #192]	@ (8005cb0 <UART_SetConfig+0x2cc>)
 8005bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bfc:	d01a      	beq.n	8005c34 <UART_SetConfig+0x250>
 8005bfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c02:	d81b      	bhi.n	8005c3c <UART_SetConfig+0x258>
 8005c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c08:	d00c      	beq.n	8005c24 <UART_SetConfig+0x240>
 8005c0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c0e:	d815      	bhi.n	8005c3c <UART_SetConfig+0x258>
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d003      	beq.n	8005c1c <UART_SetConfig+0x238>
 8005c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c18:	d008      	beq.n	8005c2c <UART_SetConfig+0x248>
 8005c1a:	e00f      	b.n	8005c3c <UART_SetConfig+0x258>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c22:	e052      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c24:	2302      	movs	r3, #2
 8005c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c2a:	e04e      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c2c:	2304      	movs	r3, #4
 8005c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c32:	e04a      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c34:	2308      	movs	r3, #8
 8005c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c3a:	e046      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c3c:	2310      	movs	r3, #16
 8005c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c42:	e042      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a17      	ldr	r2, [pc, #92]	@ (8005ca8 <UART_SetConfig+0x2c4>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d13a      	bne.n	8005cc4 <UART_SetConfig+0x2e0>
 8005c4e:	4b18      	ldr	r3, [pc, #96]	@ (8005cb0 <UART_SetConfig+0x2cc>)
 8005c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c5c:	d01a      	beq.n	8005c94 <UART_SetConfig+0x2b0>
 8005c5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c62:	d81b      	bhi.n	8005c9c <UART_SetConfig+0x2b8>
 8005c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c68:	d00c      	beq.n	8005c84 <UART_SetConfig+0x2a0>
 8005c6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c6e:	d815      	bhi.n	8005c9c <UART_SetConfig+0x2b8>
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d003      	beq.n	8005c7c <UART_SetConfig+0x298>
 8005c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c78:	d008      	beq.n	8005c8c <UART_SetConfig+0x2a8>
 8005c7a:	e00f      	b.n	8005c9c <UART_SetConfig+0x2b8>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c82:	e022      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c84:	2302      	movs	r3, #2
 8005c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c8a:	e01e      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c8c:	2304      	movs	r3, #4
 8005c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c92:	e01a      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c94:	2308      	movs	r3, #8
 8005c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9a:	e016      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ca2:	e012      	b.n	8005cca <UART_SetConfig+0x2e6>
 8005ca4:	efff69f3 	.word	0xefff69f3
 8005ca8:	40008000 	.word	0x40008000
 8005cac:	40013800 	.word	0x40013800
 8005cb0:	40021000 	.word	0x40021000
 8005cb4:	40004400 	.word	0x40004400
 8005cb8:	40004800 	.word	0x40004800
 8005cbc:	40004c00 	.word	0x40004c00
 8005cc0:	40005000 	.word	0x40005000
 8005cc4:	2310      	movs	r3, #16
 8005cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a9f      	ldr	r2, [pc, #636]	@ (8005f4c <UART_SetConfig+0x568>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d17a      	bne.n	8005dca <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005cd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d824      	bhi.n	8005d26 <UART_SetConfig+0x342>
 8005cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce4 <UART_SetConfig+0x300>)
 8005cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce2:	bf00      	nop
 8005ce4:	08005d09 	.word	0x08005d09
 8005ce8:	08005d27 	.word	0x08005d27
 8005cec:	08005d11 	.word	0x08005d11
 8005cf0:	08005d27 	.word	0x08005d27
 8005cf4:	08005d17 	.word	0x08005d17
 8005cf8:	08005d27 	.word	0x08005d27
 8005cfc:	08005d27 	.word	0x08005d27
 8005d00:	08005d27 	.word	0x08005d27
 8005d04:	08005d1f 	.word	0x08005d1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d08:	f7fd ff06 	bl	8003b18 <HAL_RCC_GetPCLK1Freq>
 8005d0c:	61f8      	str	r0, [r7, #28]
        break;
 8005d0e:	e010      	b.n	8005d32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d10:	4b8f      	ldr	r3, [pc, #572]	@ (8005f50 <UART_SetConfig+0x56c>)
 8005d12:	61fb      	str	r3, [r7, #28]
        break;
 8005d14:	e00d      	b.n	8005d32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d16:	f7fd fe67 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8005d1a:	61f8      	str	r0, [r7, #28]
        break;
 8005d1c:	e009      	b.n	8005d32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d22:	61fb      	str	r3, [r7, #28]
        break;
 8005d24:	e005      	b.n	8005d32 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 80fb 	beq.w	8005f30 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	005b      	lsls	r3, r3, #1
 8005d42:	4413      	add	r3, r2
 8005d44:	69fa      	ldr	r2, [r7, #28]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d305      	bcc.n	8005d56 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d903      	bls.n	8005d5e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d5c:	e0e8      	b.n	8005f30 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	2200      	movs	r2, #0
 8005d62:	461c      	mov	r4, r3
 8005d64:	4615      	mov	r5, r2
 8005d66:	f04f 0200 	mov.w	r2, #0
 8005d6a:	f04f 0300 	mov.w	r3, #0
 8005d6e:	022b      	lsls	r3, r5, #8
 8005d70:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d74:	0222      	lsls	r2, r4, #8
 8005d76:	68f9      	ldr	r1, [r7, #12]
 8005d78:	6849      	ldr	r1, [r1, #4]
 8005d7a:	0849      	lsrs	r1, r1, #1
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	4688      	mov	r8, r1
 8005d80:	4681      	mov	r9, r0
 8005d82:	eb12 0a08 	adds.w	sl, r2, r8
 8005d86:	eb43 0b09 	adc.w	fp, r3, r9
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	603b      	str	r3, [r7, #0]
 8005d92:	607a      	str	r2, [r7, #4]
 8005d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d98:	4650      	mov	r0, sl
 8005d9a:	4659      	mov	r1, fp
 8005d9c:	f7fa fa70 	bl	8000280 <__aeabi_uldivmod>
 8005da0:	4602      	mov	r2, r0
 8005da2:	460b      	mov	r3, r1
 8005da4:	4613      	mov	r3, r2
 8005da6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dae:	d308      	bcc.n	8005dc2 <UART_SetConfig+0x3de>
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005db6:	d204      	bcs.n	8005dc2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	60da      	str	r2, [r3, #12]
 8005dc0:	e0b6      	b.n	8005f30 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005dc8:	e0b2      	b.n	8005f30 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dd2:	d15e      	bne.n	8005e92 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005dd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d828      	bhi.n	8005e2e <UART_SetConfig+0x44a>
 8005ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8005de4 <UART_SetConfig+0x400>)
 8005dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de2:	bf00      	nop
 8005de4:	08005e09 	.word	0x08005e09
 8005de8:	08005e11 	.word	0x08005e11
 8005dec:	08005e19 	.word	0x08005e19
 8005df0:	08005e2f 	.word	0x08005e2f
 8005df4:	08005e1f 	.word	0x08005e1f
 8005df8:	08005e2f 	.word	0x08005e2f
 8005dfc:	08005e2f 	.word	0x08005e2f
 8005e00:	08005e2f 	.word	0x08005e2f
 8005e04:	08005e27 	.word	0x08005e27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e08:	f7fd fe86 	bl	8003b18 <HAL_RCC_GetPCLK1Freq>
 8005e0c:	61f8      	str	r0, [r7, #28]
        break;
 8005e0e:	e014      	b.n	8005e3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e10:	f7fd fe98 	bl	8003b44 <HAL_RCC_GetPCLK2Freq>
 8005e14:	61f8      	str	r0, [r7, #28]
        break;
 8005e16:	e010      	b.n	8005e3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e18:	4b4d      	ldr	r3, [pc, #308]	@ (8005f50 <UART_SetConfig+0x56c>)
 8005e1a:	61fb      	str	r3, [r7, #28]
        break;
 8005e1c:	e00d      	b.n	8005e3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e1e:	f7fd fde3 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8005e22:	61f8      	str	r0, [r7, #28]
        break;
 8005e24:	e009      	b.n	8005e3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e2a:	61fb      	str	r3, [r7, #28]
        break;
 8005e2c:	e005      	b.n	8005e3a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d077      	beq.n	8005f30 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	005a      	lsls	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	085b      	lsrs	r3, r3, #1
 8005e4a:	441a      	add	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e54:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	2b0f      	cmp	r3, #15
 8005e5a:	d916      	bls.n	8005e8a <UART_SetConfig+0x4a6>
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e62:	d212      	bcs.n	8005e8a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e64:	69bb      	ldr	r3, [r7, #24]
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	f023 030f 	bic.w	r3, r3, #15
 8005e6c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	085b      	lsrs	r3, r3, #1
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	f003 0307 	and.w	r3, r3, #7
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	8afb      	ldrh	r3, [r7, #22]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	8afa      	ldrh	r2, [r7, #22]
 8005e86:	60da      	str	r2, [r3, #12]
 8005e88:	e052      	b.n	8005f30 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e90:	e04e      	b.n	8005f30 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005e96:	2b08      	cmp	r3, #8
 8005e98:	d827      	bhi.n	8005eea <UART_SetConfig+0x506>
 8005e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea0 <UART_SetConfig+0x4bc>)
 8005e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea0:	08005ec5 	.word	0x08005ec5
 8005ea4:	08005ecd 	.word	0x08005ecd
 8005ea8:	08005ed5 	.word	0x08005ed5
 8005eac:	08005eeb 	.word	0x08005eeb
 8005eb0:	08005edb 	.word	0x08005edb
 8005eb4:	08005eeb 	.word	0x08005eeb
 8005eb8:	08005eeb 	.word	0x08005eeb
 8005ebc:	08005eeb 	.word	0x08005eeb
 8005ec0:	08005ee3 	.word	0x08005ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ec4:	f7fd fe28 	bl	8003b18 <HAL_RCC_GetPCLK1Freq>
 8005ec8:	61f8      	str	r0, [r7, #28]
        break;
 8005eca:	e014      	b.n	8005ef6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ecc:	f7fd fe3a 	bl	8003b44 <HAL_RCC_GetPCLK2Freq>
 8005ed0:	61f8      	str	r0, [r7, #28]
        break;
 8005ed2:	e010      	b.n	8005ef6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8005f50 <UART_SetConfig+0x56c>)
 8005ed6:	61fb      	str	r3, [r7, #28]
        break;
 8005ed8:	e00d      	b.n	8005ef6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eda:	f7fd fd85 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 8005ede:	61f8      	str	r0, [r7, #28]
        break;
 8005ee0:	e009      	b.n	8005ef6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ee6:	61fb      	str	r3, [r7, #28]
        break;
 8005ee8:	e005      	b.n	8005ef6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005eea:	2300      	movs	r3, #0
 8005eec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005ef4:	bf00      	nop
    }

    if (pclk != 0U)
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d019      	beq.n	8005f30 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	085a      	lsrs	r2, r3, #1
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	441a      	add	r2, r3
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	2b0f      	cmp	r3, #15
 8005f14:	d909      	bls.n	8005f2a <UART_SetConfig+0x546>
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f1c:	d205      	bcs.n	8005f2a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	60da      	str	r2, [r3, #12]
 8005f28:	e002      	b.n	8005f30 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2200      	movs	r2, #0
 8005f34:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f3c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3728      	adds	r7, #40	@ 0x28
 8005f44:	46bd      	mov	sp, r7
 8005f46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f4a:	bf00      	nop
 8005f4c:	40008000 	.word	0x40008000
 8005f50:	00f42400 	.word	0x00f42400

08005f54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f60:	f003 0308 	and.w	r3, r3, #8
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d00a      	beq.n	8005f7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00a      	beq.n	8005fa0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa4:	f003 0302 	and.w	r3, r3, #2
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00a      	beq.n	8005fc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc6:	f003 0304 	and.w	r3, r3, #4
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00a      	beq.n	8005fe4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	430a      	orrs	r2, r1
 8005fe2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe8:	f003 0310 	and.w	r3, r3, #16
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00a      	beq.n	8006006 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600a:	f003 0320 	and.w	r3, r3, #32
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00a      	beq.n	8006028 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006030:	2b00      	cmp	r3, #0
 8006032:	d01a      	beq.n	800606a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800604e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006052:	d10a      	bne.n	800606a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	430a      	orrs	r2, r1
 8006068:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00a      	beq.n	800608c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	430a      	orrs	r2, r1
 800608a:	605a      	str	r2, [r3, #4]
  }
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b098      	sub	sp, #96	@ 0x60
 800609c:	af02      	add	r7, sp, #8
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060a8:	f7fc fa08 	bl	80024bc <HAL_GetTick>
 80060ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 0308 	and.w	r3, r3, #8
 80060b8:	2b08      	cmp	r3, #8
 80060ba:	d12e      	bne.n	800611a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060c0:	9300      	str	r3, [sp, #0]
 80060c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060c4:	2200      	movs	r2, #0
 80060c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 f88c 	bl	80061e8 <UART_WaitOnFlagUntilTimeout>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d021      	beq.n	800611a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060de:	e853 3f00 	ldrex	r3, [r3]
 80060e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	461a      	mov	r2, r3
 80060f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060fc:	e841 2300 	strex	r3, r2, [r1]
 8006100:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1e6      	bne.n	80060d6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2220      	movs	r2, #32
 800610c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e062      	b.n	80061e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b04      	cmp	r3, #4
 8006126:	d149      	bne.n	80061bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006128:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006130:	2200      	movs	r2, #0
 8006132:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f856 	bl	80061e8 <UART_WaitOnFlagUntilTimeout>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d03c      	beq.n	80061bc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614a:	e853 3f00 	ldrex	r3, [r3]
 800614e:	623b      	str	r3, [r7, #32]
   return(result);
 8006150:	6a3b      	ldr	r3, [r7, #32]
 8006152:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	461a      	mov	r2, r3
 800615e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006160:	633b      	str	r3, [r7, #48]	@ 0x30
 8006162:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800616e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e6      	bne.n	8006142 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3308      	adds	r3, #8
 800617a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	e853 3f00 	ldrex	r3, [r3]
 8006182:	60fb      	str	r3, [r7, #12]
   return(result);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 0301 	bic.w	r3, r3, #1
 800618a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3308      	adds	r3, #8
 8006192:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006194:	61fa      	str	r2, [r7, #28]
 8006196:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006198:	69b9      	ldr	r1, [r7, #24]
 800619a:	69fa      	ldr	r2, [r7, #28]
 800619c:	e841 2300 	strex	r3, r2, [r1]
 80061a0:	617b      	str	r3, [r7, #20]
   return(result);
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1e5      	bne.n	8006174 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2220      	movs	r2, #32
 80061ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e011      	b.n	80061e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2220      	movs	r2, #32
 80061c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2220      	movs	r2, #32
 80061c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3758      	adds	r7, #88	@ 0x58
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	603b      	str	r3, [r7, #0]
 80061f4:	4613      	mov	r3, r2
 80061f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061f8:	e04f      	b.n	800629a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006200:	d04b      	beq.n	800629a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006202:	f7fc f95b 	bl	80024bc <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	429a      	cmp	r2, r3
 8006210:	d302      	bcc.n	8006218 <UART_WaitOnFlagUntilTimeout+0x30>
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e04e      	b.n	80062ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	d037      	beq.n	800629a <UART_WaitOnFlagUntilTimeout+0xb2>
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b80      	cmp	r3, #128	@ 0x80
 800622e:	d034      	beq.n	800629a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	2b40      	cmp	r3, #64	@ 0x40
 8006234:	d031      	beq.n	800629a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69db      	ldr	r3, [r3, #28]
 800623c:	f003 0308 	and.w	r3, r3, #8
 8006240:	2b08      	cmp	r3, #8
 8006242:	d110      	bne.n	8006266 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2208      	movs	r2, #8
 800624a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800624c:	68f8      	ldr	r0, [r7, #12]
 800624e:	f000 f8ff 	bl	8006450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2208      	movs	r2, #8
 8006256:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e029      	b.n	80062ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69db      	ldr	r3, [r3, #28]
 800626c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006270:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006274:	d111      	bne.n	800629a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800627e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f000 f8e5 	bl	8006450 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2220      	movs	r2, #32
 800628a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e00f      	b.n	80062ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	69da      	ldr	r2, [r3, #28]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	4013      	ands	r3, r2
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	bf0c      	ite	eq
 80062aa:	2301      	moveq	r3, #1
 80062ac:	2300      	movne	r3, #0
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	461a      	mov	r2, r3
 80062b2:	79fb      	ldrb	r3, [r7, #7]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d0a0      	beq.n	80061fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
	...

080062c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b097      	sub	sp, #92	@ 0x5c
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	4613      	mov	r3, r2
 80062d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	68ba      	ldr	r2, [r7, #8]
 80062d6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	88fa      	ldrh	r2, [r7, #6]
 80062dc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	88fa      	ldrh	r2, [r7, #6]
 80062e4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f6:	d10e      	bne.n	8006316 <UART_Start_Receive_IT+0x52>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d105      	bne.n	800630c <UART_Start_Receive_IT+0x48>
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006306:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800630a:	e02d      	b.n	8006368 <UART_Start_Receive_IT+0xa4>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	22ff      	movs	r2, #255	@ 0xff
 8006310:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006314:	e028      	b.n	8006368 <UART_Start_Receive_IT+0xa4>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10d      	bne.n	800633a <UART_Start_Receive_IT+0x76>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d104      	bne.n	8006330 <UART_Start_Receive_IT+0x6c>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	22ff      	movs	r2, #255	@ 0xff
 800632a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800632e:	e01b      	b.n	8006368 <UART_Start_Receive_IT+0xa4>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	227f      	movs	r2, #127	@ 0x7f
 8006334:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006338:	e016      	b.n	8006368 <UART_Start_Receive_IT+0xa4>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006342:	d10d      	bne.n	8006360 <UART_Start_Receive_IT+0x9c>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d104      	bne.n	8006356 <UART_Start_Receive_IT+0x92>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	227f      	movs	r2, #127	@ 0x7f
 8006350:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006354:	e008      	b.n	8006368 <UART_Start_Receive_IT+0xa4>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	223f      	movs	r2, #63	@ 0x3f
 800635a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800635e:	e003      	b.n	8006368 <UART_Start_Receive_IT+0xa4>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2222      	movs	r2, #34	@ 0x22
 8006374:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3308      	adds	r3, #8
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006382:	e853 3f00 	ldrex	r3, [r3]
 8006386:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800638a:	f043 0301 	orr.w	r3, r3, #1
 800638e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	3308      	adds	r3, #8
 8006396:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006398:	64ba      	str	r2, [r7, #72]	@ 0x48
 800639a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800639e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063a0:	e841 2300 	strex	r3, r2, [r1]
 80063a4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80063a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1e5      	bne.n	8006378 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063b4:	d107      	bne.n	80063c6 <UART_Start_Receive_IT+0x102>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d103      	bne.n	80063c6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4a21      	ldr	r2, [pc, #132]	@ (8006448 <UART_Start_Receive_IT+0x184>)
 80063c2:	669a      	str	r2, [r3, #104]	@ 0x68
 80063c4:	e002      	b.n	80063cc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	4a20      	ldr	r2, [pc, #128]	@ (800644c <UART_Start_Receive_IT+0x188>)
 80063ca:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d019      	beq.n	8006408 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063dc:	e853 3f00 	ldrex	r3, [r3]
 80063e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80063e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	461a      	mov	r2, r3
 80063f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80063f4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063fa:	e841 2300 	strex	r3, r2, [r1]
 80063fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006402:	2b00      	cmp	r3, #0
 8006404:	d1e6      	bne.n	80063d4 <UART_Start_Receive_IT+0x110>
 8006406:	e018      	b.n	800643a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	e853 3f00 	ldrex	r3, [r3]
 8006414:	613b      	str	r3, [r7, #16]
   return(result);
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f043 0320 	orr.w	r3, r3, #32
 800641c:	653b      	str	r3, [r7, #80]	@ 0x50
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	461a      	mov	r2, r3
 8006424:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006426:	623b      	str	r3, [r7, #32]
 8006428:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642a:	69f9      	ldr	r1, [r7, #28]
 800642c:	6a3a      	ldr	r2, [r7, #32]
 800642e:	e841 2300 	strex	r3, r2, [r1]
 8006432:	61bb      	str	r3, [r7, #24]
   return(result);
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1e6      	bne.n	8006408 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	375c      	adds	r7, #92	@ 0x5c
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	080068cd 	.word	0x080068cd
 800644c:	08006711 	.word	0x08006711

08006450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006450:	b480      	push	{r7}
 8006452:	b095      	sub	sp, #84	@ 0x54
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006460:	e853 3f00 	ldrex	r3, [r3]
 8006464:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006468:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800646c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	461a      	mov	r2, r3
 8006474:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006476:	643b      	str	r3, [r7, #64]	@ 0x40
 8006478:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800647c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800647e:	e841 2300 	strex	r3, r2, [r1]
 8006482:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006486:	2b00      	cmp	r3, #0
 8006488:	d1e6      	bne.n	8006458 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	3308      	adds	r3, #8
 8006490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006492:	6a3b      	ldr	r3, [r7, #32]
 8006494:	e853 3f00 	ldrex	r3, [r3]
 8006498:	61fb      	str	r3, [r7, #28]
   return(result);
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	f023 0301 	bic.w	r3, r3, #1
 80064a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3308      	adds	r3, #8
 80064a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064b2:	e841 2300 	strex	r3, r2, [r1]
 80064b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1e5      	bne.n	800648a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d118      	bne.n	80064f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	e853 3f00 	ldrex	r3, [r3]
 80064d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	f023 0310 	bic.w	r3, r3, #16
 80064da:	647b      	str	r3, [r7, #68]	@ 0x44
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	461a      	mov	r2, r3
 80064e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064e4:	61bb      	str	r3, [r7, #24]
 80064e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e8:	6979      	ldr	r1, [r7, #20]
 80064ea:	69ba      	ldr	r2, [r7, #24]
 80064ec:	e841 2300 	strex	r3, r2, [r1]
 80064f0:	613b      	str	r3, [r7, #16]
   return(result);
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1e6      	bne.n	80064c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2220      	movs	r2, #32
 80064fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800650c:	bf00      	nop
 800650e:	3754      	adds	r7, #84	@ 0x54
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006524:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f7ff fa3e 	bl	80059b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800653c:	bf00      	nop
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006544:	b480      	push	{r7}
 8006546:	b08f      	sub	sp, #60	@ 0x3c
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006550:	2b21      	cmp	r3, #33	@ 0x21
 8006552:	d14c      	bne.n	80065ee <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800655a:	b29b      	uxth	r3, r3
 800655c:	2b00      	cmp	r3, #0
 800655e:	d132      	bne.n	80065c6 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	e853 3f00 	ldrex	r3, [r3]
 800656c:	61fb      	str	r3, [r7, #28]
   return(result);
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006574:	637b      	str	r3, [r7, #52]	@ 0x34
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	461a      	mov	r2, r3
 800657c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800657e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006580:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006582:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006584:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006586:	e841 2300 	strex	r3, r2, [r1]
 800658a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800658c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1e6      	bne.n	8006560 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	60bb      	str	r3, [r7, #8]
   return(result);
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b0:	61bb      	str	r3, [r7, #24]
 80065b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6979      	ldr	r1, [r7, #20]
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	613b      	str	r3, [r7, #16]
   return(result);
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e6      	bne.n	8006592 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80065c4:	e013      	b.n	80065ee <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065ca:	781a      	ldrb	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	3b01      	subs	r3, #1
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80065ee:	bf00      	nop
 80065f0:	373c      	adds	r7, #60	@ 0x3c
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b091      	sub	sp, #68	@ 0x44
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006606:	2b21      	cmp	r3, #33	@ 0x21
 8006608:	d151      	bne.n	80066ae <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006610:	b29b      	uxth	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d132      	bne.n	800667c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661e:	e853 3f00 	ldrex	r3, [r3]
 8006622:	623b      	str	r3, [r7, #32]
   return(result);
 8006624:	6a3b      	ldr	r3, [r7, #32]
 8006626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800662a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006634:	633b      	str	r3, [r7, #48]	@ 0x30
 8006636:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006638:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800663a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800663c:	e841 2300 	strex	r3, r2, [r1]
 8006640:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1e6      	bne.n	8006616 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	60fb      	str	r3, [r7, #12]
   return(result);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800665c:	637b      	str	r3, [r7, #52]	@ 0x34
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	461a      	mov	r2, r3
 8006664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006666:	61fb      	str	r3, [r7, #28]
 8006668:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666a:	69b9      	ldr	r1, [r7, #24]
 800666c:	69fa      	ldr	r2, [r7, #28]
 800666e:	e841 2300 	strex	r3, r2, [r1]
 8006672:	617b      	str	r3, [r7, #20]
   return(result);
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1e6      	bne.n	8006648 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800667a:	e018      	b.n	80066ae <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006680:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006684:	881a      	ldrh	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800668e:	b292      	uxth	r2, r2
 8006690:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006696:	1c9a      	adds	r2, r3, #2
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	3b01      	subs	r3, #1
 80066a6:	b29a      	uxth	r2, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80066ae:	bf00      	nop
 80066b0:	3744      	adds	r7, #68	@ 0x44
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b088      	sub	sp, #32
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	e853 3f00 	ldrex	r3, [r3]
 80066ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066d6:	61fb      	str	r3, [r7, #28]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	461a      	mov	r2, r3
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	61bb      	str	r3, [r7, #24]
 80066e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e4:	6979      	ldr	r1, [r7, #20]
 80066e6:	69ba      	ldr	r2, [r7, #24]
 80066e8:	e841 2300 	strex	r3, r2, [r1]
 80066ec:	613b      	str	r3, [r7, #16]
   return(result);
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1e6      	bne.n	80066c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2220      	movs	r2, #32
 80066f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f7fb fd4d 	bl	80021a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006706:	bf00      	nop
 8006708:	3720      	adds	r7, #32
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
	...

08006710 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b09c      	sub	sp, #112	@ 0x70
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800671e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006728:	2b22      	cmp	r3, #34	@ 0x22
 800672a:	f040 80be 	bne.w	80068aa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006734:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006738:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800673c:	b2d9      	uxtb	r1, r3
 800673e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006742:	b2da      	uxtb	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006748:	400a      	ands	r2, r1
 800674a:	b2d2      	uxtb	r2, r2
 800674c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006752:	1c5a      	adds	r2, r3, #1
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800675e:	b29b      	uxth	r3, r3
 8006760:	3b01      	subs	r3, #1
 8006762:	b29a      	uxth	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006770:	b29b      	uxth	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	f040 80a3 	bne.w	80068be <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006780:	e853 3f00 	ldrex	r3, [r3]
 8006784:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006788:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800678c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	461a      	mov	r2, r3
 8006794:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006796:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006798:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800679c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800679e:	e841 2300 	strex	r3, r2, [r1]
 80067a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1e6      	bne.n	8006778 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3308      	adds	r3, #8
 80067b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b4:	e853 3f00 	ldrex	r3, [r3]
 80067b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067bc:	f023 0301 	bic.w	r3, r3, #1
 80067c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3308      	adds	r3, #8
 80067c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80067ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80067cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067d2:	e841 2300 	strex	r3, r2, [r1]
 80067d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1e5      	bne.n	80067aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2220      	movs	r2, #32
 80067e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a34      	ldr	r2, [pc, #208]	@ (80068c8 <UART_RxISR_8BIT+0x1b8>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d01f      	beq.n	800683c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d018      	beq.n	800683c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006812:	e853 3f00 	ldrex	r3, [r3]
 8006816:	623b      	str	r3, [r7, #32]
   return(result);
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800681e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	461a      	mov	r2, r3
 8006826:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006828:	633b      	str	r3, [r7, #48]	@ 0x30
 800682a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800682e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006830:	e841 2300 	strex	r3, r2, [r1]
 8006834:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e6      	bne.n	800680a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006840:	2b01      	cmp	r3, #1
 8006842:	d12e      	bne.n	80068a2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	e853 3f00 	ldrex	r3, [r3]
 8006856:	60fb      	str	r3, [r7, #12]
   return(result);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f023 0310 	bic.w	r3, r3, #16
 800685e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	461a      	mov	r2, r3
 8006866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006868:	61fb      	str	r3, [r7, #28]
 800686a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686c:	69b9      	ldr	r1, [r7, #24]
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	e841 2300 	strex	r3, r2, [r1]
 8006874:	617b      	str	r3, [r7, #20]
   return(result);
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1e6      	bne.n	800684a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	69db      	ldr	r3, [r3, #28]
 8006882:	f003 0310 	and.w	r3, r3, #16
 8006886:	2b10      	cmp	r3, #16
 8006888:	d103      	bne.n	8006892 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2210      	movs	r2, #16
 8006890:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006898:	4619      	mov	r1, r3
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f7ff f896 	bl	80059cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068a0:	e00d      	b.n	80068be <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7fb fca8 	bl	80021f8 <HAL_UART_RxCpltCallback>
}
 80068a8:	e009      	b.n	80068be <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	8b1b      	ldrh	r3, [r3, #24]
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f042 0208 	orr.w	r2, r2, #8
 80068ba:	b292      	uxth	r2, r2
 80068bc:	831a      	strh	r2, [r3, #24]
}
 80068be:	bf00      	nop
 80068c0:	3770      	adds	r7, #112	@ 0x70
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}
 80068c6:	bf00      	nop
 80068c8:	40008000 	.word	0x40008000

080068cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b09c      	sub	sp, #112	@ 0x70
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80068da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068e4:	2b22      	cmp	r3, #34	@ 0x22
 80068e6:	f040 80be 	bne.w	8006a66 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80068f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80068fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80068fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006902:	4013      	ands	r3, r2
 8006904:	b29a      	uxth	r2, r3
 8006906:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006908:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800690e:	1c9a      	adds	r2, r3, #2
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800691a:	b29b      	uxth	r3, r3
 800691c:	3b01      	subs	r3, #1
 800691e:	b29a      	uxth	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800692c:	b29b      	uxth	r3, r3
 800692e:	2b00      	cmp	r3, #0
 8006930:	f040 80a3 	bne.w	8006a7a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800693c:	e853 3f00 	ldrex	r3, [r3]
 8006940:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006942:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006944:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006948:	667b      	str	r3, [r7, #100]	@ 0x64
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	461a      	mov	r2, r3
 8006950:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006952:	657b      	str	r3, [r7, #84]	@ 0x54
 8006954:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006958:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006960:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e6      	bne.n	8006934 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3308      	adds	r3, #8
 800696c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006978:	f023 0301 	bic.w	r3, r3, #1
 800697c:	663b      	str	r3, [r7, #96]	@ 0x60
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3308      	adds	r3, #8
 8006984:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006986:	643a      	str	r2, [r7, #64]	@ 0x40
 8006988:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800698c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800698e:	e841 2300 	strex	r3, r2, [r1]
 8006992:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1e5      	bne.n	8006966 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2220      	movs	r2, #32
 800699e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a34      	ldr	r2, [pc, #208]	@ (8006a84 <UART_RxISR_16BIT+0x1b8>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d01f      	beq.n	80069f8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d018      	beq.n	80069f8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	6a3b      	ldr	r3, [r7, #32]
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069da:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069ec:	e841 2300 	strex	r3, r2, [r1]
 80069f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e6      	bne.n	80069c6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d12e      	bne.n	8006a5e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	e853 3f00 	ldrex	r3, [r3]
 8006a12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f023 0310 	bic.w	r3, r3, #16
 8006a1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	461a      	mov	r2, r3
 8006a22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a24:	61bb      	str	r3, [r7, #24]
 8006a26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	6979      	ldr	r1, [r7, #20]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	e841 2300 	strex	r3, r2, [r1]
 8006a30:	613b      	str	r3, [r7, #16]
   return(result);
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1e6      	bne.n	8006a06 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	f003 0310 	and.w	r3, r3, #16
 8006a42:	2b10      	cmp	r3, #16
 8006a44:	d103      	bne.n	8006a4e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a54:	4619      	mov	r1, r3
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f7fe ffb8 	bl	80059cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a5c:	e00d      	b.n	8006a7a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fb fbca 	bl	80021f8 <HAL_UART_RxCpltCallback>
}
 8006a64:	e009      	b.n	8006a7a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	8b1b      	ldrh	r3, [r3, #24]
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f042 0208 	orr.w	r2, r2, #8
 8006a76:	b292      	uxth	r2, r2
 8006a78:	831a      	strh	r2, [r3, #24]
}
 8006a7a:	bf00      	nop
 8006a7c:	3770      	adds	r7, #112	@ 0x70
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	40008000 	.word	0x40008000

08006a88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	881b      	ldrh	r3, [r3, #0]
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	7992      	ldrb	r2, [r2, #6]
 8006aae:	08d2      	lsrs	r2, r2, #3
 8006ab0:	b2d2      	uxtb	r2, r2
 8006ab2:	fb13 f302 	smulbb	r3, r3, r2
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	889b      	ldrh	r3, [r3, #4]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	885b      	ldrh	r3, [r3, #2]
 8006ac6:	fb02 f303 	mul.w	r3, r2, r3
 8006aca:	461a      	mov	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	60da      	str	r2, [r3, #12]
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8006ae2:	b490      	push	{r4, r7}
 8006ae4:	b086      	sub	sp, #24
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	4604      	mov	r4, r0
 8006aea:	4608      	mov	r0, r1
 8006aec:	1d39      	adds	r1, r7, #4
 8006aee:	e881 000c 	stmia.w	r1, {r2, r3}
 8006af2:	4623      	mov	r3, r4
 8006af4:	81fb      	strh	r3, [r7, #14]
 8006af6:	4603      	mov	r3, r0
 8006af8:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 8006afa:	2300      	movs	r3, #0
 8006afc:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8006afe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b02:	88ba      	ldrh	r2, [r7, #4]
 8006b04:	4293      	cmp	r3, r2
 8006b06:	da04      	bge.n	8006b12 <code+0x30>
        code |= LEFT;
 8006b08:	2201      	movs	r2, #1
 8006b0a:	7dfb      	ldrb	r3, [r7, #23]
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	75fb      	strb	r3, [r7, #23]
 8006b10:	e008      	b.n	8006b24 <code+0x42>
    } else if (x0 > window.x1) {
 8006b12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b16:	893a      	ldrh	r2, [r7, #8]
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	dd03      	ble.n	8006b24 <code+0x42>
        code |= RIGHT;
 8006b1c:	2202      	movs	r2, #2
 8006b1e:	7dfb      	ldrb	r3, [r7, #23]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8006b24:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006b28:	88fa      	ldrh	r2, [r7, #6]
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	da04      	bge.n	8006b38 <code+0x56>
        code |= BOTTOM;
 8006b2e:	2204      	movs	r2, #4
 8006b30:	7dfb      	ldrb	r3, [r7, #23]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	75fb      	strb	r3, [r7, #23]
 8006b36:	e008      	b.n	8006b4a <code+0x68>
    } else if (y0 > window.y1) {
 8006b38:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006b3c:	897a      	ldrh	r2, [r7, #10]
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	dd03      	ble.n	8006b4a <code+0x68>
        code |= TOP;
 8006b42:	2208      	movs	r2, #8
 8006b44:	7dfb      	ldrb	r3, [r7, #23]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 8006b4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3718      	adds	r7, #24
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bc90      	pop	{r4, r7}
 8006b54:	4770      	bx	lr

08006b56 <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 8006b56:	b580      	push	{r7, lr}
 8006b58:	b088      	sub	sp, #32
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	60f8      	str	r0, [r7, #12]
 8006b5e:	60b9      	str	r1, [r7, #8]
 8006b60:	607a      	str	r2, [r7, #4]
 8006b62:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006b6a:	68bb      	ldr	r3, [r7, #8]
 8006b6c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006b70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006b74:	cb0c      	ldmia	r3, {r2, r3}
 8006b76:	f7ff ffb4 	bl	8006ae2 <code>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006b8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006b8e:	cb0c      	ldmia	r3, {r2, r3}
 8006b90:	f7ff ffa7 	bl	8006ae2 <code>
 8006b94:	4603      	mov	r3, r0
 8006b96:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 8006b9c:	7ffa      	ldrb	r2, [r7, #31]
 8006b9e:	7fbb      	ldrb	r3, [r7, #30]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d102      	bne.n	8006bae <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	777b      	strb	r3, [r7, #29]
            break;
 8006bac:	e0e9      	b.n	8006d82 <clip_line+0x22c>
        } else if (code0 & code1) {
 8006bae:	7ffa      	ldrb	r2, [r7, #31]
 8006bb0:	7fbb      	ldrb	r3, [r7, #30]
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f040 80e2 	bne.w	8006d80 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8006bc4:	7ffb      	ldrb	r3, [r7, #31]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <clip_line+0x78>
 8006bca:	7ffb      	ldrb	r3, [r7, #31]
 8006bcc:	e000      	b.n	8006bd0 <clip_line+0x7a>
 8006bce:	7fbb      	ldrb	r3, [r7, #30]
 8006bd0:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8006bd2:	2208      	movs	r2, #8
 8006bd4:	7dfb      	ldrb	r3, [r7, #23]
 8006bd6:	4013      	ands	r3, r2
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d024      	beq.n	8006c28 <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006be4:	b29a      	uxth	r2, r3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bec:	4619      	mov	r1, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bf4:	1acb      	subs	r3, r1, r3
 8006bf6:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8006bf8:	4608      	mov	r0, r1
 8006bfa:	68b9      	ldr	r1, [r7, #8]
 8006bfc:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006c00:	1a41      	subs	r1, r0, r1
 8006c02:	fb03 f101 	mul.w	r1, r3, r1
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c14:	1ac3      	subs	r3, r0, r3
 8006c16:	fb91 f3f3 	sdiv	r3, r1, r3
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	4413      	add	r3, r2
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8006c22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006c24:	833b      	strh	r3, [r7, #24]
 8006c26:	e07f      	b.n	8006d28 <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8006c28:	2204      	movs	r2, #4
 8006c2a:	7dfb      	ldrb	r3, [r7, #23]
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d024      	beq.n	8006c7e <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c3a:	b29a      	uxth	r2, r3
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c42:	4619      	mov	r1, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c4a:	1acb      	subs	r3, r1, r3
 8006c4c:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006c4e:	4608      	mov	r0, r1
 8006c50:	68b9      	ldr	r1, [r7, #8]
 8006c52:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006c56:	1a41      	subs	r1, r0, r1
 8006c58:	fb03 f101 	mul.w	r1, r3, r1
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c62:	4618      	mov	r0, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c6a:	1ac3      	subs	r3, r0, r3
 8006c6c:	fb91 f3f3 	sdiv	r3, r1, r3
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	4413      	add	r3, r2
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8006c78:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006c7a:	833b      	strh	r3, [r7, #24]
 8006c7c:	e054      	b.n	8006d28 <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8006c7e:	2202      	movs	r2, #2
 8006c80:	7dfb      	ldrb	r3, [r7, #23]
 8006c82:	4013      	ands	r3, r2
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d024      	beq.n	8006cd4 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c98:	4619      	mov	r1, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ca0:	1acb      	subs	r3, r1, r3
 8006ca2:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8006ca4:	4608      	mov	r0, r1
 8006ca6:	68f9      	ldr	r1, [r7, #12]
 8006ca8:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006cac:	1a41      	subs	r1, r0, r1
 8006cae:	fb03 f101 	mul.w	r1, r3, r1
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006cb8:	4618      	mov	r0, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006cc0:	1ac3      	subs	r3, r0, r3
 8006cc2:	fb91 f3f3 	sdiv	r3, r1, r3
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	4413      	add	r3, r2
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8006cce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006cd0:	837b      	strh	r3, [r7, #26]
 8006cd2:	e029      	b.n	8006d28 <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	7dfb      	ldrb	r3, [r7, #23]
 8006cd8:	4013      	ands	r3, r2
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d023      	beq.n	8006d28 <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006cee:	4619      	mov	r1, r3
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006cf6:	1acb      	subs	r3, r1, r3
 8006cf8:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8006cfa:	4608      	mov	r0, r1
 8006cfc:	68f9      	ldr	r1, [r7, #12]
 8006cfe:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006d02:	1a41      	subs	r1, r0, r1
 8006d04:	fb03 f101 	mul.w	r1, r3, r1
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006d16:	1ac3      	subs	r3, r0, r3
 8006d18:	fb91 f3f3 	sdiv	r3, r1, r3
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	4413      	add	r3, r2
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8006d24:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006d26:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8006d28:	7dfa      	ldrb	r2, [r7, #23]
 8006d2a:	7ffb      	ldrb	r3, [r7, #31]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d113      	bne.n	8006d58 <clip_line+0x202>
                *x0 = x;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	8b7a      	ldrh	r2, [r7, #26]
 8006d34:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	8b3a      	ldrh	r2, [r7, #24]
 8006d3a:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006d48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006d4c:	cb0c      	ldmia	r3, {r2, r3}
 8006d4e:	f7ff fec8 	bl	8006ae2 <code>
 8006d52:	4603      	mov	r3, r0
 8006d54:	77fb      	strb	r3, [r7, #31]
 8006d56:	e721      	b.n	8006b9c <clip_line+0x46>
            } else {
                *x1 = x;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	8b7a      	ldrh	r2, [r7, #26]
 8006d5c:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	8b3a      	ldrh	r2, [r7, #24]
 8006d62:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006d70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006d74:	cb0c      	ldmia	r3, {r2, r3}
 8006d76:	f7ff feb4 	bl	8006ae2 <code>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8006d7e:	e70d      	b.n	8006b9c <clip_line+0x46>
            break;
 8006d80:	bf00      	nop
            }
        }
    }

    return accept;
 8006d82:	7f7b      	ldrb	r3, [r7, #29]
 8006d84:	4618      	mov	r0, r3
 8006d86:	3720      	adds	r7, #32
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	3306      	adds	r3, #6
 8006d9c:	2208      	movs	r2, #8
 8006d9e:	4619      	mov	r1, r3
 8006da0:	f001 fcdd 	bl	800875e <memcpy>
    meta->width = font[FONTX_WIDTH];
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	330e      	adds	r3, #14
 8006da8:	781a      	ldrb	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	330f      	adds	r3, #15
 8006db2:	781a      	ldrb	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	3310      	adds	r3, #16
 8006dbc:	781a      	ldrb	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	72da      	strb	r2, [r3, #11]

    return 0;
 8006dc2:	2300      	movs	r3, #0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08e      	sub	sp, #56	@ 0x38
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006dd8:	f107 0314 	add.w	r3, r7, #20
 8006ddc:	6879      	ldr	r1, [r7, #4]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7ff ffd4 	bl	8006d8c <fontx_meta>
 8006de4:	4603      	mov	r3, r0
 8006de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (0 != status) {
 8006dea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <fontx_glyph+0x2c>
        return status;
 8006df2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006df6:	e077      	b.n	8006ee8 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8006df8:	7f7a      	ldrb	r2, [r7, #29]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8006dfe:	7fba      	ldrb	r2, [r7, #30]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8006e04:	7f7b      	ldrb	r3, [r7, #29]
 8006e06:	3307      	adds	r3, #7
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	da00      	bge.n	8006e0e <fontx_glyph+0x42>
 8006e0c:	3307      	adds	r3, #7
 8006e0e:	10db      	asrs	r3, r3, #3
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	78da      	ldrb	r2, [r3, #3]
 8006e1a:	7fbb      	ldrb	r3, [r7, #30]
 8006e1c:	fb12 f303 	smulbb	r3, r2, r3
 8006e20:	b2da      	uxtb	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8006e26:	7ffb      	ldrb	r3, [r7, #31]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d10f      	bne.n	8006e4c <fontx_glyph+0x80>
        if (code < 0x100) {
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	2bff      	cmp	r3, #255	@ 0xff
 8006e30:	d859      	bhi.n	8006ee6 <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	789b      	ldrb	r3, [r3, #2]
 8006e36:	461a      	mov	r2, r3
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	fb02 f303 	mul.w	r3, r2, r3
 8006e3e:	3311      	adds	r3, #17
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	441a      	add	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	e04d      	b.n	8006ee8 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	3312      	adds	r3, #18
 8006e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
        nc = 0;
 8006e52:	2300      	movs	r3, #0
 8006e54:	637b      	str	r3, [r7, #52]	@ 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	3311      	adds	r3, #17
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	633b      	str	r3, [r7, #48]	@ 0x30
        while (bc--) {
 8006e5e:	e03d      	b.n	8006edc <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8006e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	461a      	mov	r2, r3
 8006e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e68:	3301      	adds	r3, #1
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	021b      	lsls	r3, r3, #8
 8006e6e:	4413      	add	r3, r2
 8006e70:	627b      	str	r3, [r7, #36]	@ 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8006e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e74:	3302      	adds	r3, #2
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	461a      	mov	r2, r3
 8006e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e7c:	3303      	adds	r3, #3
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	021b      	lsls	r3, r3, #8
 8006e82:	4413      	add	r3, r2
 8006e84:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d31c      	bcc.n	8006ec8 <fontx_glyph+0xfc>
 8006e8e:	68ba      	ldr	r2, [r7, #8]
 8006e90:	6a3b      	ldr	r3, [r7, #32]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d818      	bhi.n	8006ec8 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e9e:	4413      	add	r3, r2
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	3311      	adds	r3, #17
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	461a      	mov	r2, r3
                    nc * glyph->size
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	789b      	ldrb	r3, [r3, #2]
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eb4:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006eb8:	4413      	add	r3, r2
 8006eba:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	441a      	add	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	e00f      	b.n	8006ee8 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8006ec8:	6a3a      	ldr	r2, [r7, #32]
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	1ad2      	subs	r2, r2, r3
 8006ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed0:	4413      	add	r3, r2
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Next code block_table. */
            block_table += 4;
 8006ed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed8:	3304      	adds	r3, #4
 8006eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (bc--) {
 8006edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ede:	1e5a      	subs	r2, r3, #1
 8006ee0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d1bc      	bne.n	8006e60 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3738      	adds	r7, #56	@ 0x38
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	dd01      	ble.n	8006f06 <min+0x16>
        return b;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	e000      	b.n	8006f08 <min+0x18>
    };
    return a;
 8006f06:	687b      	ldr	r3, [r7, #4]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <max>:

static inline int max(int a, int b) {
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	dd01      	ble.n	8006f2a <max+0x16>
        return a;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	e000      	b.n	8006f2c <max+0x18>
    }
    return b;
 8006f2a:	683b      	ldr	r3, [r7, #0]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	4603      	mov	r3, r0
 8006f40:	80fb      	strh	r3, [r7, #6]
 8006f42:	460b      	mov	r3, r1
 8006f44:	80bb      	strh	r3, [r7, #4]
 8006f46:	4613      	mov	r3, r2
 8006f48:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8006f4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f4e:	4a12      	ldr	r2, [pc, #72]	@ (8006f98 <hagl_put_pixel+0x60>)
 8006f50:	8812      	ldrh	r2, [r2, #0]
 8006f52:	4293      	cmp	r3, r2
 8006f54:	db1a      	blt.n	8006f8c <hagl_put_pixel+0x54>
 8006f56:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006f5a:	4a0f      	ldr	r2, [pc, #60]	@ (8006f98 <hagl_put_pixel+0x60>)
 8006f5c:	8852      	ldrh	r2, [r2, #2]
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	db14      	blt.n	8006f8c <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f66:	4a0c      	ldr	r2, [pc, #48]	@ (8006f98 <hagl_put_pixel+0x60>)
 8006f68:	8892      	ldrh	r2, [r2, #4]
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	dc10      	bgt.n	8006f90 <hagl_put_pixel+0x58>
 8006f6e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006f72:	4a09      	ldr	r2, [pc, #36]	@ (8006f98 <hagl_put_pixel+0x60>)
 8006f74:	88d2      	ldrh	r2, [r2, #6]
 8006f76:	4293      	cmp	r3, r2
 8006f78:	dc0a      	bgt.n	8006f90 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8006f7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f7e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006f82:	887a      	ldrh	r2, [r7, #2]
 8006f84:	4618      	mov	r0, r3
 8006f86:	f7fa fdb5 	bl	8001af4 <lcdPutPixel>
 8006f8a:	e002      	b.n	8006f92 <hagl_put_pixel+0x5a>
        return;
 8006f8c:	bf00      	nop
 8006f8e:	e000      	b.n	8006f92 <hagl_put_pixel+0x5a>
        return;
 8006f90:	bf00      	nop
}
 8006f92:	3708      	adds	r7, #8
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	2000020c 	.word	0x2000020c

08006f9c <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8006f9c:	b590      	push	{r4, r7, lr}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af02      	add	r7, sp, #8
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	4608      	mov	r0, r1
 8006fa6:	4611      	mov	r1, r2
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4623      	mov	r3, r4
 8006fac:	80fb      	strh	r3, [r7, #6]
 8006fae:	4603      	mov	r3, r0
 8006fb0:	80bb      	strh	r3, [r7, #4]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	807b      	strh	r3, [r7, #2]
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8006fba:	88fa      	ldrh	r2, [r7, #6]
 8006fbc:	887b      	ldrh	r3, [r7, #2]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	b21a      	sxth	r2, r3
 8006fc4:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8006fc8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006fcc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006fd0:	883b      	ldrh	r3, [r7, #0]
 8006fd2:	9300      	str	r3, [sp, #0]
 8006fd4:	4623      	mov	r3, r4
 8006fd6:	f000 f827 	bl	8007028 <hagl_draw_line>
#endif
}
 8006fda:	bf00      	nop
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd90      	pop	{r4, r7, pc}

08006fe2 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8006fe2:	b590      	push	{r4, r7, lr}
 8006fe4:	b085      	sub	sp, #20
 8006fe6:	af02      	add	r7, sp, #8
 8006fe8:	4604      	mov	r4, r0
 8006fea:	4608      	mov	r0, r1
 8006fec:	4611      	mov	r1, r2
 8006fee:	461a      	mov	r2, r3
 8006ff0:	4623      	mov	r3, r4
 8006ff2:	80fb      	strh	r3, [r7, #6]
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	80bb      	strh	r3, [r7, #4]
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	807b      	strh	r3, [r7, #2]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8007000:	88ba      	ldrh	r2, [r7, #4]
 8007002:	887b      	ldrh	r3, [r7, #2]
 8007004:	4413      	add	r3, r2
 8007006:	b29b      	uxth	r3, r3
 8007008:	b21c      	sxth	r4, r3
 800700a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800700e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007012:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007016:	883b      	ldrh	r3, [r7, #0]
 8007018:	9300      	str	r3, [sp, #0]
 800701a:	4623      	mov	r3, r4
 800701c:	f000 f804 	bl	8007028 <hagl_draw_line>
#endif
}
 8007020:	bf00      	nop
 8007022:	370c      	adds	r7, #12
 8007024:	46bd      	mov	sp, r7
 8007026:	bd90      	pop	{r4, r7, pc}

08007028 <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8007028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800702a:	b089      	sub	sp, #36	@ 0x24
 800702c:	af02      	add	r7, sp, #8
 800702e:	4604      	mov	r4, r0
 8007030:	4608      	mov	r0, r1
 8007032:	4611      	mov	r1, r2
 8007034:	461a      	mov	r2, r3
 8007036:	4623      	mov	r3, r4
 8007038:	80fb      	strh	r3, [r7, #6]
 800703a:	4603      	mov	r3, r0
 800703c:	80bb      	strh	r3, [r7, #4]
 800703e:	460b      	mov	r3, r1
 8007040:	807b      	strh	r3, [r7, #2]
 8007042:	4613      	mov	r3, r2
 8007044:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8007046:	463b      	mov	r3, r7
 8007048:	1cba      	adds	r2, r7, #2
 800704a:	1d3d      	adds	r5, r7, #4
 800704c:	1dbc      	adds	r4, r7, #6
 800704e:	494a      	ldr	r1, [pc, #296]	@ (8007178 <hagl_draw_line+0x150>)
 8007050:	466e      	mov	r6, sp
 8007052:	c903      	ldmia	r1, {r0, r1}
 8007054:	e886 0003 	stmia.w	r6, {r0, r1}
 8007058:	4629      	mov	r1, r5
 800705a:	4620      	mov	r0, r4
 800705c:	f7ff fd7b 	bl	8006b56 <clip_line>
 8007060:	4603      	mov	r3, r0
 8007062:	f083 0301 	eor.w	r3, r3, #1
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b00      	cmp	r3, #0
 800706a:	d17e      	bne.n	800716a <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 800706c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007070:	461a      	mov	r2, r3
 8007072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	2b00      	cmp	r3, #0
 800707a:	bfb8      	it	lt
 800707c:	425b      	neglt	r3, r3
 800707e:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8007080:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007084:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007088:	429a      	cmp	r2, r3
 800708a:	da01      	bge.n	8007090 <hagl_draw_line+0x68>
 800708c:	2301      	movs	r3, #1
 800708e:	e001      	b.n	8007094 <hagl_draw_line+0x6c>
 8007090:	f04f 33ff 	mov.w	r3, #4294967295
 8007094:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8007096:	f9b7 3000 	ldrsh.w	r3, [r7]
 800709a:	461a      	mov	r2, r3
 800709c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	bfb8      	it	lt
 80070a6:	425b      	neglt	r3, r3
 80070a8:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 80070aa:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80070ae:	f9b7 3000 	ldrsh.w	r3, [r7]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	da01      	bge.n	80070ba <hagl_draw_line+0x92>
 80070b6:	2301      	movs	r3, #1
 80070b8:	e001      	b.n	80070be <hagl_draw_line+0x96>
 80070ba:	f04f 33ff 	mov.w	r3, #4294967295
 80070be:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 80070c0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80070c4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	dd06      	ble.n	80070da <hagl_draw_line+0xb2>
 80070cc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80070d0:	0fda      	lsrs	r2, r3, #31
 80070d2:	4413      	add	r3, r2
 80070d4:	105b      	asrs	r3, r3, #1
 80070d6:	b21b      	sxth	r3, r3
 80070d8:	e006      	b.n	80070e8 <hagl_draw_line+0xc0>
 80070da:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80070de:	0fda      	lsrs	r2, r3, #31
 80070e0:	4413      	add	r3, r2
 80070e2:	105b      	asrs	r3, r3, #1
 80070e4:	425b      	negs	r3, r3
 80070e6:	b21b      	sxth	r3, r3
 80070e8:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 80070ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070ee:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80070f2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7ff ff1f 	bl	8006f38 <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 80070fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80070fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007102:	429a      	cmp	r2, r3
 8007104:	d105      	bne.n	8007112 <hagl_draw_line+0xea>
 8007106:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800710a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800710e:	429a      	cmp	r2, r3
 8007110:	d02d      	beq.n	800716e <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8007112:	8afb      	ldrh	r3, [r7, #22]
 8007114:	005b      	lsls	r3, r3, #1
 8007116:	b29b      	uxth	r3, r3
 8007118:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 800711a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800711e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007122:	425b      	negs	r3, r3
 8007124:	429a      	cmp	r2, r3
 8007126:	dd0c      	ble.n	8007142 <hagl_draw_line+0x11a>
            err -= dy;
 8007128:	8afa      	ldrh	r2, [r7, #22]
 800712a:	8a3b      	ldrh	r3, [r7, #16]
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	b29b      	uxth	r3, r3
 8007130:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8007132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007136:	b29a      	uxth	r2, r3
 8007138:	8a7b      	ldrh	r3, [r7, #18]
 800713a:	4413      	add	r3, r2
 800713c:	b29b      	uxth	r3, r3
 800713e:	b21b      	sxth	r3, r3
 8007140:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8007142:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007146:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800714a:	429a      	cmp	r2, r3
 800714c:	dacd      	bge.n	80070ea <hagl_draw_line+0xc2>
            err += dx;
 800714e:	8afa      	ldrh	r2, [r7, #22]
 8007150:	8abb      	ldrh	r3, [r7, #20]
 8007152:	4413      	add	r3, r2
 8007154:	b29b      	uxth	r3, r3
 8007156:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8007158:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800715c:	b29a      	uxth	r2, r3
 800715e:	89fb      	ldrh	r3, [r7, #14]
 8007160:	4413      	add	r3, r2
 8007162:	b29b      	uxth	r3, r3
 8007164:	b21b      	sxth	r3, r3
 8007166:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8007168:	e7bf      	b.n	80070ea <hagl_draw_line+0xc2>
        return;
 800716a:	bf00      	nop
 800716c:	e000      	b.n	8007170 <hagl_draw_line+0x148>
            break;
 800716e:	bf00      	nop
        }
    }
}
 8007170:	371c      	adds	r7, #28
 8007172:	46bd      	mov	sp, r7
 8007174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007176:	bf00      	nop
 8007178:	2000020c 	.word	0x2000020c

0800717c <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 800717c:	b590      	push	{r4, r7, lr}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	4604      	mov	r4, r0
 8007184:	4608      	mov	r0, r1
 8007186:	4611      	mov	r1, r2
 8007188:	461a      	mov	r2, r3
 800718a:	4623      	mov	r3, r4
 800718c:	80fb      	strh	r3, [r7, #6]
 800718e:	4603      	mov	r3, r0
 8007190:	80bb      	strh	r3, [r7, #4]
 8007192:	460b      	mov	r3, r1
 8007194:	807b      	strh	r3, [r7, #2]
 8007196:	4613      	mov	r3, r2
 8007198:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 800719a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800719e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	dd0e      	ble.n	80071c4 <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 80071a6:	88fa      	ldrh	r2, [r7, #6]
 80071a8:	887b      	ldrh	r3, [r7, #2]
 80071aa:	4413      	add	r3, r2
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 80071b0:	88fa      	ldrh	r2, [r7, #6]
 80071b2:	887b      	ldrh	r3, [r7, #2]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 80071ba:	88fa      	ldrh	r2, [r7, #6]
 80071bc:	887b      	ldrh	r3, [r7, #2]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 80071c4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80071c8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	dd0e      	ble.n	80071ee <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 80071d0:	88ba      	ldrh	r2, [r7, #4]
 80071d2:	883b      	ldrh	r3, [r7, #0]
 80071d4:	4413      	add	r3, r2
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80071da:	88ba      	ldrh	r2, [r7, #4]
 80071dc:	883b      	ldrh	r3, [r7, #0]
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 80071e4:	88ba      	ldrh	r2, [r7, #4]
 80071e6:	883b      	ldrh	r3, [r7, #0]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 80071ee:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80071f2:	4a24      	ldr	r2, [pc, #144]	@ (8007284 <hagl_draw_rectangle+0x108>)
 80071f4:	8812      	ldrh	r2, [r2, #0]
 80071f6:	4293      	cmp	r3, r2
 80071f8:	db3e      	blt.n	8007278 <hagl_draw_rectangle+0xfc>
 80071fa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80071fe:	4a21      	ldr	r2, [pc, #132]	@ (8007284 <hagl_draw_rectangle+0x108>)
 8007200:	8852      	ldrh	r2, [r2, #2]
 8007202:	4293      	cmp	r3, r2
 8007204:	db38      	blt.n	8007278 <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8007206:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800720a:	4a1e      	ldr	r2, [pc, #120]	@ (8007284 <hagl_draw_rectangle+0x108>)
 800720c:	8892      	ldrh	r2, [r2, #4]
 800720e:	4293      	cmp	r3, r2
 8007210:	dc34      	bgt.n	800727c <hagl_draw_rectangle+0x100>
 8007212:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007216:	4a1b      	ldr	r2, [pc, #108]	@ (8007284 <hagl_draw_rectangle+0x108>)
 8007218:	88d2      	ldrh	r2, [r2, #6]
 800721a:	4293      	cmp	r3, r2
 800721c:	dc2e      	bgt.n	800727c <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 800721e:	887a      	ldrh	r2, [r7, #2]
 8007220:	88fb      	ldrh	r3, [r7, #6]
 8007222:	1ad3      	subs	r3, r2, r3
 8007224:	b29b      	uxth	r3, r3
 8007226:	3301      	adds	r3, #1
 8007228:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 800722a:	883a      	ldrh	r2, [r7, #0]
 800722c:	88bb      	ldrh	r3, [r7, #4]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	b29b      	uxth	r3, r3
 8007232:	3301      	adds	r3, #1
 8007234:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 8007236:	8c3b      	ldrh	r3, [r7, #32]
 8007238:	89fa      	ldrh	r2, [r7, #14]
 800723a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800723e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007242:	f7ff feab 	bl	8006f9c <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 8007246:	8c3b      	ldrh	r3, [r7, #32]
 8007248:	89fa      	ldrh	r2, [r7, #14]
 800724a:	f9b7 1000 	ldrsh.w	r1, [r7]
 800724e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007252:	f7ff fea3 	bl	8006f9c <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 8007256:	8c3b      	ldrh	r3, [r7, #32]
 8007258:	89ba      	ldrh	r2, [r7, #12]
 800725a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800725e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007262:	f7ff febe 	bl	8006fe2 <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 8007266:	8c3b      	ldrh	r3, [r7, #32]
 8007268:	89ba      	ldrh	r2, [r7, #12]
 800726a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800726e:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8007272:	f7ff feb6 	bl	8006fe2 <hagl_draw_vline>
 8007276:	e002      	b.n	800727e <hagl_draw_rectangle+0x102>
        return;
 8007278:	bf00      	nop
 800727a:	e000      	b.n	800727e <hagl_draw_rectangle+0x102>
        return;
 800727c:	bf00      	nop
}
 800727e:	3714      	adds	r7, #20
 8007280:	46bd      	mov	sp, r7
 8007282:	bd90      	pop	{r4, r7, pc}
 8007284:	2000020c 	.word	0x2000020c

08007288 <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8007288:	b590      	push	{r4, r7, lr}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	4604      	mov	r4, r0
 8007290:	4608      	mov	r0, r1
 8007292:	4611      	mov	r1, r2
 8007294:	461a      	mov	r2, r3
 8007296:	4623      	mov	r3, r4
 8007298:	80fb      	strh	r3, [r7, #6]
 800729a:	4603      	mov	r3, r0
 800729c:	80bb      	strh	r3, [r7, #4]
 800729e:	460b      	mov	r3, r1
 80072a0:	807b      	strh	r3, [r7, #2]
 80072a2:	4613      	mov	r3, r2
 80072a4:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80072a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80072aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	dd0e      	ble.n	80072d0 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 80072b2:	88fa      	ldrh	r2, [r7, #6]
 80072b4:	887b      	ldrh	r3, [r7, #2]
 80072b6:	4413      	add	r3, r2
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 80072bc:	88fa      	ldrh	r2, [r7, #6]
 80072be:	887b      	ldrh	r3, [r7, #2]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 80072c6:	88fa      	ldrh	r2, [r7, #6]
 80072c8:	887b      	ldrh	r3, [r7, #2]
 80072ca:	1ad3      	subs	r3, r2, r3
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 80072d0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80072d4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80072d8:	429a      	cmp	r2, r3
 80072da:	dd0e      	ble.n	80072fa <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 80072dc:	88ba      	ldrh	r2, [r7, #4]
 80072de:	883b      	ldrh	r3, [r7, #0]
 80072e0:	4413      	add	r3, r2
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 80072e6:	88ba      	ldrh	r2, [r7, #4]
 80072e8:	883b      	ldrh	r3, [r7, #0]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 80072f0:	88ba      	ldrh	r2, [r7, #4]
 80072f2:	883b      	ldrh	r3, [r7, #0]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 80072fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80072fe:	4a33      	ldr	r2, [pc, #204]	@ (80073cc <hagl_fill_rectangle+0x144>)
 8007300:	8812      	ldrh	r2, [r2, #0]
 8007302:	4293      	cmp	r3, r2
 8007304:	db5b      	blt.n	80073be <hagl_fill_rectangle+0x136>
 8007306:	f9b7 3000 	ldrsh.w	r3, [r7]
 800730a:	4a30      	ldr	r2, [pc, #192]	@ (80073cc <hagl_fill_rectangle+0x144>)
 800730c:	8852      	ldrh	r2, [r2, #2]
 800730e:	4293      	cmp	r3, r2
 8007310:	db55      	blt.n	80073be <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8007312:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007316:	4a2d      	ldr	r2, [pc, #180]	@ (80073cc <hagl_fill_rectangle+0x144>)
 8007318:	8892      	ldrh	r2, [r2, #4]
 800731a:	4293      	cmp	r3, r2
 800731c:	dc51      	bgt.n	80073c2 <hagl_fill_rectangle+0x13a>
 800731e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007322:	4a2a      	ldr	r2, [pc, #168]	@ (80073cc <hagl_fill_rectangle+0x144>)
 8007324:	88d2      	ldrh	r2, [r2, #6]
 8007326:	4293      	cmp	r3, r2
 8007328:	dc4b      	bgt.n	80073c2 <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 800732a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800732e:	4a27      	ldr	r2, [pc, #156]	@ (80073cc <hagl_fill_rectangle+0x144>)
 8007330:	8812      	ldrh	r2, [r2, #0]
 8007332:	4611      	mov	r1, r2
 8007334:	4618      	mov	r0, r3
 8007336:	f7ff fded 	bl	8006f14 <max>
 800733a:	4603      	mov	r3, r0
 800733c:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 800733e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007342:	4a22      	ldr	r2, [pc, #136]	@ (80073cc <hagl_fill_rectangle+0x144>)
 8007344:	8852      	ldrh	r2, [r2, #2]
 8007346:	4611      	mov	r1, r2
 8007348:	4618      	mov	r0, r3
 800734a:	f7ff fde3 	bl	8006f14 <max>
 800734e:	4603      	mov	r3, r0
 8007350:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8007352:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007356:	4a1d      	ldr	r2, [pc, #116]	@ (80073cc <hagl_fill_rectangle+0x144>)
 8007358:	8892      	ldrh	r2, [r2, #4]
 800735a:	4611      	mov	r1, r2
 800735c:	4618      	mov	r0, r3
 800735e:	f7ff fdc7 	bl	8006ef0 <min>
 8007362:	4603      	mov	r3, r0
 8007364:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 8007366:	f9b7 3000 	ldrsh.w	r3, [r7]
 800736a:	4a18      	ldr	r2, [pc, #96]	@ (80073cc <hagl_fill_rectangle+0x144>)
 800736c:	88d2      	ldrh	r2, [r2, #6]
 800736e:	4611      	mov	r1, r2
 8007370:	4618      	mov	r0, r3
 8007372:	f7ff fdbd 	bl	8006ef0 <min>
 8007376:	4603      	mov	r3, r0
 8007378:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 800737a:	887a      	ldrh	r2, [r7, #2]
 800737c:	88fb      	ldrh	r3, [r7, #6]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	b29b      	uxth	r3, r3
 8007382:	3301      	adds	r3, #1
 8007384:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 8007386:	883a      	ldrh	r2, [r7, #0]
 8007388:	88bb      	ldrh	r3, [r7, #4]
 800738a:	1ad3      	subs	r3, r2, r3
 800738c:	b29b      	uxth	r3, r3
 800738e:	3301      	adds	r3, #1
 8007390:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 8007392:	2300      	movs	r3, #0
 8007394:	81fb      	strh	r3, [r7, #14]
 8007396:	e00d      	b.n	80073b4 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 8007398:	88ba      	ldrh	r2, [r7, #4]
 800739a:	89fb      	ldrh	r3, [r7, #14]
 800739c:	4413      	add	r3, r2
 800739e:	b29b      	uxth	r3, r3
 80073a0:	b219      	sxth	r1, r3
 80073a2:	8c3b      	ldrh	r3, [r7, #32]
 80073a4:	89ba      	ldrh	r2, [r7, #12]
 80073a6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80073aa:	f7ff fdf7 	bl	8006f9c <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 80073ae:	89fb      	ldrh	r3, [r7, #14]
 80073b0:	3301      	adds	r3, #1
 80073b2:	81fb      	strh	r3, [r7, #14]
 80073b4:	89fa      	ldrh	r2, [r7, #14]
 80073b6:	897b      	ldrh	r3, [r7, #10]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d3ed      	bcc.n	8007398 <hagl_fill_rectangle+0x110>
 80073bc:	e002      	b.n	80073c4 <hagl_fill_rectangle+0x13c>
        return;
 80073be:	bf00      	nop
 80073c0:	e000      	b.n	80073c4 <hagl_fill_rectangle+0x13c>
        return;
 80073c2:	bf00      	nop
#endif
    }
}
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd90      	pop	{r4, r7, pc}
 80073ca:	bf00      	nop
 80073cc:	2000020c 	.word	0x2000020c

080073d0 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 80073d0:	b590      	push	{r4, r7, lr}
 80073d2:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80073de:	f844 0c24 	str.w	r0, [r4, #-36]
 80073e2:	460c      	mov	r4, r1
 80073e4:	4610      	mov	r0, r2
 80073e6:	4619      	mov	r1, r3
 80073e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80073ec:	4622      	mov	r2, r4
 80073ee:	f823 2c26 	strh.w	r2, [r3, #-38]
 80073f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80073f6:	4602      	mov	r2, r0
 80073f8:	f823 2c28 	strh.w	r2, [r3, #-40]
 80073fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007400:	460a      	mov	r2, r1
 8007402:	f823 2c2a 	strh.w	r2, [r3, #-42]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 8007406:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800740a:	4619      	mov	r1, r3
 800740c:	f107 0310 	add.w	r3, r7, #16
 8007410:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8007414:	6812      	ldr	r2, [r2, #0]
 8007416:	f851 1c24 	ldr.w	r1, [r1, #-36]
 800741a:	4618      	mov	r0, r3
 800741c:	f7ff fcd6 	bl	8006dcc <fontx_glyph>
 8007420:	4603      	mov	r3, r0
 8007422:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007426:	f102 0209 	add.w	r2, r2, #9
 800742a:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 800742c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007430:	f103 0309 	add.w	r3, r3, #9
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <hagl_put_char+0x6e>
        return 0;
 800743a:	2300      	movs	r3, #0
 800743c:	e0c0      	b.n	80075c0 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 800743e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007442:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8007446:	461a      	mov	r2, r3
 8007448:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800744c:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 8007450:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007454:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 8007458:	461a      	mov	r2, r3
 800745a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800745e:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 8007462:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007466:	2210      	movs	r2, #16
 8007468:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 800746c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007470:	3a08      	subs	r2, #8
 8007472:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007476:	3b18      	subs	r3, #24
 8007478:	4611      	mov	r1, r2
 800747a:	4618      	mov	r0, r3
 800747c:	f7ff fb0e 	bl	8006a9c <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 8007480:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007484:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8007488:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800748c:	f102 020c 	add.w	r2, r2, #12
 8007490:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 8007492:	2300      	movs	r3, #0
 8007494:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007498:	f102 020b 	add.w	r2, r2, #11
 800749c:	7013      	strb	r3, [r2, #0]
 800749e:	e071      	b.n	8007584 <hagl_put_char+0x1b4>
        for (uint8_t x = 0; x < glyph.width; x++) {
 80074a0:	2300      	movs	r3, #0
 80074a2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80074a6:	f102 020a 	add.w	r2, r2, #10
 80074aa:	7013      	strb	r3, [r2, #0]
 80074ac:	e047      	b.n	800753e <hagl_put_char+0x16e>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 80074ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80074b2:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	b25a      	sxtb	r2, r3
 80074ba:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80074be:	f103 030a 	add.w	r3, r3, #10
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	f003 0307 	and.w	r3, r3, #7
 80074c8:	2180      	movs	r1, #128	@ 0x80
 80074ca:	fa41 f303 	asr.w	r3, r1, r3
 80074ce:	b25b      	sxtb	r3, r3
 80074d0:	4013      	ands	r3, r2
 80074d2:	b25b      	sxtb	r3, r3
 80074d4:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80074d8:	f102 0208 	add.w	r2, r2, #8
 80074dc:	7013      	strb	r3, [r2, #0]
            if (set) {
 80074de:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80074e2:	f103 0308 	add.w	r3, r3, #8
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d010      	beq.n	800750e <hagl_put_char+0x13e>
                *(ptr++) = color;
 80074ec:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80074f0:	f103 030c 	add.w	r3, r3, #12
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	1c9a      	adds	r2, r3, #2
 80074f8:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 80074fc:	f101 010c 	add.w	r1, r1, #12
 8007500:	600a      	str	r2, [r1, #0]
 8007502:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007506:	f832 2c2a 	ldrh.w	r2, [r2, #-42]
 800750a:	801a      	strh	r2, [r3, #0]
 800750c:	e00c      	b.n	8007528 <hagl_put_char+0x158>
            } else {
                *(ptr++) = 0x0000;
 800750e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007512:	f103 030c 	add.w	r3, r3, #12
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	1c9a      	adds	r2, r3, #2
 800751a:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 800751e:	f101 010c 	add.w	r1, r1, #12
 8007522:	600a      	str	r2, [r1, #0]
 8007524:	2200      	movs	r2, #0
 8007526:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8007528:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800752c:	f103 030a 	add.w	r3, r3, #10
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	3301      	adds	r3, #1
 8007534:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007538:	f102 020a 	add.w	r2, r2, #10
 800753c:	7013      	strb	r3, [r2, #0]
 800753e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007542:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8007546:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800754a:	f102 020a 	add.w	r2, r2, #10
 800754e:	7812      	ldrb	r2, [r2, #0]
 8007550:	429a      	cmp	r2, r3
 8007552:	d3ac      	bcc.n	80074ae <hagl_put_char+0xde>
            }
        }
        glyph.buffer += glyph.pitch;
 8007554:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007558:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800755c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007560:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 8007564:	4413      	add	r3, r2
 8007566:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800756a:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 800756e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007572:	f103 030b 	add.w	r3, r3, #11
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	3301      	adds	r3, #1
 800757a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800757e:	f102 020b 	add.w	r2, r2, #11
 8007582:	7013      	strb	r3, [r2, #0]
 8007584:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007588:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 800758c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8007590:	f102 020b 	add.w	r2, r2, #11
 8007594:	7812      	ldrb	r2, [r2, #0]
 8007596:	429a      	cmp	r2, r3
 8007598:	d382      	bcc.n	80074a0 <hagl_put_char+0xd0>
    }

    hagl_blit(x0, y0, &bitmap);
 800759a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800759e:	3b18      	subs	r3, #24
 80075a0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80075a4:	f932 1c28 	ldrsh.w	r1, [r2, #-40]
 80075a8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80075ac:	f932 0c26 	ldrsh.w	r0, [r2, #-38]
 80075b0:	461a      	mov	r2, r3
 80075b2:	f000 f85a 	bl	800766a <hagl_blit>

    return bitmap.width;
 80075b6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80075ba:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80075be:	b2db      	uxtb	r3, r3
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd90      	pop	{r4, r7, pc}

080075cc <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b08c      	sub	sp, #48	@ 0x30
 80075d0:	af02      	add	r7, sp, #8
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	4608      	mov	r0, r1
 80075d6:	4611      	mov	r1, r2
 80075d8:	461a      	mov	r2, r3
 80075da:	4603      	mov	r3, r0
 80075dc:	817b      	strh	r3, [r7, #10]
 80075de:	460b      	mov	r3, r1
 80075e0:	813b      	strh	r3, [r7, #8]
 80075e2:	4613      	mov	r3, r2
 80075e4:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 80075e6:	897b      	ldrh	r3, [r7, #10]
 80075e8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 80075ea:	f107 0314 	add.w	r3, r7, #20
 80075ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff fbcb 	bl	8006d8c <fontx_meta>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (0 != status) {
 80075fc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007600:	2b00      	cmp	r3, #0
 8007602:	d001      	beq.n	8007608 <hagl_put_text+0x3c>
        return 0;
 8007604:	2300      	movs	r3, #0
 8007606:	e02c      	b.n	8007662 <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	1d1a      	adds	r2, r3, #4
 800760c:	60fa      	str	r2, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	2b0d      	cmp	r3, #13
 8007616:	d002      	beq.n	800761e <hagl_put_text+0x52>
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	2b0a      	cmp	r3, #10
 800761c:	d108      	bne.n	8007630 <hagl_put_text+0x64>
            x0 = 0;
 800761e:	2300      	movs	r3, #0
 8007620:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 8007622:	7fbb      	ldrb	r3, [r7, #30]
 8007624:	461a      	mov	r2, r3
 8007626:	893b      	ldrh	r3, [r7, #8]
 8007628:	4413      	add	r3, r2
 800762a:	b29b      	uxth	r3, r3
 800762c:	813b      	strh	r3, [r7, #8]
 800762e:	e010      	b.n	8007652 <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8007630:	88f8      	ldrh	r0, [r7, #6]
 8007632:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8007636:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800763a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	4603      	mov	r3, r0
 8007640:	6a38      	ldr	r0, [r7, #32]
 8007642:	f7ff fec5 	bl	80073d0 <hagl_put_char>
 8007646:	4603      	mov	r3, r0
 8007648:	461a      	mov	r2, r3
 800764a:	897b      	ldrh	r3, [r7, #10]
 800764c:	4413      	add	r3, r2
 800764e:	b29b      	uxth	r3, r3
 8007650:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d1d6      	bne.n	8007608 <hagl_put_text+0x3c>

    return x0 - original;
 800765a:	897a      	ldrh	r2, [r7, #10]
 800765c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800765e:	1ad3      	subs	r3, r2, r3
 8007660:	b29b      	uxth	r3, r3
}
 8007662:	4618      	mov	r0, r3
 8007664:	3728      	adds	r7, #40	@ 0x28
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 800766a:	b580      	push	{r7, lr}
 800766c:	b086      	sub	sp, #24
 800766e:	af00      	add	r7, sp, #0
 8007670:	4603      	mov	r3, r0
 8007672:	603a      	str	r2, [r7, #0]
 8007674:	80fb      	strh	r3, [r7, #6]
 8007676:	460b      	mov	r3, r1
 8007678:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	68db      	ldr	r3, [r3, #12]
 800767e:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 8007680:	2300      	movs	r3, #0
 8007682:	827b      	strh	r3, [r7, #18]
 8007684:	e020      	b.n	80076c8 <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 8007686:	2300      	movs	r3, #0
 8007688:	823b      	strh	r3, [r7, #16]
 800768a:	e015      	b.n	80076b8 <hagl_blit+0x4e>
            color = *(ptr++);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	1c9a      	adds	r2, r3, #2
 8007690:	617a      	str	r2, [r7, #20]
 8007692:	881b      	ldrh	r3, [r3, #0]
 8007694:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 8007696:	88fa      	ldrh	r2, [r7, #6]
 8007698:	8a3b      	ldrh	r3, [r7, #16]
 800769a:	4413      	add	r3, r2
 800769c:	b29b      	uxth	r3, r3
 800769e:	b218      	sxth	r0, r3
 80076a0:	88ba      	ldrh	r2, [r7, #4]
 80076a2:	8a7b      	ldrh	r3, [r7, #18]
 80076a4:	4413      	add	r3, r2
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	b21b      	sxth	r3, r3
 80076aa:	89fa      	ldrh	r2, [r7, #14]
 80076ac:	4619      	mov	r1, r3
 80076ae:	f7ff fc43 	bl	8006f38 <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80076b2:	8a3b      	ldrh	r3, [r7, #16]
 80076b4:	3301      	adds	r3, #1
 80076b6:	823b      	strh	r3, [r7, #16]
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	881b      	ldrh	r3, [r3, #0]
 80076bc:	8a3a      	ldrh	r2, [r7, #16]
 80076be:	429a      	cmp	r2, r3
 80076c0:	d3e4      	bcc.n	800768c <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 80076c2:	8a7b      	ldrh	r3, [r7, #18]
 80076c4:	3301      	adds	r3, #1
 80076c6:	827b      	strh	r3, [r7, #18]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	885b      	ldrh	r3, [r3, #2]
 80076cc:	8a7a      	ldrh	r2, [r7, #18]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d3d9      	bcc.n	8007686 <hagl_blit+0x1c>
        }
    }
#endif
};
 80076d2:	bf00      	nop
 80076d4:	bf00      	nop
 80076d6:	3718      	adds	r7, #24
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <hagl_draw_circle>:
#endif
}



void hagl_draw_circle(int16_t xc, int16_t yc, int16_t r, color_t color) {
 80076dc:	b590      	push	{r4, r7, lr}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4604      	mov	r4, r0
 80076e4:	4608      	mov	r0, r1
 80076e6:	4611      	mov	r1, r2
 80076e8:	461a      	mov	r2, r3
 80076ea:	4623      	mov	r3, r4
 80076ec:	80fb      	strh	r3, [r7, #6]
 80076ee:	4603      	mov	r3, r0
 80076f0:	80bb      	strh	r3, [r7, #4]
 80076f2:	460b      	mov	r3, r1
 80076f4:	807b      	strh	r3, [r7, #2]
 80076f6:	4613      	mov	r3, r2
 80076f8:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 80076fa:	2300      	movs	r3, #0
 80076fc:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 80076fe:	887b      	ldrh	r3, [r7, #2]
 8007700:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007702:	887b      	ldrh	r3, [r7, #2]
 8007704:	005b      	lsls	r3, r3, #1
 8007706:	b29b      	uxth	r3, r3
 8007708:	f1c3 0303 	rsb	r3, r3, #3
 800770c:	b29b      	uxth	r3, r3
 800770e:	817b      	strh	r3, [r7, #10]

    hagl_put_pixel(xc + x, yc + y, color);
 8007710:	88fa      	ldrh	r2, [r7, #6]
 8007712:	89fb      	ldrh	r3, [r7, #14]
 8007714:	4413      	add	r3, r2
 8007716:	b29b      	uxth	r3, r3
 8007718:	b218      	sxth	r0, r3
 800771a:	88ba      	ldrh	r2, [r7, #4]
 800771c:	89bb      	ldrh	r3, [r7, #12]
 800771e:	4413      	add	r3, r2
 8007720:	b29b      	uxth	r3, r3
 8007722:	b21b      	sxth	r3, r3
 8007724:	883a      	ldrh	r2, [r7, #0]
 8007726:	4619      	mov	r1, r3
 8007728:	f7ff fc06 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc + y, color);
 800772c:	88fa      	ldrh	r2, [r7, #6]
 800772e:	89fb      	ldrh	r3, [r7, #14]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	b29b      	uxth	r3, r3
 8007734:	b218      	sxth	r0, r3
 8007736:	88ba      	ldrh	r2, [r7, #4]
 8007738:	89bb      	ldrh	r3, [r7, #12]
 800773a:	4413      	add	r3, r2
 800773c:	b29b      	uxth	r3, r3
 800773e:	b21b      	sxth	r3, r3
 8007740:	883a      	ldrh	r2, [r7, #0]
 8007742:	4619      	mov	r1, r3
 8007744:	f7ff fbf8 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc + x, yc - y, color);
 8007748:	88fa      	ldrh	r2, [r7, #6]
 800774a:	89fb      	ldrh	r3, [r7, #14]
 800774c:	4413      	add	r3, r2
 800774e:	b29b      	uxth	r3, r3
 8007750:	b218      	sxth	r0, r3
 8007752:	88ba      	ldrh	r2, [r7, #4]
 8007754:	89bb      	ldrh	r3, [r7, #12]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	b29b      	uxth	r3, r3
 800775a:	b21b      	sxth	r3, r3
 800775c:	883a      	ldrh	r2, [r7, #0]
 800775e:	4619      	mov	r1, r3
 8007760:	f7ff fbea 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc - y, color);
 8007764:	88fa      	ldrh	r2, [r7, #6]
 8007766:	89fb      	ldrh	r3, [r7, #14]
 8007768:	1ad3      	subs	r3, r2, r3
 800776a:	b29b      	uxth	r3, r3
 800776c:	b218      	sxth	r0, r3
 800776e:	88ba      	ldrh	r2, [r7, #4]
 8007770:	89bb      	ldrh	r3, [r7, #12]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	b29b      	uxth	r3, r3
 8007776:	b21b      	sxth	r3, r3
 8007778:	883a      	ldrh	r2, [r7, #0]
 800777a:	4619      	mov	r1, r3
 800777c:	f7ff fbdc 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc + x, color);
 8007780:	88fa      	ldrh	r2, [r7, #6]
 8007782:	89bb      	ldrh	r3, [r7, #12]
 8007784:	4413      	add	r3, r2
 8007786:	b29b      	uxth	r3, r3
 8007788:	b218      	sxth	r0, r3
 800778a:	88ba      	ldrh	r2, [r7, #4]
 800778c:	89fb      	ldrh	r3, [r7, #14]
 800778e:	4413      	add	r3, r2
 8007790:	b29b      	uxth	r3, r3
 8007792:	b21b      	sxth	r3, r3
 8007794:	883a      	ldrh	r2, [r7, #0]
 8007796:	4619      	mov	r1, r3
 8007798:	f7ff fbce 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc + x, color);
 800779c:	88fa      	ldrh	r2, [r7, #6]
 800779e:	89bb      	ldrh	r3, [r7, #12]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	b218      	sxth	r0, r3
 80077a6:	88ba      	ldrh	r2, [r7, #4]
 80077a8:	89fb      	ldrh	r3, [r7, #14]
 80077aa:	4413      	add	r3, r2
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	b21b      	sxth	r3, r3
 80077b0:	883a      	ldrh	r2, [r7, #0]
 80077b2:	4619      	mov	r1, r3
 80077b4:	f7ff fbc0 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc - x, color);
 80077b8:	88fa      	ldrh	r2, [r7, #6]
 80077ba:	89bb      	ldrh	r3, [r7, #12]
 80077bc:	4413      	add	r3, r2
 80077be:	b29b      	uxth	r3, r3
 80077c0:	b218      	sxth	r0, r3
 80077c2:	88ba      	ldrh	r2, [r7, #4]
 80077c4:	89fb      	ldrh	r3, [r7, #14]
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	b21b      	sxth	r3, r3
 80077cc:	883a      	ldrh	r2, [r7, #0]
 80077ce:	4619      	mov	r1, r3
 80077d0:	f7ff fbb2 	bl	8006f38 <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc - x, color);
 80077d4:	88fa      	ldrh	r2, [r7, #6]
 80077d6:	89bb      	ldrh	r3, [r7, #12]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	b29b      	uxth	r3, r3
 80077dc:	b218      	sxth	r0, r3
 80077de:	88ba      	ldrh	r2, [r7, #4]
 80077e0:	89fb      	ldrh	r3, [r7, #14]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	b21b      	sxth	r3, r3
 80077e8:	883a      	ldrh	r2, [r7, #0]
 80077ea:	4619      	mov	r1, r3
 80077ec:	f7ff fba4 	bl	8006f38 <hagl_put_pixel>

    while (y >= x) {
 80077f0:	e097      	b.n	8007922 <hagl_draw_circle+0x246>
        x++;
 80077f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	3301      	adds	r3, #1
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 80077fe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007802:	2b00      	cmp	r3, #0
 8007804:	dd14      	ble.n	8007830 <hagl_draw_circle+0x154>
            y--;
 8007806:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800780a:	b29b      	uxth	r3, r3
 800780c:	3b01      	subs	r3, #1
 800780e:	b29b      	uxth	r3, r3
 8007810:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007812:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007816:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800781a:	1ad3      	subs	r3, r2, r3
 800781c:	b29b      	uxth	r3, r3
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	b29a      	uxth	r2, r3
 8007822:	897b      	ldrh	r3, [r7, #10]
 8007824:	4413      	add	r3, r2
 8007826:	b29b      	uxth	r3, r3
 8007828:	330a      	adds	r3, #10
 800782a:	b29b      	uxth	r3, r3
 800782c:	817b      	strh	r3, [r7, #10]
 800782e:	e008      	b.n	8007842 <hagl_draw_circle+0x166>
        } else {
            d = d + 4 * x + 6;
 8007830:	89fb      	ldrh	r3, [r7, #14]
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	b29a      	uxth	r2, r3
 8007836:	897b      	ldrh	r3, [r7, #10]
 8007838:	4413      	add	r3, r2
 800783a:	b29b      	uxth	r3, r3
 800783c:	3306      	adds	r3, #6
 800783e:	b29b      	uxth	r3, r3
 8007840:	817b      	strh	r3, [r7, #10]
        }

        hagl_put_pixel(xc + x, yc + y, color);
 8007842:	88fa      	ldrh	r2, [r7, #6]
 8007844:	89fb      	ldrh	r3, [r7, #14]
 8007846:	4413      	add	r3, r2
 8007848:	b29b      	uxth	r3, r3
 800784a:	b218      	sxth	r0, r3
 800784c:	88ba      	ldrh	r2, [r7, #4]
 800784e:	89bb      	ldrh	r3, [r7, #12]
 8007850:	4413      	add	r3, r2
 8007852:	b29b      	uxth	r3, r3
 8007854:	b21b      	sxth	r3, r3
 8007856:	883a      	ldrh	r2, [r7, #0]
 8007858:	4619      	mov	r1, r3
 800785a:	f7ff fb6d 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc + y, color);
 800785e:	88fa      	ldrh	r2, [r7, #6]
 8007860:	89fb      	ldrh	r3, [r7, #14]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	b29b      	uxth	r3, r3
 8007866:	b218      	sxth	r0, r3
 8007868:	88ba      	ldrh	r2, [r7, #4]
 800786a:	89bb      	ldrh	r3, [r7, #12]
 800786c:	4413      	add	r3, r2
 800786e:	b29b      	uxth	r3, r3
 8007870:	b21b      	sxth	r3, r3
 8007872:	883a      	ldrh	r2, [r7, #0]
 8007874:	4619      	mov	r1, r3
 8007876:	f7ff fb5f 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc + x, yc - y, color);
 800787a:	88fa      	ldrh	r2, [r7, #6]
 800787c:	89fb      	ldrh	r3, [r7, #14]
 800787e:	4413      	add	r3, r2
 8007880:	b29b      	uxth	r3, r3
 8007882:	b218      	sxth	r0, r3
 8007884:	88ba      	ldrh	r2, [r7, #4]
 8007886:	89bb      	ldrh	r3, [r7, #12]
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	b29b      	uxth	r3, r3
 800788c:	b21b      	sxth	r3, r3
 800788e:	883a      	ldrh	r2, [r7, #0]
 8007890:	4619      	mov	r1, r3
 8007892:	f7ff fb51 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc - y, color);
 8007896:	88fa      	ldrh	r2, [r7, #6]
 8007898:	89fb      	ldrh	r3, [r7, #14]
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	b29b      	uxth	r3, r3
 800789e:	b218      	sxth	r0, r3
 80078a0:	88ba      	ldrh	r2, [r7, #4]
 80078a2:	89bb      	ldrh	r3, [r7, #12]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	b21b      	sxth	r3, r3
 80078aa:	883a      	ldrh	r2, [r7, #0]
 80078ac:	4619      	mov	r1, r3
 80078ae:	f7ff fb43 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc + x, color);
 80078b2:	88fa      	ldrh	r2, [r7, #6]
 80078b4:	89bb      	ldrh	r3, [r7, #12]
 80078b6:	4413      	add	r3, r2
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	b218      	sxth	r0, r3
 80078bc:	88ba      	ldrh	r2, [r7, #4]
 80078be:	89fb      	ldrh	r3, [r7, #14]
 80078c0:	4413      	add	r3, r2
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	b21b      	sxth	r3, r3
 80078c6:	883a      	ldrh	r2, [r7, #0]
 80078c8:	4619      	mov	r1, r3
 80078ca:	f7ff fb35 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc + x, color);
 80078ce:	88fa      	ldrh	r2, [r7, #6]
 80078d0:	89bb      	ldrh	r3, [r7, #12]
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	b218      	sxth	r0, r3
 80078d8:	88ba      	ldrh	r2, [r7, #4]
 80078da:	89fb      	ldrh	r3, [r7, #14]
 80078dc:	4413      	add	r3, r2
 80078de:	b29b      	uxth	r3, r3
 80078e0:	b21b      	sxth	r3, r3
 80078e2:	883a      	ldrh	r2, [r7, #0]
 80078e4:	4619      	mov	r1, r3
 80078e6:	f7ff fb27 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc - x, color);
 80078ea:	88fa      	ldrh	r2, [r7, #6]
 80078ec:	89bb      	ldrh	r3, [r7, #12]
 80078ee:	4413      	add	r3, r2
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	b218      	sxth	r0, r3
 80078f4:	88ba      	ldrh	r2, [r7, #4]
 80078f6:	89fb      	ldrh	r3, [r7, #14]
 80078f8:	1ad3      	subs	r3, r2, r3
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	b21b      	sxth	r3, r3
 80078fe:	883a      	ldrh	r2, [r7, #0]
 8007900:	4619      	mov	r1, r3
 8007902:	f7ff fb19 	bl	8006f38 <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc - x, color);
 8007906:	88fa      	ldrh	r2, [r7, #6]
 8007908:	89bb      	ldrh	r3, [r7, #12]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	b29b      	uxth	r3, r3
 800790e:	b218      	sxth	r0, r3
 8007910:	88ba      	ldrh	r2, [r7, #4]
 8007912:	89fb      	ldrh	r3, [r7, #14]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	b29b      	uxth	r3, r3
 8007918:	b21b      	sxth	r3, r3
 800791a:	883a      	ldrh	r2, [r7, #0]
 800791c:	4619      	mov	r1, r3
 800791e:	f7ff fb0b 	bl	8006f38 <hagl_put_pixel>
    while (y >= x) {
 8007922:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007926:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800792a:	429a      	cmp	r2, r3
 800792c:	f6bf af61 	bge.w	80077f2 <hagl_draw_circle+0x116>
    }
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	bd90      	pop	{r4, r7, pc}

0800793a <hagl_fill_circle>:

void hagl_fill_circle(int16_t x0, int16_t y0, int16_t r, color_t color) {
 800793a:	b590      	push	{r4, r7, lr}
 800793c:	b085      	sub	sp, #20
 800793e:	af00      	add	r7, sp, #0
 8007940:	4604      	mov	r4, r0
 8007942:	4608      	mov	r0, r1
 8007944:	4611      	mov	r1, r2
 8007946:	461a      	mov	r2, r3
 8007948:	4623      	mov	r3, r4
 800794a:	80fb      	strh	r3, [r7, #6]
 800794c:	4603      	mov	r3, r0
 800794e:	80bb      	strh	r3, [r7, #4]
 8007950:	460b      	mov	r3, r1
 8007952:	807b      	strh	r3, [r7, #2]
 8007954:	4613      	mov	r3, r2
 8007956:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 8007958:	2300      	movs	r3, #0
 800795a:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 800795c:	887b      	ldrh	r3, [r7, #2]
 800795e:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007960:	887b      	ldrh	r3, [r7, #2]
 8007962:	005b      	lsls	r3, r3, #1
 8007964:	b29b      	uxth	r3, r3
 8007966:	f1c3 0303 	rsb	r3, r3, #3
 800796a:	b29b      	uxth	r3, r3
 800796c:	817b      	strh	r3, [r7, #10]

    while (y >= x) {
 800796e:	e067      	b.n	8007a40 <hagl_fill_circle+0x106>
        hagl_draw_hline(x0 - x, y0 + y, x * 2, color);
 8007970:	88fa      	ldrh	r2, [r7, #6]
 8007972:	89fb      	ldrh	r3, [r7, #14]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	b29b      	uxth	r3, r3
 8007978:	b218      	sxth	r0, r3
 800797a:	88ba      	ldrh	r2, [r7, #4]
 800797c:	89bb      	ldrh	r3, [r7, #12]
 800797e:	4413      	add	r3, r2
 8007980:	b29b      	uxth	r3, r3
 8007982:	b219      	sxth	r1, r3
 8007984:	89fb      	ldrh	r3, [r7, #14]
 8007986:	005b      	lsls	r3, r3, #1
 8007988:	b29a      	uxth	r2, r3
 800798a:	883b      	ldrh	r3, [r7, #0]
 800798c:	f7ff fb06 	bl	8006f9c <hagl_draw_hline>
        hagl_draw_hline(x0 - x, y0 - y, x * 2, color);
 8007990:	88fa      	ldrh	r2, [r7, #6]
 8007992:	89fb      	ldrh	r3, [r7, #14]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	b29b      	uxth	r3, r3
 8007998:	b218      	sxth	r0, r3
 800799a:	88ba      	ldrh	r2, [r7, #4]
 800799c:	89bb      	ldrh	r3, [r7, #12]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	b219      	sxth	r1, r3
 80079a4:	89fb      	ldrh	r3, [r7, #14]
 80079a6:	005b      	lsls	r3, r3, #1
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	883b      	ldrh	r3, [r7, #0]
 80079ac:	f7ff faf6 	bl	8006f9c <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 + x, y * 2, color);
 80079b0:	88fa      	ldrh	r2, [r7, #6]
 80079b2:	89bb      	ldrh	r3, [r7, #12]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	b29b      	uxth	r3, r3
 80079b8:	b218      	sxth	r0, r3
 80079ba:	88ba      	ldrh	r2, [r7, #4]
 80079bc:	89fb      	ldrh	r3, [r7, #14]
 80079be:	4413      	add	r3, r2
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	b219      	sxth	r1, r3
 80079c4:	89bb      	ldrh	r3, [r7, #12]
 80079c6:	005b      	lsls	r3, r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	883b      	ldrh	r3, [r7, #0]
 80079cc:	f7ff fae6 	bl	8006f9c <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 - x, y * 2, color);
 80079d0:	88fa      	ldrh	r2, [r7, #6]
 80079d2:	89bb      	ldrh	r3, [r7, #12]
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	b218      	sxth	r0, r3
 80079da:	88ba      	ldrh	r2, [r7, #4]
 80079dc:	89fb      	ldrh	r3, [r7, #14]
 80079de:	1ad3      	subs	r3, r2, r3
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	b219      	sxth	r1, r3
 80079e4:	89bb      	ldrh	r3, [r7, #12]
 80079e6:	005b      	lsls	r3, r3, #1
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	883b      	ldrh	r3, [r7, #0]
 80079ec:	f7ff fad6 	bl	8006f9c <hagl_draw_hline>
        x++;
 80079f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	3301      	adds	r3, #1
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 80079fc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	dd14      	ble.n	8007a2e <hagl_fill_circle+0xf4>
            y--;
 8007a04:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007a10:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007a14:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	897b      	ldrh	r3, [r7, #10]
 8007a22:	4413      	add	r3, r2
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	330a      	adds	r3, #10
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	817b      	strh	r3, [r7, #10]
 8007a2c:	e008      	b.n	8007a40 <hagl_fill_circle+0x106>
        } else {
            d = d + 4 * x + 6;
 8007a2e:	89fb      	ldrh	r3, [r7, #14]
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	897b      	ldrh	r3, [r7, #10]
 8007a36:	4413      	add	r3, r2
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	3306      	adds	r3, #6
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	817b      	strh	r3, [r7, #10]
    while (y >= x) {
 8007a40:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007a44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	da91      	bge.n	8007970 <hagl_fill_circle+0x36>
        }
    }
}
 8007a4c:	bf00      	nop
 8007a4e:	bf00      	nop
 8007a50:	3714      	adds	r7, #20
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd90      	pop	{r4, r7, pc}

08007a56 <hagl_draw_polygon>:



void hagl_draw_polygon(int16_t amount, int16_t *vertices, color_t color) {
 8007a56:	b590      	push	{r4, r7, lr}
 8007a58:	b087      	sub	sp, #28
 8007a5a:	af02      	add	r7, sp, #8
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	6039      	str	r1, [r7, #0]
 8007a60:	80fb      	strh	r3, [r7, #6]
 8007a62:	4613      	mov	r3, r2
 8007a64:	80bb      	strh	r3, [r7, #4]

    for(int16_t i = 0; i < amount - 1; i++) {
 8007a66:	2300      	movs	r3, #0
 8007a68:	81fb      	strh	r3, [r7, #14]
 8007a6a:	e02a      	b.n	8007ac2 <hagl_draw_polygon+0x6c>
        hagl_draw_line(
            vertices[(i << 1 ) + 0],
 8007a6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	683a      	ldr	r2, [r7, #0]
 8007a74:	4413      	add	r3, r2
        hagl_draw_line(
 8007a76:	f9b3 0000 	ldrsh.w	r0, [r3]
            vertices[(i << 1 ) + 1],
 8007a7a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	3302      	adds	r3, #2
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	4413      	add	r3, r2
        hagl_draw_line(
 8007a86:	f9b3 1000 	ldrsh.w	r1, [r3]
            vertices[(i << 1 ) + 2],
 8007a8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a8e:	3301      	adds	r3, #1
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	683a      	ldr	r2, [r7, #0]
 8007a94:	4413      	add	r3, r2
        hagl_draw_line(
 8007a96:	f9b3 4000 	ldrsh.w	r4, [r3]
            vertices[(i << 1 ) + 3],
 8007a9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	3306      	adds	r3, #6
 8007aa2:	683a      	ldr	r2, [r7, #0]
 8007aa4:	4413      	add	r3, r2
        hagl_draw_line(
 8007aa6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007aaa:	88bb      	ldrh	r3, [r7, #4]
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	f7ff fab9 	bl	8007028 <hagl_draw_line>
    for(int16_t i = 0; i < amount - 1; i++) {
 8007ab6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	3301      	adds	r3, #1
 8007abe:	b29b      	uxth	r3, r3
 8007ac0:	81fb      	strh	r3, [r7, #14]
 8007ac2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007ac6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007aca:	3b01      	subs	r3, #1
 8007acc:	429a      	cmp	r2, r3
 8007ace:	dbcd      	blt.n	8007a6c <hagl_draw_polygon+0x16>
            color
        );
    }
    hagl_draw_line(
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	f9b3 0000 	ldrsh.w	r0, [r3]
        vertices[0],
        vertices[1],
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	3302      	adds	r3, #2
    hagl_draw_line(
 8007ada:	f9b3 1000 	ldrsh.w	r1, [r3]
        vertices[(amount <<1 ) - 2],
 8007ade:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007ae2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	4413      	add	r3, r2
    hagl_draw_line(
 8007aee:	f9b3 4000 	ldrsh.w	r4, [r3]
        vertices[(amount <<1 ) - 1],
 8007af2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	3b02      	subs	r3, #2
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	4413      	add	r3, r2
    hagl_draw_line(
 8007afe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007b02:	88bb      	ldrh	r3, [r7, #4]
 8007b04:	9300      	str	r3, [sp, #0]
 8007b06:	4613      	mov	r3, r2
 8007b08:	4622      	mov	r2, r4
 8007b0a:	f7ff fa8d 	bl	8007028 <hagl_draw_line>
        color
    );
}
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd90      	pop	{r4, r7, pc}

08007b16 <hagl_fill_polygon>:

/* Adapted from  http://alienryderflex.com/polygon_fill/ */
void hagl_fill_polygon(int16_t amount, int16_t *vertices, color_t color) {
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b0ac      	sub	sp, #176	@ 0xb0
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	6039      	str	r1, [r7, #0]
 8007b20:	80fb      	strh	r3, [r7, #6]
 8007b22:	4613      	mov	r3, r2
 8007b24:	80bb      	strh	r3, [r7, #4]
    float x0;
    float y0;
    float x1;
    float y1;

    int16_t miny = DISPLAY_HEIGHT;
 8007b26:	2380      	movs	r3, #128	@ 0x80
 8007b28:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    int16_t maxy = 0;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

    for (uint8_t i = 0; i < amount; i++) {
 8007b32:	2300      	movs	r3, #0
 8007b34:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 8007b38:	e02e      	b.n	8007b98 <hagl_fill_polygon+0x82>
        if (miny > vertices[(i << 1) + 1]) {
 8007b3a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	3302      	adds	r3, #2
 8007b42:	683a      	ldr	r2, [r7, #0]
 8007b44:	4413      	add	r3, r2
 8007b46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007b4a:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	@ 0xac
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	dd08      	ble.n	8007b64 <hagl_fill_polygon+0x4e>
            miny = vertices[(i << 1) + 1];
 8007b52:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b56:	009b      	lsls	r3, r3, #2
 8007b58:	3302      	adds	r3, #2
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	881b      	ldrh	r3, [r3, #0]
 8007b60:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
        }
        if (maxy < vertices[(i << 1) + 1]) {
 8007b64:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	3302      	adds	r3, #2
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007b74:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	@ 0xaa
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	da08      	bge.n	8007b8e <hagl_fill_polygon+0x78>
            maxy = vertices[(i << 1) + 1];
 8007b7c:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	3302      	adds	r3, #2
 8007b84:	683a      	ldr	r2, [r7, #0]
 8007b86:	4413      	add	r3, r2
 8007b88:	881b      	ldrh	r3, [r3, #0]
 8007b8a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
    for (uint8_t i = 0; i < amount; i++) {
 8007b8e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007b92:	3301      	adds	r3, #1
 8007b94:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 8007b98:	f897 20a9 	ldrb.w	r2, [r7, #169]	@ 0xa9
 8007b9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	dbca      	blt.n	8007b3a <hagl_fill_polygon+0x24>
        }
    }

    /*  Loop through the rows of the image. */
    for (y = miny; y < maxy; y++) {
 8007ba4:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8007ba8:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8007bac:	e144      	b.n	8007e38 <hagl_fill_polygon+0x322>

        /*  Build a list of nodes. */
        int16_t count = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
        int16_t j = amount - 1;
 8007bb4:	88fb      	ldrh	r3, [r7, #6]
 8007bb6:	3b01      	subs	r3, #1
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4

        for (int16_t i = 0; i < amount; i++) {
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8007bc4:	e0a6      	b.n	8007d14 <hagl_fill_polygon+0x1fe>
            x0 = vertices[(i << 1) + 0];
 8007bc6:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	683a      	ldr	r2, [r7, #0]
 8007bce:	4413      	add	r3, r2
 8007bd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007bd4:	ee07 3a90 	vmov	s15, r3
 8007bd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bdc:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            y0 = vertices[(i << 1) + 1];
 8007be0:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	3302      	adds	r3, #2
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	4413      	add	r3, r2
 8007bec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007bf0:	ee07 3a90 	vmov	s15, r3
 8007bf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bf8:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            x1 = vertices[(j << 1) + 0];
 8007bfc:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	4413      	add	r3, r2
 8007c06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c0a:	ee07 3a90 	vmov	s15, r3
 8007c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c12:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            y1 = vertices[(j << 1) + 1];
 8007c16:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	3302      	adds	r3, #2
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	4413      	add	r3, r2
 8007c22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c26:	ee07 3a90 	vmov	s15, r3
 8007c2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c2e:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

            if (
                (y0 < (float)y && y1 >= (float)y) ||
 8007c32:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (
 8007c3e:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007c42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c4a:	d50c      	bpl.n	8007c66 <hagl_fill_polygon+0x150>
                (y0 < (float)y && y1 >= (float)y) ||
 8007c4c:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c50:	ee07 3a90 	vmov	s15, r3
 8007c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c58:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007c5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c64:	da19      	bge.n	8007c9a <hagl_fill_polygon+0x184>
                (y1 < (float)y && y0 >= (float)y)
 8007c66:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c6a:	ee07 3a90 	vmov	s15, r3
 8007c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                (y0 < (float)y && y1 >= (float)y) ||
 8007c72:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007c76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c7e:	d53e      	bpl.n	8007cfe <hagl_fill_polygon+0x1e8>
                (y1 < (float)y && y0 >= (float)y)
 8007c80:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c84:	ee07 3a90 	vmov	s15, r3
 8007c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c8c:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007c90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c98:	db31      	blt.n	8007cfe <hagl_fill_polygon+0x1e8>
            ) {
                nodes[count] = (int16_t)(x0 + (y - y0) / (y1 - y0) * (x1 - x0));
 8007c9a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ca6:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007caa:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007cae:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007cb2:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cbe:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8007cc2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8007cc6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007cca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007cce:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8007cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007cda:	ee17 3a90 	vmov	r3, s15
 8007cde:	b21a      	sxth	r2, r3
 8007ce0:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007ce4:	b292      	uxth	r2, r2
 8007ce6:	005b      	lsls	r3, r3, #1
 8007ce8:	33b0      	adds	r3, #176	@ 0xb0
 8007cea:	443b      	add	r3, r7
 8007cec:	f823 2ca8 	strh.w	r2, [r3, #-168]
                count++;
 8007cf0:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	b29b      	uxth	r3, r3
 8007cfa:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
            }
            j = i;
 8007cfe:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8007d02:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
        for (int16_t i = 0; i < amount; i++) {
 8007d06:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8007d14:	f9b7 20a2 	ldrsh.w	r2, [r7, #162]	@ 0xa2
 8007d18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	f6ff af52 	blt.w	8007bc6 <hagl_fill_polygon+0xb0>
        }

        /* Sort the nodes, via a simple “Bubble” sort. */
        int16_t i = 0;
 8007d22:	2300      	movs	r3, #0
 8007d24:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007d28:	e046      	b.n	8007db8 <hagl_fill_polygon+0x2a2>
            if (nodes[i] > nodes[i + 1]) {
 8007d2a:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d2e:	005b      	lsls	r3, r3, #1
 8007d30:	33b0      	adds	r3, #176	@ 0xb0
 8007d32:	443b      	add	r3, r7
 8007d34:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007d38:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d3c:	3301      	adds	r3, #1
 8007d3e:	005b      	lsls	r3, r3, #1
 8007d40:	33b0      	adds	r3, #176	@ 0xb0
 8007d42:	443b      	add	r3, r7
 8007d44:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d92e      	bls.n	8007daa <hagl_fill_polygon+0x294>
                int16_t swap = nodes[i];
 8007d4c:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d50:	005b      	lsls	r3, r3, #1
 8007d52:	33b0      	adds	r3, #176	@ 0xb0
 8007d54:	443b      	add	r3, r7
 8007d56:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007d5a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
                nodes[i] = nodes[i + 1];
 8007d5e:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d62:	3301      	adds	r3, #1
 8007d64:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007d68:	005b      	lsls	r3, r3, #1
 8007d6a:	33b0      	adds	r3, #176	@ 0xb0
 8007d6c:	443b      	add	r3, r7
 8007d6e:	f833 1ca8 	ldrh.w	r1, [r3, #-168]
 8007d72:	0053      	lsls	r3, r2, #1
 8007d74:	33b0      	adds	r3, #176	@ 0xb0
 8007d76:	443b      	add	r3, r7
 8007d78:	460a      	mov	r2, r1
 8007d7a:	f823 2ca8 	strh.w	r2, [r3, #-168]
                nodes[i + 1] = swap;
 8007d7e:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d82:	3301      	adds	r3, #1
 8007d84:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8007d88:	005b      	lsls	r3, r3, #1
 8007d8a:	33b0      	adds	r3, #176	@ 0xb0
 8007d8c:	443b      	add	r3, r7
 8007d8e:	f823 2ca8 	strh.w	r2, [r3, #-168]
                if (i) {
 8007d92:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00e      	beq.n	8007db8 <hagl_fill_polygon+0x2a2>
                    i--;
 8007d9a:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	3b01      	subs	r3, #1
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8007da8:	e006      	b.n	8007db8 <hagl_fill_polygon+0x2a2>
                }
            } else {
                i++;
 8007daa:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007dae:	b29b      	uxth	r3, r3
 8007db0:	3301      	adds	r3, #1
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007db8:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007dbc:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007dc0:	3b01      	subs	r3, #1
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	dbb1      	blt.n	8007d2a <hagl_fill_polygon+0x214>
            }
        }

        /* Draw lines between nodes. */
        for (int16_t i = 0; i < count; i += 2) {
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007dcc:	e027      	b.n	8007e1e <hagl_fill_polygon+0x308>
            int16_t width = nodes[i + 1] - nodes[i];
 8007dce:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	005b      	lsls	r3, r3, #1
 8007dd6:	33b0      	adds	r3, #176	@ 0xb0
 8007dd8:	443b      	add	r3, r7
 8007dda:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007dde:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007de2:	005b      	lsls	r3, r3, #1
 8007de4:	33b0      	adds	r3, #176	@ 0xb0
 8007de6:	443b      	add	r3, r7
 8007de8:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            hagl_draw_hline(nodes[i], y, width, color);
 8007df4:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	33b0      	adds	r3, #176	@ 0xb0
 8007dfc:	443b      	add	r3, r7
 8007dfe:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007e02:	b218      	sxth	r0, r3
 8007e04:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 8007e08:	88bb      	ldrh	r3, [r7, #4]
 8007e0a:	f9b7 10ae 	ldrsh.w	r1, [r7, #174]	@ 0xae
 8007e0e:	f7ff f8c5 	bl	8006f9c <hagl_draw_hline>
        for (int16_t i = 0; i < count; i += 2) {
 8007e12:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007e16:	3302      	adds	r3, #2
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007e1e:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	@ 0x9e
 8007e22:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007e26:	429a      	cmp	r2, r3
 8007e28:	dbd1      	blt.n	8007dce <hagl_fill_polygon+0x2b8>
    for (y = miny; y < maxy; y++) {
 8007e2a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	3301      	adds	r3, #1
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8007e38:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8007e3c:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8007e40:	429a      	cmp	r2, r3
 8007e42:	f6ff aeb4 	blt.w	8007bae <hagl_fill_polygon+0x98>
        }
    }
}
 8007e46:	bf00      	nop
 8007e48:	bf00      	nop
 8007e4a:	37b0      	adds	r7, #176	@ 0xb0
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <hagl_draw_triangle>:

void hagl_draw_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007e50:	b590      	push	{r4, r7, lr}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	4604      	mov	r4, r0
 8007e58:	4608      	mov	r0, r1
 8007e5a:	4611      	mov	r1, r2
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	4623      	mov	r3, r4
 8007e60:	80fb      	strh	r3, [r7, #6]
 8007e62:	4603      	mov	r3, r0
 8007e64:	80bb      	strh	r3, [r7, #4]
 8007e66:	460b      	mov	r3, r1
 8007e68:	807b      	strh	r3, [r7, #2]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007e6e:	88fb      	ldrh	r3, [r7, #6]
 8007e70:	81bb      	strh	r3, [r7, #12]
 8007e72:	88bb      	ldrh	r3, [r7, #4]
 8007e74:	81fb      	strh	r3, [r7, #14]
 8007e76:	887b      	ldrh	r3, [r7, #2]
 8007e78:	823b      	strh	r3, [r7, #16]
 8007e7a:	883b      	ldrh	r3, [r7, #0]
 8007e7c:	827b      	strh	r3, [r7, #18]
 8007e7e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007e80:	82bb      	strh	r3, [r7, #20]
 8007e82:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007e84:	82fb      	strh	r3, [r7, #22]
    hagl_draw_polygon(3, vertices, color);
 8007e86:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007e88:	f107 030c 	add.w	r3, r7, #12
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	2003      	movs	r0, #3
 8007e90:	f7ff fde1 	bl	8007a56 <hagl_draw_polygon>
};
 8007e94:	bf00      	nop
 8007e96:	371c      	adds	r7, #28
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd90      	pop	{r4, r7, pc}

08007e9c <hagl_fill_triangle>:

void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007e9c:	b590      	push	{r4, r7, lr}
 8007e9e:	b087      	sub	sp, #28
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	4604      	mov	r4, r0
 8007ea4:	4608      	mov	r0, r1
 8007ea6:	4611      	mov	r1, r2
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	4623      	mov	r3, r4
 8007eac:	80fb      	strh	r3, [r7, #6]
 8007eae:	4603      	mov	r3, r0
 8007eb0:	80bb      	strh	r3, [r7, #4]
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	807b      	strh	r3, [r7, #2]
 8007eb6:	4613      	mov	r3, r2
 8007eb8:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007eba:	88fb      	ldrh	r3, [r7, #6]
 8007ebc:	81bb      	strh	r3, [r7, #12]
 8007ebe:	88bb      	ldrh	r3, [r7, #4]
 8007ec0:	81fb      	strh	r3, [r7, #14]
 8007ec2:	887b      	ldrh	r3, [r7, #2]
 8007ec4:	823b      	strh	r3, [r7, #16]
 8007ec6:	883b      	ldrh	r3, [r7, #0]
 8007ec8:	827b      	strh	r3, [r7, #18]
 8007eca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007ecc:	82bb      	strh	r3, [r7, #20]
 8007ece:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ed0:	82fb      	strh	r3, [r7, #22]
    hagl_fill_polygon(3, vertices, color);
 8007ed2:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007ed4:	f107 030c 	add.w	r3, r7, #12
 8007ed8:	4619      	mov	r1, r3
 8007eda:	2003      	movs	r0, #3
 8007edc:	f7ff fe1b 	bl	8007b16 <hagl_fill_polygon>
}
 8007ee0:	bf00      	nop
 8007ee2:	371c      	adds	r7, #28
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd90      	pop	{r4, r7, pc}

08007ee8 <atoi>:
 8007ee8:	220a      	movs	r2, #10
 8007eea:	2100      	movs	r1, #0
 8007eec:	f000 b938 	b.w	8008160 <strtol>

08007ef0 <malloc>:
 8007ef0:	4b02      	ldr	r3, [pc, #8]	@ (8007efc <malloc+0xc>)
 8007ef2:	4601      	mov	r1, r0
 8007ef4:	6818      	ldr	r0, [r3, #0]
 8007ef6:	f000 b82d 	b.w	8007f54 <_malloc_r>
 8007efa:	bf00      	nop
 8007efc:	20000220 	.word	0x20000220

08007f00 <free>:
 8007f00:	4b02      	ldr	r3, [pc, #8]	@ (8007f0c <free+0xc>)
 8007f02:	4601      	mov	r1, r0
 8007f04:	6818      	ldr	r0, [r3, #0]
 8007f06:	f000 bc57 	b.w	80087b8 <_free_r>
 8007f0a:	bf00      	nop
 8007f0c:	20000220 	.word	0x20000220

08007f10 <sbrk_aligned>:
 8007f10:	b570      	push	{r4, r5, r6, lr}
 8007f12:	4e0f      	ldr	r6, [pc, #60]	@ (8007f50 <sbrk_aligned+0x40>)
 8007f14:	460c      	mov	r4, r1
 8007f16:	6831      	ldr	r1, [r6, #0]
 8007f18:	4605      	mov	r5, r0
 8007f1a:	b911      	cbnz	r1, 8007f22 <sbrk_aligned+0x12>
 8007f1c:	f000 fbd0 	bl	80086c0 <_sbrk_r>
 8007f20:	6030      	str	r0, [r6, #0]
 8007f22:	4621      	mov	r1, r4
 8007f24:	4628      	mov	r0, r5
 8007f26:	f000 fbcb 	bl	80086c0 <_sbrk_r>
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	d103      	bne.n	8007f36 <sbrk_aligned+0x26>
 8007f2e:	f04f 34ff 	mov.w	r4, #4294967295
 8007f32:	4620      	mov	r0, r4
 8007f34:	bd70      	pop	{r4, r5, r6, pc}
 8007f36:	1cc4      	adds	r4, r0, #3
 8007f38:	f024 0403 	bic.w	r4, r4, #3
 8007f3c:	42a0      	cmp	r0, r4
 8007f3e:	d0f8      	beq.n	8007f32 <sbrk_aligned+0x22>
 8007f40:	1a21      	subs	r1, r4, r0
 8007f42:	4628      	mov	r0, r5
 8007f44:	f000 fbbc 	bl	80086c0 <_sbrk_r>
 8007f48:	3001      	adds	r0, #1
 8007f4a:	d1f2      	bne.n	8007f32 <sbrk_aligned+0x22>
 8007f4c:	e7ef      	b.n	8007f2e <sbrk_aligned+0x1e>
 8007f4e:	bf00      	nop
 8007f50:	2000af5c 	.word	0x2000af5c

08007f54 <_malloc_r>:
 8007f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f58:	1ccd      	adds	r5, r1, #3
 8007f5a:	f025 0503 	bic.w	r5, r5, #3
 8007f5e:	3508      	adds	r5, #8
 8007f60:	2d0c      	cmp	r5, #12
 8007f62:	bf38      	it	cc
 8007f64:	250c      	movcc	r5, #12
 8007f66:	2d00      	cmp	r5, #0
 8007f68:	4606      	mov	r6, r0
 8007f6a:	db01      	blt.n	8007f70 <_malloc_r+0x1c>
 8007f6c:	42a9      	cmp	r1, r5
 8007f6e:	d904      	bls.n	8007f7a <_malloc_r+0x26>
 8007f70:	230c      	movs	r3, #12
 8007f72:	6033      	str	r3, [r6, #0]
 8007f74:	2000      	movs	r0, #0
 8007f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008050 <_malloc_r+0xfc>
 8007f7e:	f000 f869 	bl	8008054 <__malloc_lock>
 8007f82:	f8d8 3000 	ldr.w	r3, [r8]
 8007f86:	461c      	mov	r4, r3
 8007f88:	bb44      	cbnz	r4, 8007fdc <_malloc_r+0x88>
 8007f8a:	4629      	mov	r1, r5
 8007f8c:	4630      	mov	r0, r6
 8007f8e:	f7ff ffbf 	bl	8007f10 <sbrk_aligned>
 8007f92:	1c43      	adds	r3, r0, #1
 8007f94:	4604      	mov	r4, r0
 8007f96:	d158      	bne.n	800804a <_malloc_r+0xf6>
 8007f98:	f8d8 4000 	ldr.w	r4, [r8]
 8007f9c:	4627      	mov	r7, r4
 8007f9e:	2f00      	cmp	r7, #0
 8007fa0:	d143      	bne.n	800802a <_malloc_r+0xd6>
 8007fa2:	2c00      	cmp	r4, #0
 8007fa4:	d04b      	beq.n	800803e <_malloc_r+0xea>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	4639      	mov	r1, r7
 8007faa:	4630      	mov	r0, r6
 8007fac:	eb04 0903 	add.w	r9, r4, r3
 8007fb0:	f000 fb86 	bl	80086c0 <_sbrk_r>
 8007fb4:	4581      	cmp	r9, r0
 8007fb6:	d142      	bne.n	800803e <_malloc_r+0xea>
 8007fb8:	6821      	ldr	r1, [r4, #0]
 8007fba:	1a6d      	subs	r5, r5, r1
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	4630      	mov	r0, r6
 8007fc0:	f7ff ffa6 	bl	8007f10 <sbrk_aligned>
 8007fc4:	3001      	adds	r0, #1
 8007fc6:	d03a      	beq.n	800803e <_malloc_r+0xea>
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	442b      	add	r3, r5
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	f8d8 3000 	ldr.w	r3, [r8]
 8007fd2:	685a      	ldr	r2, [r3, #4]
 8007fd4:	bb62      	cbnz	r2, 8008030 <_malloc_r+0xdc>
 8007fd6:	f8c8 7000 	str.w	r7, [r8]
 8007fda:	e00f      	b.n	8007ffc <_malloc_r+0xa8>
 8007fdc:	6822      	ldr	r2, [r4, #0]
 8007fde:	1b52      	subs	r2, r2, r5
 8007fe0:	d420      	bmi.n	8008024 <_malloc_r+0xd0>
 8007fe2:	2a0b      	cmp	r2, #11
 8007fe4:	d917      	bls.n	8008016 <_malloc_r+0xc2>
 8007fe6:	1961      	adds	r1, r4, r5
 8007fe8:	42a3      	cmp	r3, r4
 8007fea:	6025      	str	r5, [r4, #0]
 8007fec:	bf18      	it	ne
 8007fee:	6059      	strne	r1, [r3, #4]
 8007ff0:	6863      	ldr	r3, [r4, #4]
 8007ff2:	bf08      	it	eq
 8007ff4:	f8c8 1000 	streq.w	r1, [r8]
 8007ff8:	5162      	str	r2, [r4, r5]
 8007ffa:	604b      	str	r3, [r1, #4]
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f000 f82f 	bl	8008060 <__malloc_unlock>
 8008002:	f104 000b 	add.w	r0, r4, #11
 8008006:	1d23      	adds	r3, r4, #4
 8008008:	f020 0007 	bic.w	r0, r0, #7
 800800c:	1ac2      	subs	r2, r0, r3
 800800e:	bf1c      	itt	ne
 8008010:	1a1b      	subne	r3, r3, r0
 8008012:	50a3      	strne	r3, [r4, r2]
 8008014:	e7af      	b.n	8007f76 <_malloc_r+0x22>
 8008016:	6862      	ldr	r2, [r4, #4]
 8008018:	42a3      	cmp	r3, r4
 800801a:	bf0c      	ite	eq
 800801c:	f8c8 2000 	streq.w	r2, [r8]
 8008020:	605a      	strne	r2, [r3, #4]
 8008022:	e7eb      	b.n	8007ffc <_malloc_r+0xa8>
 8008024:	4623      	mov	r3, r4
 8008026:	6864      	ldr	r4, [r4, #4]
 8008028:	e7ae      	b.n	8007f88 <_malloc_r+0x34>
 800802a:	463c      	mov	r4, r7
 800802c:	687f      	ldr	r7, [r7, #4]
 800802e:	e7b6      	b.n	8007f9e <_malloc_r+0x4a>
 8008030:	461a      	mov	r2, r3
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	42a3      	cmp	r3, r4
 8008036:	d1fb      	bne.n	8008030 <_malloc_r+0xdc>
 8008038:	2300      	movs	r3, #0
 800803a:	6053      	str	r3, [r2, #4]
 800803c:	e7de      	b.n	8007ffc <_malloc_r+0xa8>
 800803e:	230c      	movs	r3, #12
 8008040:	6033      	str	r3, [r6, #0]
 8008042:	4630      	mov	r0, r6
 8008044:	f000 f80c 	bl	8008060 <__malloc_unlock>
 8008048:	e794      	b.n	8007f74 <_malloc_r+0x20>
 800804a:	6005      	str	r5, [r0, #0]
 800804c:	e7d6      	b.n	8007ffc <_malloc_r+0xa8>
 800804e:	bf00      	nop
 8008050:	2000af60 	.word	0x2000af60

08008054 <__malloc_lock>:
 8008054:	4801      	ldr	r0, [pc, #4]	@ (800805c <__malloc_lock+0x8>)
 8008056:	f000 bb80 	b.w	800875a <__retarget_lock_acquire_recursive>
 800805a:	bf00      	nop
 800805c:	2000b0a4 	.word	0x2000b0a4

08008060 <__malloc_unlock>:
 8008060:	4801      	ldr	r0, [pc, #4]	@ (8008068 <__malloc_unlock+0x8>)
 8008062:	f000 bb7b 	b.w	800875c <__retarget_lock_release_recursive>
 8008066:	bf00      	nop
 8008068:	2000b0a4 	.word	0x2000b0a4

0800806c <_strtol_l.constprop.0>:
 800806c:	2b24      	cmp	r3, #36	@ 0x24
 800806e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008072:	4686      	mov	lr, r0
 8008074:	4690      	mov	r8, r2
 8008076:	d801      	bhi.n	800807c <_strtol_l.constprop.0+0x10>
 8008078:	2b01      	cmp	r3, #1
 800807a:	d106      	bne.n	800808a <_strtol_l.constprop.0+0x1e>
 800807c:	f000 fb42 	bl	8008704 <__errno>
 8008080:	2316      	movs	r3, #22
 8008082:	6003      	str	r3, [r0, #0]
 8008084:	2000      	movs	r0, #0
 8008086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800808a:	4834      	ldr	r0, [pc, #208]	@ (800815c <_strtol_l.constprop.0+0xf0>)
 800808c:	460d      	mov	r5, r1
 800808e:	462a      	mov	r2, r5
 8008090:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008094:	5d06      	ldrb	r6, [r0, r4]
 8008096:	f016 0608 	ands.w	r6, r6, #8
 800809a:	d1f8      	bne.n	800808e <_strtol_l.constprop.0+0x22>
 800809c:	2c2d      	cmp	r4, #45	@ 0x2d
 800809e:	d12d      	bne.n	80080fc <_strtol_l.constprop.0+0x90>
 80080a0:	782c      	ldrb	r4, [r5, #0]
 80080a2:	2601      	movs	r6, #1
 80080a4:	1c95      	adds	r5, r2, #2
 80080a6:	f033 0210 	bics.w	r2, r3, #16
 80080aa:	d109      	bne.n	80080c0 <_strtol_l.constprop.0+0x54>
 80080ac:	2c30      	cmp	r4, #48	@ 0x30
 80080ae:	d12a      	bne.n	8008106 <_strtol_l.constprop.0+0x9a>
 80080b0:	782a      	ldrb	r2, [r5, #0]
 80080b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80080b6:	2a58      	cmp	r2, #88	@ 0x58
 80080b8:	d125      	bne.n	8008106 <_strtol_l.constprop.0+0x9a>
 80080ba:	786c      	ldrb	r4, [r5, #1]
 80080bc:	2310      	movs	r3, #16
 80080be:	3502      	adds	r5, #2
 80080c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80080c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80080c8:	2200      	movs	r2, #0
 80080ca:	fbbc f9f3 	udiv	r9, ip, r3
 80080ce:	4610      	mov	r0, r2
 80080d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80080d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80080d8:	2f09      	cmp	r7, #9
 80080da:	d81b      	bhi.n	8008114 <_strtol_l.constprop.0+0xa8>
 80080dc:	463c      	mov	r4, r7
 80080de:	42a3      	cmp	r3, r4
 80080e0:	dd27      	ble.n	8008132 <_strtol_l.constprop.0+0xc6>
 80080e2:	1c57      	adds	r7, r2, #1
 80080e4:	d007      	beq.n	80080f6 <_strtol_l.constprop.0+0x8a>
 80080e6:	4581      	cmp	r9, r0
 80080e8:	d320      	bcc.n	800812c <_strtol_l.constprop.0+0xc0>
 80080ea:	d101      	bne.n	80080f0 <_strtol_l.constprop.0+0x84>
 80080ec:	45a2      	cmp	sl, r4
 80080ee:	db1d      	blt.n	800812c <_strtol_l.constprop.0+0xc0>
 80080f0:	fb00 4003 	mla	r0, r0, r3, r4
 80080f4:	2201      	movs	r2, #1
 80080f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080fa:	e7eb      	b.n	80080d4 <_strtol_l.constprop.0+0x68>
 80080fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80080fe:	bf04      	itt	eq
 8008100:	782c      	ldrbeq	r4, [r5, #0]
 8008102:	1c95      	addeq	r5, r2, #2
 8008104:	e7cf      	b.n	80080a6 <_strtol_l.constprop.0+0x3a>
 8008106:	2b00      	cmp	r3, #0
 8008108:	d1da      	bne.n	80080c0 <_strtol_l.constprop.0+0x54>
 800810a:	2c30      	cmp	r4, #48	@ 0x30
 800810c:	bf0c      	ite	eq
 800810e:	2308      	moveq	r3, #8
 8008110:	230a      	movne	r3, #10
 8008112:	e7d5      	b.n	80080c0 <_strtol_l.constprop.0+0x54>
 8008114:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008118:	2f19      	cmp	r7, #25
 800811a:	d801      	bhi.n	8008120 <_strtol_l.constprop.0+0xb4>
 800811c:	3c37      	subs	r4, #55	@ 0x37
 800811e:	e7de      	b.n	80080de <_strtol_l.constprop.0+0x72>
 8008120:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008124:	2f19      	cmp	r7, #25
 8008126:	d804      	bhi.n	8008132 <_strtol_l.constprop.0+0xc6>
 8008128:	3c57      	subs	r4, #87	@ 0x57
 800812a:	e7d8      	b.n	80080de <_strtol_l.constprop.0+0x72>
 800812c:	f04f 32ff 	mov.w	r2, #4294967295
 8008130:	e7e1      	b.n	80080f6 <_strtol_l.constprop.0+0x8a>
 8008132:	1c53      	adds	r3, r2, #1
 8008134:	d108      	bne.n	8008148 <_strtol_l.constprop.0+0xdc>
 8008136:	2322      	movs	r3, #34	@ 0x22
 8008138:	f8ce 3000 	str.w	r3, [lr]
 800813c:	4660      	mov	r0, ip
 800813e:	f1b8 0f00 	cmp.w	r8, #0
 8008142:	d0a0      	beq.n	8008086 <_strtol_l.constprop.0+0x1a>
 8008144:	1e69      	subs	r1, r5, #1
 8008146:	e006      	b.n	8008156 <_strtol_l.constprop.0+0xea>
 8008148:	b106      	cbz	r6, 800814c <_strtol_l.constprop.0+0xe0>
 800814a:	4240      	negs	r0, r0
 800814c:	f1b8 0f00 	cmp.w	r8, #0
 8008150:	d099      	beq.n	8008086 <_strtol_l.constprop.0+0x1a>
 8008152:	2a00      	cmp	r2, #0
 8008154:	d1f6      	bne.n	8008144 <_strtol_l.constprop.0+0xd8>
 8008156:	f8c8 1000 	str.w	r1, [r8]
 800815a:	e794      	b.n	8008086 <_strtol_l.constprop.0+0x1a>
 800815c:	08012b01 	.word	0x08012b01

08008160 <strtol>:
 8008160:	4613      	mov	r3, r2
 8008162:	460a      	mov	r2, r1
 8008164:	4601      	mov	r1, r0
 8008166:	4802      	ldr	r0, [pc, #8]	@ (8008170 <strtol+0x10>)
 8008168:	6800      	ldr	r0, [r0, #0]
 800816a:	f7ff bf7f 	b.w	800806c <_strtol_l.constprop.0>
 800816e:	bf00      	nop
 8008170:	20000220 	.word	0x20000220

08008174 <_strtoul_l.constprop.0>:
 8008174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008178:	4e34      	ldr	r6, [pc, #208]	@ (800824c <_strtoul_l.constprop.0+0xd8>)
 800817a:	4686      	mov	lr, r0
 800817c:	460d      	mov	r5, r1
 800817e:	4628      	mov	r0, r5
 8008180:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008184:	5d37      	ldrb	r7, [r6, r4]
 8008186:	f017 0708 	ands.w	r7, r7, #8
 800818a:	d1f8      	bne.n	800817e <_strtoul_l.constprop.0+0xa>
 800818c:	2c2d      	cmp	r4, #45	@ 0x2d
 800818e:	d12f      	bne.n	80081f0 <_strtoul_l.constprop.0+0x7c>
 8008190:	782c      	ldrb	r4, [r5, #0]
 8008192:	2701      	movs	r7, #1
 8008194:	1c85      	adds	r5, r0, #2
 8008196:	f033 0010 	bics.w	r0, r3, #16
 800819a:	d109      	bne.n	80081b0 <_strtoul_l.constprop.0+0x3c>
 800819c:	2c30      	cmp	r4, #48	@ 0x30
 800819e:	d12c      	bne.n	80081fa <_strtoul_l.constprop.0+0x86>
 80081a0:	7828      	ldrb	r0, [r5, #0]
 80081a2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80081a6:	2858      	cmp	r0, #88	@ 0x58
 80081a8:	d127      	bne.n	80081fa <_strtoul_l.constprop.0+0x86>
 80081aa:	786c      	ldrb	r4, [r5, #1]
 80081ac:	2310      	movs	r3, #16
 80081ae:	3502      	adds	r5, #2
 80081b0:	f04f 38ff 	mov.w	r8, #4294967295
 80081b4:	2600      	movs	r6, #0
 80081b6:	fbb8 f8f3 	udiv	r8, r8, r3
 80081ba:	fb03 f908 	mul.w	r9, r3, r8
 80081be:	ea6f 0909 	mvn.w	r9, r9
 80081c2:	4630      	mov	r0, r6
 80081c4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80081c8:	f1bc 0f09 	cmp.w	ip, #9
 80081cc:	d81c      	bhi.n	8008208 <_strtoul_l.constprop.0+0x94>
 80081ce:	4664      	mov	r4, ip
 80081d0:	42a3      	cmp	r3, r4
 80081d2:	dd2a      	ble.n	800822a <_strtoul_l.constprop.0+0xb6>
 80081d4:	f1b6 3fff 	cmp.w	r6, #4294967295
 80081d8:	d007      	beq.n	80081ea <_strtoul_l.constprop.0+0x76>
 80081da:	4580      	cmp	r8, r0
 80081dc:	d322      	bcc.n	8008224 <_strtoul_l.constprop.0+0xb0>
 80081de:	d101      	bne.n	80081e4 <_strtoul_l.constprop.0+0x70>
 80081e0:	45a1      	cmp	r9, r4
 80081e2:	db1f      	blt.n	8008224 <_strtoul_l.constprop.0+0xb0>
 80081e4:	fb00 4003 	mla	r0, r0, r3, r4
 80081e8:	2601      	movs	r6, #1
 80081ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081ee:	e7e9      	b.n	80081c4 <_strtoul_l.constprop.0+0x50>
 80081f0:	2c2b      	cmp	r4, #43	@ 0x2b
 80081f2:	bf04      	itt	eq
 80081f4:	782c      	ldrbeq	r4, [r5, #0]
 80081f6:	1c85      	addeq	r5, r0, #2
 80081f8:	e7cd      	b.n	8008196 <_strtoul_l.constprop.0+0x22>
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1d8      	bne.n	80081b0 <_strtoul_l.constprop.0+0x3c>
 80081fe:	2c30      	cmp	r4, #48	@ 0x30
 8008200:	bf0c      	ite	eq
 8008202:	2308      	moveq	r3, #8
 8008204:	230a      	movne	r3, #10
 8008206:	e7d3      	b.n	80081b0 <_strtoul_l.constprop.0+0x3c>
 8008208:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800820c:	f1bc 0f19 	cmp.w	ip, #25
 8008210:	d801      	bhi.n	8008216 <_strtoul_l.constprop.0+0xa2>
 8008212:	3c37      	subs	r4, #55	@ 0x37
 8008214:	e7dc      	b.n	80081d0 <_strtoul_l.constprop.0+0x5c>
 8008216:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800821a:	f1bc 0f19 	cmp.w	ip, #25
 800821e:	d804      	bhi.n	800822a <_strtoul_l.constprop.0+0xb6>
 8008220:	3c57      	subs	r4, #87	@ 0x57
 8008222:	e7d5      	b.n	80081d0 <_strtoul_l.constprop.0+0x5c>
 8008224:	f04f 36ff 	mov.w	r6, #4294967295
 8008228:	e7df      	b.n	80081ea <_strtoul_l.constprop.0+0x76>
 800822a:	1c73      	adds	r3, r6, #1
 800822c:	d106      	bne.n	800823c <_strtoul_l.constprop.0+0xc8>
 800822e:	2322      	movs	r3, #34	@ 0x22
 8008230:	f8ce 3000 	str.w	r3, [lr]
 8008234:	4630      	mov	r0, r6
 8008236:	b932      	cbnz	r2, 8008246 <_strtoul_l.constprop.0+0xd2>
 8008238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800823c:	b107      	cbz	r7, 8008240 <_strtoul_l.constprop.0+0xcc>
 800823e:	4240      	negs	r0, r0
 8008240:	2a00      	cmp	r2, #0
 8008242:	d0f9      	beq.n	8008238 <_strtoul_l.constprop.0+0xc4>
 8008244:	b106      	cbz	r6, 8008248 <_strtoul_l.constprop.0+0xd4>
 8008246:	1e69      	subs	r1, r5, #1
 8008248:	6011      	str	r1, [r2, #0]
 800824a:	e7f5      	b.n	8008238 <_strtoul_l.constprop.0+0xc4>
 800824c:	08012b01 	.word	0x08012b01

08008250 <strtoul>:
 8008250:	4613      	mov	r3, r2
 8008252:	460a      	mov	r2, r1
 8008254:	4601      	mov	r1, r0
 8008256:	4802      	ldr	r0, [pc, #8]	@ (8008260 <strtoul+0x10>)
 8008258:	6800      	ldr	r0, [r0, #0]
 800825a:	f7ff bf8b 	b.w	8008174 <_strtoul_l.constprop.0>
 800825e:	bf00      	nop
 8008260:	20000220 	.word	0x20000220

08008264 <std>:
 8008264:	2300      	movs	r3, #0
 8008266:	b510      	push	{r4, lr}
 8008268:	4604      	mov	r4, r0
 800826a:	e9c0 3300 	strd	r3, r3, [r0]
 800826e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008272:	6083      	str	r3, [r0, #8]
 8008274:	8181      	strh	r1, [r0, #12]
 8008276:	6643      	str	r3, [r0, #100]	@ 0x64
 8008278:	81c2      	strh	r2, [r0, #14]
 800827a:	6183      	str	r3, [r0, #24]
 800827c:	4619      	mov	r1, r3
 800827e:	2208      	movs	r2, #8
 8008280:	305c      	adds	r0, #92	@ 0x5c
 8008282:	f000 f971 	bl	8008568 <memset>
 8008286:	4b0d      	ldr	r3, [pc, #52]	@ (80082bc <std+0x58>)
 8008288:	6263      	str	r3, [r4, #36]	@ 0x24
 800828a:	4b0d      	ldr	r3, [pc, #52]	@ (80082c0 <std+0x5c>)
 800828c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800828e:	4b0d      	ldr	r3, [pc, #52]	@ (80082c4 <std+0x60>)
 8008290:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008292:	4b0d      	ldr	r3, [pc, #52]	@ (80082c8 <std+0x64>)
 8008294:	6323      	str	r3, [r4, #48]	@ 0x30
 8008296:	4b0d      	ldr	r3, [pc, #52]	@ (80082cc <std+0x68>)
 8008298:	6224      	str	r4, [r4, #32]
 800829a:	429c      	cmp	r4, r3
 800829c:	d006      	beq.n	80082ac <std+0x48>
 800829e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80082a2:	4294      	cmp	r4, r2
 80082a4:	d002      	beq.n	80082ac <std+0x48>
 80082a6:	33d0      	adds	r3, #208	@ 0xd0
 80082a8:	429c      	cmp	r4, r3
 80082aa:	d105      	bne.n	80082b8 <std+0x54>
 80082ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80082b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082b4:	f000 ba50 	b.w	8008758 <__retarget_lock_init_recursive>
 80082b8:	bd10      	pop	{r4, pc}
 80082ba:	bf00      	nop
 80082bc:	08008451 	.word	0x08008451
 80082c0:	08008473 	.word	0x08008473
 80082c4:	080084ab 	.word	0x080084ab
 80082c8:	080084cf 	.word	0x080084cf
 80082cc:	2000af64 	.word	0x2000af64

080082d0 <stdio_exit_handler>:
 80082d0:	4a02      	ldr	r2, [pc, #8]	@ (80082dc <stdio_exit_handler+0xc>)
 80082d2:	4903      	ldr	r1, [pc, #12]	@ (80082e0 <stdio_exit_handler+0x10>)
 80082d4:	4803      	ldr	r0, [pc, #12]	@ (80082e4 <stdio_exit_handler+0x14>)
 80082d6:	f000 b869 	b.w	80083ac <_fwalk_sglue>
 80082da:	bf00      	nop
 80082dc:	20000214 	.word	0x20000214
 80082e0:	08008f21 	.word	0x08008f21
 80082e4:	20000224 	.word	0x20000224

080082e8 <cleanup_stdio>:
 80082e8:	6841      	ldr	r1, [r0, #4]
 80082ea:	4b0c      	ldr	r3, [pc, #48]	@ (800831c <cleanup_stdio+0x34>)
 80082ec:	4299      	cmp	r1, r3
 80082ee:	b510      	push	{r4, lr}
 80082f0:	4604      	mov	r4, r0
 80082f2:	d001      	beq.n	80082f8 <cleanup_stdio+0x10>
 80082f4:	f000 fe14 	bl	8008f20 <_fflush_r>
 80082f8:	68a1      	ldr	r1, [r4, #8]
 80082fa:	4b09      	ldr	r3, [pc, #36]	@ (8008320 <cleanup_stdio+0x38>)
 80082fc:	4299      	cmp	r1, r3
 80082fe:	d002      	beq.n	8008306 <cleanup_stdio+0x1e>
 8008300:	4620      	mov	r0, r4
 8008302:	f000 fe0d 	bl	8008f20 <_fflush_r>
 8008306:	68e1      	ldr	r1, [r4, #12]
 8008308:	4b06      	ldr	r3, [pc, #24]	@ (8008324 <cleanup_stdio+0x3c>)
 800830a:	4299      	cmp	r1, r3
 800830c:	d004      	beq.n	8008318 <cleanup_stdio+0x30>
 800830e:	4620      	mov	r0, r4
 8008310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008314:	f000 be04 	b.w	8008f20 <_fflush_r>
 8008318:	bd10      	pop	{r4, pc}
 800831a:	bf00      	nop
 800831c:	2000af64 	.word	0x2000af64
 8008320:	2000afcc 	.word	0x2000afcc
 8008324:	2000b034 	.word	0x2000b034

08008328 <global_stdio_init.part.0>:
 8008328:	b510      	push	{r4, lr}
 800832a:	4b0b      	ldr	r3, [pc, #44]	@ (8008358 <global_stdio_init.part.0+0x30>)
 800832c:	4c0b      	ldr	r4, [pc, #44]	@ (800835c <global_stdio_init.part.0+0x34>)
 800832e:	4a0c      	ldr	r2, [pc, #48]	@ (8008360 <global_stdio_init.part.0+0x38>)
 8008330:	601a      	str	r2, [r3, #0]
 8008332:	4620      	mov	r0, r4
 8008334:	2200      	movs	r2, #0
 8008336:	2104      	movs	r1, #4
 8008338:	f7ff ff94 	bl	8008264 <std>
 800833c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008340:	2201      	movs	r2, #1
 8008342:	2109      	movs	r1, #9
 8008344:	f7ff ff8e 	bl	8008264 <std>
 8008348:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800834c:	2202      	movs	r2, #2
 800834e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008352:	2112      	movs	r1, #18
 8008354:	f7ff bf86 	b.w	8008264 <std>
 8008358:	2000b09c 	.word	0x2000b09c
 800835c:	2000af64 	.word	0x2000af64
 8008360:	080082d1 	.word	0x080082d1

08008364 <__sfp_lock_acquire>:
 8008364:	4801      	ldr	r0, [pc, #4]	@ (800836c <__sfp_lock_acquire+0x8>)
 8008366:	f000 b9f8 	b.w	800875a <__retarget_lock_acquire_recursive>
 800836a:	bf00      	nop
 800836c:	2000b0a5 	.word	0x2000b0a5

08008370 <__sfp_lock_release>:
 8008370:	4801      	ldr	r0, [pc, #4]	@ (8008378 <__sfp_lock_release+0x8>)
 8008372:	f000 b9f3 	b.w	800875c <__retarget_lock_release_recursive>
 8008376:	bf00      	nop
 8008378:	2000b0a5 	.word	0x2000b0a5

0800837c <__sinit>:
 800837c:	b510      	push	{r4, lr}
 800837e:	4604      	mov	r4, r0
 8008380:	f7ff fff0 	bl	8008364 <__sfp_lock_acquire>
 8008384:	6a23      	ldr	r3, [r4, #32]
 8008386:	b11b      	cbz	r3, 8008390 <__sinit+0x14>
 8008388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800838c:	f7ff bff0 	b.w	8008370 <__sfp_lock_release>
 8008390:	4b04      	ldr	r3, [pc, #16]	@ (80083a4 <__sinit+0x28>)
 8008392:	6223      	str	r3, [r4, #32]
 8008394:	4b04      	ldr	r3, [pc, #16]	@ (80083a8 <__sinit+0x2c>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d1f5      	bne.n	8008388 <__sinit+0xc>
 800839c:	f7ff ffc4 	bl	8008328 <global_stdio_init.part.0>
 80083a0:	e7f2      	b.n	8008388 <__sinit+0xc>
 80083a2:	bf00      	nop
 80083a4:	080082e9 	.word	0x080082e9
 80083a8:	2000b09c 	.word	0x2000b09c

080083ac <_fwalk_sglue>:
 80083ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083b0:	4607      	mov	r7, r0
 80083b2:	4688      	mov	r8, r1
 80083b4:	4614      	mov	r4, r2
 80083b6:	2600      	movs	r6, #0
 80083b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083bc:	f1b9 0901 	subs.w	r9, r9, #1
 80083c0:	d505      	bpl.n	80083ce <_fwalk_sglue+0x22>
 80083c2:	6824      	ldr	r4, [r4, #0]
 80083c4:	2c00      	cmp	r4, #0
 80083c6:	d1f7      	bne.n	80083b8 <_fwalk_sglue+0xc>
 80083c8:	4630      	mov	r0, r6
 80083ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ce:	89ab      	ldrh	r3, [r5, #12]
 80083d0:	2b01      	cmp	r3, #1
 80083d2:	d907      	bls.n	80083e4 <_fwalk_sglue+0x38>
 80083d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083d8:	3301      	adds	r3, #1
 80083da:	d003      	beq.n	80083e4 <_fwalk_sglue+0x38>
 80083dc:	4629      	mov	r1, r5
 80083de:	4638      	mov	r0, r7
 80083e0:	47c0      	blx	r8
 80083e2:	4306      	orrs	r6, r0
 80083e4:	3568      	adds	r5, #104	@ 0x68
 80083e6:	e7e9      	b.n	80083bc <_fwalk_sglue+0x10>

080083e8 <sniprintf>:
 80083e8:	b40c      	push	{r2, r3}
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	4b17      	ldr	r3, [pc, #92]	@ (800844c <sniprintf+0x64>)
 80083ee:	1e0c      	subs	r4, r1, #0
 80083f0:	681d      	ldr	r5, [r3, #0]
 80083f2:	b09d      	sub	sp, #116	@ 0x74
 80083f4:	da08      	bge.n	8008408 <sniprintf+0x20>
 80083f6:	238b      	movs	r3, #139	@ 0x8b
 80083f8:	602b      	str	r3, [r5, #0]
 80083fa:	f04f 30ff 	mov.w	r0, #4294967295
 80083fe:	b01d      	add	sp, #116	@ 0x74
 8008400:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008404:	b002      	add	sp, #8
 8008406:	4770      	bx	lr
 8008408:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800840c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008410:	bf14      	ite	ne
 8008412:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008416:	4623      	moveq	r3, r4
 8008418:	9304      	str	r3, [sp, #16]
 800841a:	9307      	str	r3, [sp, #28]
 800841c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008420:	9002      	str	r0, [sp, #8]
 8008422:	9006      	str	r0, [sp, #24]
 8008424:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008428:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800842a:	ab21      	add	r3, sp, #132	@ 0x84
 800842c:	a902      	add	r1, sp, #8
 800842e:	4628      	mov	r0, r5
 8008430:	9301      	str	r3, [sp, #4]
 8008432:	f000 fa67 	bl	8008904 <_svfiprintf_r>
 8008436:	1c43      	adds	r3, r0, #1
 8008438:	bfbc      	itt	lt
 800843a:	238b      	movlt	r3, #139	@ 0x8b
 800843c:	602b      	strlt	r3, [r5, #0]
 800843e:	2c00      	cmp	r4, #0
 8008440:	d0dd      	beq.n	80083fe <sniprintf+0x16>
 8008442:	9b02      	ldr	r3, [sp, #8]
 8008444:	2200      	movs	r2, #0
 8008446:	701a      	strb	r2, [r3, #0]
 8008448:	e7d9      	b.n	80083fe <sniprintf+0x16>
 800844a:	bf00      	nop
 800844c:	20000220 	.word	0x20000220

08008450 <__sread>:
 8008450:	b510      	push	{r4, lr}
 8008452:	460c      	mov	r4, r1
 8008454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008458:	f000 f920 	bl	800869c <_read_r>
 800845c:	2800      	cmp	r0, #0
 800845e:	bfab      	itete	ge
 8008460:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008462:	89a3      	ldrhlt	r3, [r4, #12]
 8008464:	181b      	addge	r3, r3, r0
 8008466:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800846a:	bfac      	ite	ge
 800846c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800846e:	81a3      	strhlt	r3, [r4, #12]
 8008470:	bd10      	pop	{r4, pc}

08008472 <__swrite>:
 8008472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008476:	461f      	mov	r7, r3
 8008478:	898b      	ldrh	r3, [r1, #12]
 800847a:	05db      	lsls	r3, r3, #23
 800847c:	4605      	mov	r5, r0
 800847e:	460c      	mov	r4, r1
 8008480:	4616      	mov	r6, r2
 8008482:	d505      	bpl.n	8008490 <__swrite+0x1e>
 8008484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008488:	2302      	movs	r3, #2
 800848a:	2200      	movs	r2, #0
 800848c:	f000 f8f4 	bl	8008678 <_lseek_r>
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008496:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800849a:	81a3      	strh	r3, [r4, #12]
 800849c:	4632      	mov	r2, r6
 800849e:	463b      	mov	r3, r7
 80084a0:	4628      	mov	r0, r5
 80084a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084a6:	f000 b91b 	b.w	80086e0 <_write_r>

080084aa <__sseek>:
 80084aa:	b510      	push	{r4, lr}
 80084ac:	460c      	mov	r4, r1
 80084ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b2:	f000 f8e1 	bl	8008678 <_lseek_r>
 80084b6:	1c43      	adds	r3, r0, #1
 80084b8:	89a3      	ldrh	r3, [r4, #12]
 80084ba:	bf15      	itete	ne
 80084bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084c6:	81a3      	strheq	r3, [r4, #12]
 80084c8:	bf18      	it	ne
 80084ca:	81a3      	strhne	r3, [r4, #12]
 80084cc:	bd10      	pop	{r4, pc}

080084ce <__sclose>:
 80084ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d2:	f000 b8c1 	b.w	8008658 <_close_r>

080084d6 <_vsniprintf_r>:
 80084d6:	b530      	push	{r4, r5, lr}
 80084d8:	4614      	mov	r4, r2
 80084da:	2c00      	cmp	r4, #0
 80084dc:	b09b      	sub	sp, #108	@ 0x6c
 80084de:	4605      	mov	r5, r0
 80084e0:	461a      	mov	r2, r3
 80084e2:	da05      	bge.n	80084f0 <_vsniprintf_r+0x1a>
 80084e4:	238b      	movs	r3, #139	@ 0x8b
 80084e6:	6003      	str	r3, [r0, #0]
 80084e8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ec:	b01b      	add	sp, #108	@ 0x6c
 80084ee:	bd30      	pop	{r4, r5, pc}
 80084f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80084f4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80084f8:	bf14      	ite	ne
 80084fa:	f104 33ff 	addne.w	r3, r4, #4294967295
 80084fe:	4623      	moveq	r3, r4
 8008500:	9302      	str	r3, [sp, #8]
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008508:	9100      	str	r1, [sp, #0]
 800850a:	9104      	str	r1, [sp, #16]
 800850c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008510:	4669      	mov	r1, sp
 8008512:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008514:	f000 f9f6 	bl	8008904 <_svfiprintf_r>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	bfbc      	itt	lt
 800851c:	238b      	movlt	r3, #139	@ 0x8b
 800851e:	602b      	strlt	r3, [r5, #0]
 8008520:	2c00      	cmp	r4, #0
 8008522:	d0e3      	beq.n	80084ec <_vsniprintf_r+0x16>
 8008524:	9b00      	ldr	r3, [sp, #0]
 8008526:	2200      	movs	r2, #0
 8008528:	701a      	strb	r2, [r3, #0]
 800852a:	e7df      	b.n	80084ec <_vsniprintf_r+0x16>

0800852c <vsniprintf>:
 800852c:	b507      	push	{r0, r1, r2, lr}
 800852e:	9300      	str	r3, [sp, #0]
 8008530:	4613      	mov	r3, r2
 8008532:	460a      	mov	r2, r1
 8008534:	4601      	mov	r1, r0
 8008536:	4803      	ldr	r0, [pc, #12]	@ (8008544 <vsniprintf+0x18>)
 8008538:	6800      	ldr	r0, [r0, #0]
 800853a:	f7ff ffcc 	bl	80084d6 <_vsniprintf_r>
 800853e:	b003      	add	sp, #12
 8008540:	f85d fb04 	ldr.w	pc, [sp], #4
 8008544:	20000220 	.word	0x20000220

08008548 <memcmp>:
 8008548:	b510      	push	{r4, lr}
 800854a:	3901      	subs	r1, #1
 800854c:	4402      	add	r2, r0
 800854e:	4290      	cmp	r0, r2
 8008550:	d101      	bne.n	8008556 <memcmp+0xe>
 8008552:	2000      	movs	r0, #0
 8008554:	e005      	b.n	8008562 <memcmp+0x1a>
 8008556:	7803      	ldrb	r3, [r0, #0]
 8008558:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800855c:	42a3      	cmp	r3, r4
 800855e:	d001      	beq.n	8008564 <memcmp+0x1c>
 8008560:	1b18      	subs	r0, r3, r4
 8008562:	bd10      	pop	{r4, pc}
 8008564:	3001      	adds	r0, #1
 8008566:	e7f2      	b.n	800854e <memcmp+0x6>

08008568 <memset>:
 8008568:	4402      	add	r2, r0
 800856a:	4603      	mov	r3, r0
 800856c:	4293      	cmp	r3, r2
 800856e:	d100      	bne.n	8008572 <memset+0xa>
 8008570:	4770      	bx	lr
 8008572:	f803 1b01 	strb.w	r1, [r3], #1
 8008576:	e7f9      	b.n	800856c <memset+0x4>

08008578 <strncpy>:
 8008578:	b510      	push	{r4, lr}
 800857a:	3901      	subs	r1, #1
 800857c:	4603      	mov	r3, r0
 800857e:	b132      	cbz	r2, 800858e <strncpy+0x16>
 8008580:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008584:	f803 4b01 	strb.w	r4, [r3], #1
 8008588:	3a01      	subs	r2, #1
 800858a:	2c00      	cmp	r4, #0
 800858c:	d1f7      	bne.n	800857e <strncpy+0x6>
 800858e:	441a      	add	r2, r3
 8008590:	2100      	movs	r1, #0
 8008592:	4293      	cmp	r3, r2
 8008594:	d100      	bne.n	8008598 <strncpy+0x20>
 8008596:	bd10      	pop	{r4, pc}
 8008598:	f803 1b01 	strb.w	r1, [r3], #1
 800859c:	e7f9      	b.n	8008592 <strncpy+0x1a>
	...

080085a0 <strtok>:
 80085a0:	4b16      	ldr	r3, [pc, #88]	@ (80085fc <strtok+0x5c>)
 80085a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a6:	681f      	ldr	r7, [r3, #0]
 80085a8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80085aa:	4605      	mov	r5, r0
 80085ac:	460e      	mov	r6, r1
 80085ae:	b9ec      	cbnz	r4, 80085ec <strtok+0x4c>
 80085b0:	2050      	movs	r0, #80	@ 0x50
 80085b2:	f7ff fc9d 	bl	8007ef0 <malloc>
 80085b6:	4602      	mov	r2, r0
 80085b8:	6478      	str	r0, [r7, #68]	@ 0x44
 80085ba:	b920      	cbnz	r0, 80085c6 <strtok+0x26>
 80085bc:	4b10      	ldr	r3, [pc, #64]	@ (8008600 <strtok+0x60>)
 80085be:	4811      	ldr	r0, [pc, #68]	@ (8008604 <strtok+0x64>)
 80085c0:	215b      	movs	r1, #91	@ 0x5b
 80085c2:	f000 f8db 	bl	800877c <__assert_func>
 80085c6:	e9c0 4400 	strd	r4, r4, [r0]
 80085ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80085ce:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80085d2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80085d6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80085da:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80085de:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80085e2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80085e6:	6184      	str	r4, [r0, #24]
 80085e8:	7704      	strb	r4, [r0, #28]
 80085ea:	6244      	str	r4, [r0, #36]	@ 0x24
 80085ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085ee:	4631      	mov	r1, r6
 80085f0:	4628      	mov	r0, r5
 80085f2:	2301      	movs	r3, #1
 80085f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085f8:	f000 b806 	b.w	8008608 <__strtok_r>
 80085fc:	20000220 	.word	0x20000220
 8008600:	08012c01 	.word	0x08012c01
 8008604:	08012c18 	.word	0x08012c18

08008608 <__strtok_r>:
 8008608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800860a:	4604      	mov	r4, r0
 800860c:	b908      	cbnz	r0, 8008612 <__strtok_r+0xa>
 800860e:	6814      	ldr	r4, [r2, #0]
 8008610:	b144      	cbz	r4, 8008624 <__strtok_r+0x1c>
 8008612:	4620      	mov	r0, r4
 8008614:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008618:	460f      	mov	r7, r1
 800861a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800861e:	b91e      	cbnz	r6, 8008628 <__strtok_r+0x20>
 8008620:	b965      	cbnz	r5, 800863c <__strtok_r+0x34>
 8008622:	6015      	str	r5, [r2, #0]
 8008624:	2000      	movs	r0, #0
 8008626:	e005      	b.n	8008634 <__strtok_r+0x2c>
 8008628:	42b5      	cmp	r5, r6
 800862a:	d1f6      	bne.n	800861a <__strtok_r+0x12>
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1f0      	bne.n	8008612 <__strtok_r+0xa>
 8008630:	6014      	str	r4, [r2, #0]
 8008632:	7003      	strb	r3, [r0, #0]
 8008634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008636:	461c      	mov	r4, r3
 8008638:	e00c      	b.n	8008654 <__strtok_r+0x4c>
 800863a:	b915      	cbnz	r5, 8008642 <__strtok_r+0x3a>
 800863c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008640:	460e      	mov	r6, r1
 8008642:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008646:	42ab      	cmp	r3, r5
 8008648:	d1f7      	bne.n	800863a <__strtok_r+0x32>
 800864a:	2b00      	cmp	r3, #0
 800864c:	d0f3      	beq.n	8008636 <__strtok_r+0x2e>
 800864e:	2300      	movs	r3, #0
 8008650:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008654:	6014      	str	r4, [r2, #0]
 8008656:	e7ed      	b.n	8008634 <__strtok_r+0x2c>

08008658 <_close_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4d06      	ldr	r5, [pc, #24]	@ (8008674 <_close_r+0x1c>)
 800865c:	2300      	movs	r3, #0
 800865e:	4604      	mov	r4, r0
 8008660:	4608      	mov	r0, r1
 8008662:	602b      	str	r3, [r5, #0]
 8008664:	f7f9 fd20 	bl	80020a8 <_close>
 8008668:	1c43      	adds	r3, r0, #1
 800866a:	d102      	bne.n	8008672 <_close_r+0x1a>
 800866c:	682b      	ldr	r3, [r5, #0]
 800866e:	b103      	cbz	r3, 8008672 <_close_r+0x1a>
 8008670:	6023      	str	r3, [r4, #0]
 8008672:	bd38      	pop	{r3, r4, r5, pc}
 8008674:	2000b0a0 	.word	0x2000b0a0

08008678 <_lseek_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d07      	ldr	r5, [pc, #28]	@ (8008698 <_lseek_r+0x20>)
 800867c:	4604      	mov	r4, r0
 800867e:	4608      	mov	r0, r1
 8008680:	4611      	mov	r1, r2
 8008682:	2200      	movs	r2, #0
 8008684:	602a      	str	r2, [r5, #0]
 8008686:	461a      	mov	r2, r3
 8008688:	f7f9 fd35 	bl	80020f6 <_lseek>
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	d102      	bne.n	8008696 <_lseek_r+0x1e>
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	b103      	cbz	r3, 8008696 <_lseek_r+0x1e>
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	bd38      	pop	{r3, r4, r5, pc}
 8008698:	2000b0a0 	.word	0x2000b0a0

0800869c <_read_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d07      	ldr	r5, [pc, #28]	@ (80086bc <_read_r+0x20>)
 80086a0:	4604      	mov	r4, r0
 80086a2:	4608      	mov	r0, r1
 80086a4:	4611      	mov	r1, r2
 80086a6:	2200      	movs	r2, #0
 80086a8:	602a      	str	r2, [r5, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	f7f9 fcc3 	bl	8002036 <_read>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d102      	bne.n	80086ba <_read_r+0x1e>
 80086b4:	682b      	ldr	r3, [r5, #0]
 80086b6:	b103      	cbz	r3, 80086ba <_read_r+0x1e>
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	2000b0a0 	.word	0x2000b0a0

080086c0 <_sbrk_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	4d06      	ldr	r5, [pc, #24]	@ (80086dc <_sbrk_r+0x1c>)
 80086c4:	2300      	movs	r3, #0
 80086c6:	4604      	mov	r4, r0
 80086c8:	4608      	mov	r0, r1
 80086ca:	602b      	str	r3, [r5, #0]
 80086cc:	f7f9 fd20 	bl	8002110 <_sbrk>
 80086d0:	1c43      	adds	r3, r0, #1
 80086d2:	d102      	bne.n	80086da <_sbrk_r+0x1a>
 80086d4:	682b      	ldr	r3, [r5, #0]
 80086d6:	b103      	cbz	r3, 80086da <_sbrk_r+0x1a>
 80086d8:	6023      	str	r3, [r4, #0]
 80086da:	bd38      	pop	{r3, r4, r5, pc}
 80086dc:	2000b0a0 	.word	0x2000b0a0

080086e0 <_write_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d07      	ldr	r5, [pc, #28]	@ (8008700 <_write_r+0x20>)
 80086e4:	4604      	mov	r4, r0
 80086e6:	4608      	mov	r0, r1
 80086e8:	4611      	mov	r1, r2
 80086ea:	2200      	movs	r2, #0
 80086ec:	602a      	str	r2, [r5, #0]
 80086ee:	461a      	mov	r2, r3
 80086f0:	f7f9 fcbe 	bl	8002070 <_write>
 80086f4:	1c43      	adds	r3, r0, #1
 80086f6:	d102      	bne.n	80086fe <_write_r+0x1e>
 80086f8:	682b      	ldr	r3, [r5, #0]
 80086fa:	b103      	cbz	r3, 80086fe <_write_r+0x1e>
 80086fc:	6023      	str	r3, [r4, #0]
 80086fe:	bd38      	pop	{r3, r4, r5, pc}
 8008700:	2000b0a0 	.word	0x2000b0a0

08008704 <__errno>:
 8008704:	4b01      	ldr	r3, [pc, #4]	@ (800870c <__errno+0x8>)
 8008706:	6818      	ldr	r0, [r3, #0]
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	20000220 	.word	0x20000220

08008710 <__libc_init_array>:
 8008710:	b570      	push	{r4, r5, r6, lr}
 8008712:	4d0d      	ldr	r5, [pc, #52]	@ (8008748 <__libc_init_array+0x38>)
 8008714:	4c0d      	ldr	r4, [pc, #52]	@ (800874c <__libc_init_array+0x3c>)
 8008716:	1b64      	subs	r4, r4, r5
 8008718:	10a4      	asrs	r4, r4, #2
 800871a:	2600      	movs	r6, #0
 800871c:	42a6      	cmp	r6, r4
 800871e:	d109      	bne.n	8008734 <__libc_init_array+0x24>
 8008720:	4d0b      	ldr	r5, [pc, #44]	@ (8008750 <__libc_init_array+0x40>)
 8008722:	4c0c      	ldr	r4, [pc, #48]	@ (8008754 <__libc_init_array+0x44>)
 8008724:	f000 ff2a 	bl	800957c <_init>
 8008728:	1b64      	subs	r4, r4, r5
 800872a:	10a4      	asrs	r4, r4, #2
 800872c:	2600      	movs	r6, #0
 800872e:	42a6      	cmp	r6, r4
 8008730:	d105      	bne.n	800873e <__libc_init_array+0x2e>
 8008732:	bd70      	pop	{r4, r5, r6, pc}
 8008734:	f855 3b04 	ldr.w	r3, [r5], #4
 8008738:	4798      	blx	r3
 800873a:	3601      	adds	r6, #1
 800873c:	e7ee      	b.n	800871c <__libc_init_array+0xc>
 800873e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008742:	4798      	blx	r3
 8008744:	3601      	adds	r6, #1
 8008746:	e7f2      	b.n	800872e <__libc_init_array+0x1e>
 8008748:	08012cec 	.word	0x08012cec
 800874c:	08012cec 	.word	0x08012cec
 8008750:	08012cec 	.word	0x08012cec
 8008754:	08012cf0 	.word	0x08012cf0

08008758 <__retarget_lock_init_recursive>:
 8008758:	4770      	bx	lr

0800875a <__retarget_lock_acquire_recursive>:
 800875a:	4770      	bx	lr

0800875c <__retarget_lock_release_recursive>:
 800875c:	4770      	bx	lr

0800875e <memcpy>:
 800875e:	440a      	add	r2, r1
 8008760:	4291      	cmp	r1, r2
 8008762:	f100 33ff 	add.w	r3, r0, #4294967295
 8008766:	d100      	bne.n	800876a <memcpy+0xc>
 8008768:	4770      	bx	lr
 800876a:	b510      	push	{r4, lr}
 800876c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008770:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008774:	4291      	cmp	r1, r2
 8008776:	d1f9      	bne.n	800876c <memcpy+0xe>
 8008778:	bd10      	pop	{r4, pc}
	...

0800877c <__assert_func>:
 800877c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800877e:	4614      	mov	r4, r2
 8008780:	461a      	mov	r2, r3
 8008782:	4b09      	ldr	r3, [pc, #36]	@ (80087a8 <__assert_func+0x2c>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4605      	mov	r5, r0
 8008788:	68d8      	ldr	r0, [r3, #12]
 800878a:	b954      	cbnz	r4, 80087a2 <__assert_func+0x26>
 800878c:	4b07      	ldr	r3, [pc, #28]	@ (80087ac <__assert_func+0x30>)
 800878e:	461c      	mov	r4, r3
 8008790:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008794:	9100      	str	r1, [sp, #0]
 8008796:	462b      	mov	r3, r5
 8008798:	4905      	ldr	r1, [pc, #20]	@ (80087b0 <__assert_func+0x34>)
 800879a:	f000 fbe9 	bl	8008f70 <fiprintf>
 800879e:	f000 fc13 	bl	8008fc8 <abort>
 80087a2:	4b04      	ldr	r3, [pc, #16]	@ (80087b4 <__assert_func+0x38>)
 80087a4:	e7f4      	b.n	8008790 <__assert_func+0x14>
 80087a6:	bf00      	nop
 80087a8:	20000220 	.word	0x20000220
 80087ac:	08012cad 	.word	0x08012cad
 80087b0:	08012c7f 	.word	0x08012c7f
 80087b4:	08012c72 	.word	0x08012c72

080087b8 <_free_r>:
 80087b8:	b538      	push	{r3, r4, r5, lr}
 80087ba:	4605      	mov	r5, r0
 80087bc:	2900      	cmp	r1, #0
 80087be:	d041      	beq.n	8008844 <_free_r+0x8c>
 80087c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087c4:	1f0c      	subs	r4, r1, #4
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	bfb8      	it	lt
 80087ca:	18e4      	addlt	r4, r4, r3
 80087cc:	f7ff fc42 	bl	8008054 <__malloc_lock>
 80087d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008848 <_free_r+0x90>)
 80087d2:	6813      	ldr	r3, [r2, #0]
 80087d4:	b933      	cbnz	r3, 80087e4 <_free_r+0x2c>
 80087d6:	6063      	str	r3, [r4, #4]
 80087d8:	6014      	str	r4, [r2, #0]
 80087da:	4628      	mov	r0, r5
 80087dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087e0:	f7ff bc3e 	b.w	8008060 <__malloc_unlock>
 80087e4:	42a3      	cmp	r3, r4
 80087e6:	d908      	bls.n	80087fa <_free_r+0x42>
 80087e8:	6820      	ldr	r0, [r4, #0]
 80087ea:	1821      	adds	r1, r4, r0
 80087ec:	428b      	cmp	r3, r1
 80087ee:	bf01      	itttt	eq
 80087f0:	6819      	ldreq	r1, [r3, #0]
 80087f2:	685b      	ldreq	r3, [r3, #4]
 80087f4:	1809      	addeq	r1, r1, r0
 80087f6:	6021      	streq	r1, [r4, #0]
 80087f8:	e7ed      	b.n	80087d6 <_free_r+0x1e>
 80087fa:	461a      	mov	r2, r3
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	b10b      	cbz	r3, 8008804 <_free_r+0x4c>
 8008800:	42a3      	cmp	r3, r4
 8008802:	d9fa      	bls.n	80087fa <_free_r+0x42>
 8008804:	6811      	ldr	r1, [r2, #0]
 8008806:	1850      	adds	r0, r2, r1
 8008808:	42a0      	cmp	r0, r4
 800880a:	d10b      	bne.n	8008824 <_free_r+0x6c>
 800880c:	6820      	ldr	r0, [r4, #0]
 800880e:	4401      	add	r1, r0
 8008810:	1850      	adds	r0, r2, r1
 8008812:	4283      	cmp	r3, r0
 8008814:	6011      	str	r1, [r2, #0]
 8008816:	d1e0      	bne.n	80087da <_free_r+0x22>
 8008818:	6818      	ldr	r0, [r3, #0]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	6053      	str	r3, [r2, #4]
 800881e:	4408      	add	r0, r1
 8008820:	6010      	str	r0, [r2, #0]
 8008822:	e7da      	b.n	80087da <_free_r+0x22>
 8008824:	d902      	bls.n	800882c <_free_r+0x74>
 8008826:	230c      	movs	r3, #12
 8008828:	602b      	str	r3, [r5, #0]
 800882a:	e7d6      	b.n	80087da <_free_r+0x22>
 800882c:	6820      	ldr	r0, [r4, #0]
 800882e:	1821      	adds	r1, r4, r0
 8008830:	428b      	cmp	r3, r1
 8008832:	bf04      	itt	eq
 8008834:	6819      	ldreq	r1, [r3, #0]
 8008836:	685b      	ldreq	r3, [r3, #4]
 8008838:	6063      	str	r3, [r4, #4]
 800883a:	bf04      	itt	eq
 800883c:	1809      	addeq	r1, r1, r0
 800883e:	6021      	streq	r1, [r4, #0]
 8008840:	6054      	str	r4, [r2, #4]
 8008842:	e7ca      	b.n	80087da <_free_r+0x22>
 8008844:	bd38      	pop	{r3, r4, r5, pc}
 8008846:	bf00      	nop
 8008848:	2000af60 	.word	0x2000af60

0800884c <__ssputs_r>:
 800884c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008850:	688e      	ldr	r6, [r1, #8]
 8008852:	461f      	mov	r7, r3
 8008854:	42be      	cmp	r6, r7
 8008856:	680b      	ldr	r3, [r1, #0]
 8008858:	4682      	mov	sl, r0
 800885a:	460c      	mov	r4, r1
 800885c:	4690      	mov	r8, r2
 800885e:	d82d      	bhi.n	80088bc <__ssputs_r+0x70>
 8008860:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008864:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008868:	d026      	beq.n	80088b8 <__ssputs_r+0x6c>
 800886a:	6965      	ldr	r5, [r4, #20]
 800886c:	6909      	ldr	r1, [r1, #16]
 800886e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008872:	eba3 0901 	sub.w	r9, r3, r1
 8008876:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800887a:	1c7b      	adds	r3, r7, #1
 800887c:	444b      	add	r3, r9
 800887e:	106d      	asrs	r5, r5, #1
 8008880:	429d      	cmp	r5, r3
 8008882:	bf38      	it	cc
 8008884:	461d      	movcc	r5, r3
 8008886:	0553      	lsls	r3, r2, #21
 8008888:	d527      	bpl.n	80088da <__ssputs_r+0x8e>
 800888a:	4629      	mov	r1, r5
 800888c:	f7ff fb62 	bl	8007f54 <_malloc_r>
 8008890:	4606      	mov	r6, r0
 8008892:	b360      	cbz	r0, 80088ee <__ssputs_r+0xa2>
 8008894:	6921      	ldr	r1, [r4, #16]
 8008896:	464a      	mov	r2, r9
 8008898:	f7ff ff61 	bl	800875e <memcpy>
 800889c:	89a3      	ldrh	r3, [r4, #12]
 800889e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088a6:	81a3      	strh	r3, [r4, #12]
 80088a8:	6126      	str	r6, [r4, #16]
 80088aa:	6165      	str	r5, [r4, #20]
 80088ac:	444e      	add	r6, r9
 80088ae:	eba5 0509 	sub.w	r5, r5, r9
 80088b2:	6026      	str	r6, [r4, #0]
 80088b4:	60a5      	str	r5, [r4, #8]
 80088b6:	463e      	mov	r6, r7
 80088b8:	42be      	cmp	r6, r7
 80088ba:	d900      	bls.n	80088be <__ssputs_r+0x72>
 80088bc:	463e      	mov	r6, r7
 80088be:	6820      	ldr	r0, [r4, #0]
 80088c0:	4632      	mov	r2, r6
 80088c2:	4641      	mov	r1, r8
 80088c4:	f000 fb66 	bl	8008f94 <memmove>
 80088c8:	68a3      	ldr	r3, [r4, #8]
 80088ca:	1b9b      	subs	r3, r3, r6
 80088cc:	60a3      	str	r3, [r4, #8]
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	4433      	add	r3, r6
 80088d2:	6023      	str	r3, [r4, #0]
 80088d4:	2000      	movs	r0, #0
 80088d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088da:	462a      	mov	r2, r5
 80088dc:	f000 fb7b 	bl	8008fd6 <_realloc_r>
 80088e0:	4606      	mov	r6, r0
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d1e0      	bne.n	80088a8 <__ssputs_r+0x5c>
 80088e6:	6921      	ldr	r1, [r4, #16]
 80088e8:	4650      	mov	r0, sl
 80088ea:	f7ff ff65 	bl	80087b8 <_free_r>
 80088ee:	230c      	movs	r3, #12
 80088f0:	f8ca 3000 	str.w	r3, [sl]
 80088f4:	89a3      	ldrh	r3, [r4, #12]
 80088f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088fa:	81a3      	strh	r3, [r4, #12]
 80088fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008900:	e7e9      	b.n	80088d6 <__ssputs_r+0x8a>
	...

08008904 <_svfiprintf_r>:
 8008904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008908:	4698      	mov	r8, r3
 800890a:	898b      	ldrh	r3, [r1, #12]
 800890c:	061b      	lsls	r3, r3, #24
 800890e:	b09d      	sub	sp, #116	@ 0x74
 8008910:	4607      	mov	r7, r0
 8008912:	460d      	mov	r5, r1
 8008914:	4614      	mov	r4, r2
 8008916:	d510      	bpl.n	800893a <_svfiprintf_r+0x36>
 8008918:	690b      	ldr	r3, [r1, #16]
 800891a:	b973      	cbnz	r3, 800893a <_svfiprintf_r+0x36>
 800891c:	2140      	movs	r1, #64	@ 0x40
 800891e:	f7ff fb19 	bl	8007f54 <_malloc_r>
 8008922:	6028      	str	r0, [r5, #0]
 8008924:	6128      	str	r0, [r5, #16]
 8008926:	b930      	cbnz	r0, 8008936 <_svfiprintf_r+0x32>
 8008928:	230c      	movs	r3, #12
 800892a:	603b      	str	r3, [r7, #0]
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	b01d      	add	sp, #116	@ 0x74
 8008932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008936:	2340      	movs	r3, #64	@ 0x40
 8008938:	616b      	str	r3, [r5, #20]
 800893a:	2300      	movs	r3, #0
 800893c:	9309      	str	r3, [sp, #36]	@ 0x24
 800893e:	2320      	movs	r3, #32
 8008940:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008944:	f8cd 800c 	str.w	r8, [sp, #12]
 8008948:	2330      	movs	r3, #48	@ 0x30
 800894a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008ae8 <_svfiprintf_r+0x1e4>
 800894e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008952:	f04f 0901 	mov.w	r9, #1
 8008956:	4623      	mov	r3, r4
 8008958:	469a      	mov	sl, r3
 800895a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800895e:	b10a      	cbz	r2, 8008964 <_svfiprintf_r+0x60>
 8008960:	2a25      	cmp	r2, #37	@ 0x25
 8008962:	d1f9      	bne.n	8008958 <_svfiprintf_r+0x54>
 8008964:	ebba 0b04 	subs.w	fp, sl, r4
 8008968:	d00b      	beq.n	8008982 <_svfiprintf_r+0x7e>
 800896a:	465b      	mov	r3, fp
 800896c:	4622      	mov	r2, r4
 800896e:	4629      	mov	r1, r5
 8008970:	4638      	mov	r0, r7
 8008972:	f7ff ff6b 	bl	800884c <__ssputs_r>
 8008976:	3001      	adds	r0, #1
 8008978:	f000 80a7 	beq.w	8008aca <_svfiprintf_r+0x1c6>
 800897c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800897e:	445a      	add	r2, fp
 8008980:	9209      	str	r2, [sp, #36]	@ 0x24
 8008982:	f89a 3000 	ldrb.w	r3, [sl]
 8008986:	2b00      	cmp	r3, #0
 8008988:	f000 809f 	beq.w	8008aca <_svfiprintf_r+0x1c6>
 800898c:	2300      	movs	r3, #0
 800898e:	f04f 32ff 	mov.w	r2, #4294967295
 8008992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008996:	f10a 0a01 	add.w	sl, sl, #1
 800899a:	9304      	str	r3, [sp, #16]
 800899c:	9307      	str	r3, [sp, #28]
 800899e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80089a4:	4654      	mov	r4, sl
 80089a6:	2205      	movs	r2, #5
 80089a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ac:	484e      	ldr	r0, [pc, #312]	@ (8008ae8 <_svfiprintf_r+0x1e4>)
 80089ae:	f7f7 fc17 	bl	80001e0 <memchr>
 80089b2:	9a04      	ldr	r2, [sp, #16]
 80089b4:	b9d8      	cbnz	r0, 80089ee <_svfiprintf_r+0xea>
 80089b6:	06d0      	lsls	r0, r2, #27
 80089b8:	bf44      	itt	mi
 80089ba:	2320      	movmi	r3, #32
 80089bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089c0:	0711      	lsls	r1, r2, #28
 80089c2:	bf44      	itt	mi
 80089c4:	232b      	movmi	r3, #43	@ 0x2b
 80089c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089ca:	f89a 3000 	ldrb.w	r3, [sl]
 80089ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80089d0:	d015      	beq.n	80089fe <_svfiprintf_r+0xfa>
 80089d2:	9a07      	ldr	r2, [sp, #28]
 80089d4:	4654      	mov	r4, sl
 80089d6:	2000      	movs	r0, #0
 80089d8:	f04f 0c0a 	mov.w	ip, #10
 80089dc:	4621      	mov	r1, r4
 80089de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089e2:	3b30      	subs	r3, #48	@ 0x30
 80089e4:	2b09      	cmp	r3, #9
 80089e6:	d94b      	bls.n	8008a80 <_svfiprintf_r+0x17c>
 80089e8:	b1b0      	cbz	r0, 8008a18 <_svfiprintf_r+0x114>
 80089ea:	9207      	str	r2, [sp, #28]
 80089ec:	e014      	b.n	8008a18 <_svfiprintf_r+0x114>
 80089ee:	eba0 0308 	sub.w	r3, r0, r8
 80089f2:	fa09 f303 	lsl.w	r3, r9, r3
 80089f6:	4313      	orrs	r3, r2
 80089f8:	9304      	str	r3, [sp, #16]
 80089fa:	46a2      	mov	sl, r4
 80089fc:	e7d2      	b.n	80089a4 <_svfiprintf_r+0xa0>
 80089fe:	9b03      	ldr	r3, [sp, #12]
 8008a00:	1d19      	adds	r1, r3, #4
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	9103      	str	r1, [sp, #12]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	bfbb      	ittet	lt
 8008a0a:	425b      	neglt	r3, r3
 8008a0c:	f042 0202 	orrlt.w	r2, r2, #2
 8008a10:	9307      	strge	r3, [sp, #28]
 8008a12:	9307      	strlt	r3, [sp, #28]
 8008a14:	bfb8      	it	lt
 8008a16:	9204      	strlt	r2, [sp, #16]
 8008a18:	7823      	ldrb	r3, [r4, #0]
 8008a1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a1c:	d10a      	bne.n	8008a34 <_svfiprintf_r+0x130>
 8008a1e:	7863      	ldrb	r3, [r4, #1]
 8008a20:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a22:	d132      	bne.n	8008a8a <_svfiprintf_r+0x186>
 8008a24:	9b03      	ldr	r3, [sp, #12]
 8008a26:	1d1a      	adds	r2, r3, #4
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	9203      	str	r2, [sp, #12]
 8008a2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a30:	3402      	adds	r4, #2
 8008a32:	9305      	str	r3, [sp, #20]
 8008a34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008af8 <_svfiprintf_r+0x1f4>
 8008a38:	7821      	ldrb	r1, [r4, #0]
 8008a3a:	2203      	movs	r2, #3
 8008a3c:	4650      	mov	r0, sl
 8008a3e:	f7f7 fbcf 	bl	80001e0 <memchr>
 8008a42:	b138      	cbz	r0, 8008a54 <_svfiprintf_r+0x150>
 8008a44:	9b04      	ldr	r3, [sp, #16]
 8008a46:	eba0 000a 	sub.w	r0, r0, sl
 8008a4a:	2240      	movs	r2, #64	@ 0x40
 8008a4c:	4082      	lsls	r2, r0
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	3401      	adds	r4, #1
 8008a52:	9304      	str	r3, [sp, #16]
 8008a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a58:	4824      	ldr	r0, [pc, #144]	@ (8008aec <_svfiprintf_r+0x1e8>)
 8008a5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a5e:	2206      	movs	r2, #6
 8008a60:	f7f7 fbbe 	bl	80001e0 <memchr>
 8008a64:	2800      	cmp	r0, #0
 8008a66:	d036      	beq.n	8008ad6 <_svfiprintf_r+0x1d2>
 8008a68:	4b21      	ldr	r3, [pc, #132]	@ (8008af0 <_svfiprintf_r+0x1ec>)
 8008a6a:	bb1b      	cbnz	r3, 8008ab4 <_svfiprintf_r+0x1b0>
 8008a6c:	9b03      	ldr	r3, [sp, #12]
 8008a6e:	3307      	adds	r3, #7
 8008a70:	f023 0307 	bic.w	r3, r3, #7
 8008a74:	3308      	adds	r3, #8
 8008a76:	9303      	str	r3, [sp, #12]
 8008a78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a7a:	4433      	add	r3, r6
 8008a7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a7e:	e76a      	b.n	8008956 <_svfiprintf_r+0x52>
 8008a80:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a84:	460c      	mov	r4, r1
 8008a86:	2001      	movs	r0, #1
 8008a88:	e7a8      	b.n	80089dc <_svfiprintf_r+0xd8>
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	3401      	adds	r4, #1
 8008a8e:	9305      	str	r3, [sp, #20]
 8008a90:	4619      	mov	r1, r3
 8008a92:	f04f 0c0a 	mov.w	ip, #10
 8008a96:	4620      	mov	r0, r4
 8008a98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a9c:	3a30      	subs	r2, #48	@ 0x30
 8008a9e:	2a09      	cmp	r2, #9
 8008aa0:	d903      	bls.n	8008aaa <_svfiprintf_r+0x1a6>
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d0c6      	beq.n	8008a34 <_svfiprintf_r+0x130>
 8008aa6:	9105      	str	r1, [sp, #20]
 8008aa8:	e7c4      	b.n	8008a34 <_svfiprintf_r+0x130>
 8008aaa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008aae:	4604      	mov	r4, r0
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e7f0      	b.n	8008a96 <_svfiprintf_r+0x192>
 8008ab4:	ab03      	add	r3, sp, #12
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	462a      	mov	r2, r5
 8008aba:	4b0e      	ldr	r3, [pc, #56]	@ (8008af4 <_svfiprintf_r+0x1f0>)
 8008abc:	a904      	add	r1, sp, #16
 8008abe:	4638      	mov	r0, r7
 8008ac0:	f3af 8000 	nop.w
 8008ac4:	1c42      	adds	r2, r0, #1
 8008ac6:	4606      	mov	r6, r0
 8008ac8:	d1d6      	bne.n	8008a78 <_svfiprintf_r+0x174>
 8008aca:	89ab      	ldrh	r3, [r5, #12]
 8008acc:	065b      	lsls	r3, r3, #25
 8008ace:	f53f af2d 	bmi.w	800892c <_svfiprintf_r+0x28>
 8008ad2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ad4:	e72c      	b.n	8008930 <_svfiprintf_r+0x2c>
 8008ad6:	ab03      	add	r3, sp, #12
 8008ad8:	9300      	str	r3, [sp, #0]
 8008ada:	462a      	mov	r2, r5
 8008adc:	4b05      	ldr	r3, [pc, #20]	@ (8008af4 <_svfiprintf_r+0x1f0>)
 8008ade:	a904      	add	r1, sp, #16
 8008ae0:	4638      	mov	r0, r7
 8008ae2:	f000 f879 	bl	8008bd8 <_printf_i>
 8008ae6:	e7ed      	b.n	8008ac4 <_svfiprintf_r+0x1c0>
 8008ae8:	08012cae 	.word	0x08012cae
 8008aec:	08012cb8 	.word	0x08012cb8
 8008af0:	00000000 	.word	0x00000000
 8008af4:	0800884d 	.word	0x0800884d
 8008af8:	08012cb4 	.word	0x08012cb4

08008afc <_printf_common>:
 8008afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b00:	4616      	mov	r6, r2
 8008b02:	4698      	mov	r8, r3
 8008b04:	688a      	ldr	r2, [r1, #8]
 8008b06:	690b      	ldr	r3, [r1, #16]
 8008b08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	bfb8      	it	lt
 8008b10:	4613      	movlt	r3, r2
 8008b12:	6033      	str	r3, [r6, #0]
 8008b14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b18:	4607      	mov	r7, r0
 8008b1a:	460c      	mov	r4, r1
 8008b1c:	b10a      	cbz	r2, 8008b22 <_printf_common+0x26>
 8008b1e:	3301      	adds	r3, #1
 8008b20:	6033      	str	r3, [r6, #0]
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	0699      	lsls	r1, r3, #26
 8008b26:	bf42      	ittt	mi
 8008b28:	6833      	ldrmi	r3, [r6, #0]
 8008b2a:	3302      	addmi	r3, #2
 8008b2c:	6033      	strmi	r3, [r6, #0]
 8008b2e:	6825      	ldr	r5, [r4, #0]
 8008b30:	f015 0506 	ands.w	r5, r5, #6
 8008b34:	d106      	bne.n	8008b44 <_printf_common+0x48>
 8008b36:	f104 0a19 	add.w	sl, r4, #25
 8008b3a:	68e3      	ldr	r3, [r4, #12]
 8008b3c:	6832      	ldr	r2, [r6, #0]
 8008b3e:	1a9b      	subs	r3, r3, r2
 8008b40:	42ab      	cmp	r3, r5
 8008b42:	dc26      	bgt.n	8008b92 <_printf_common+0x96>
 8008b44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b48:	6822      	ldr	r2, [r4, #0]
 8008b4a:	3b00      	subs	r3, #0
 8008b4c:	bf18      	it	ne
 8008b4e:	2301      	movne	r3, #1
 8008b50:	0692      	lsls	r2, r2, #26
 8008b52:	d42b      	bmi.n	8008bac <_printf_common+0xb0>
 8008b54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008b58:	4641      	mov	r1, r8
 8008b5a:	4638      	mov	r0, r7
 8008b5c:	47c8      	blx	r9
 8008b5e:	3001      	adds	r0, #1
 8008b60:	d01e      	beq.n	8008ba0 <_printf_common+0xa4>
 8008b62:	6823      	ldr	r3, [r4, #0]
 8008b64:	6922      	ldr	r2, [r4, #16]
 8008b66:	f003 0306 	and.w	r3, r3, #6
 8008b6a:	2b04      	cmp	r3, #4
 8008b6c:	bf02      	ittt	eq
 8008b6e:	68e5      	ldreq	r5, [r4, #12]
 8008b70:	6833      	ldreq	r3, [r6, #0]
 8008b72:	1aed      	subeq	r5, r5, r3
 8008b74:	68a3      	ldr	r3, [r4, #8]
 8008b76:	bf0c      	ite	eq
 8008b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b7c:	2500      	movne	r5, #0
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	bfc4      	itt	gt
 8008b82:	1a9b      	subgt	r3, r3, r2
 8008b84:	18ed      	addgt	r5, r5, r3
 8008b86:	2600      	movs	r6, #0
 8008b88:	341a      	adds	r4, #26
 8008b8a:	42b5      	cmp	r5, r6
 8008b8c:	d11a      	bne.n	8008bc4 <_printf_common+0xc8>
 8008b8e:	2000      	movs	r0, #0
 8008b90:	e008      	b.n	8008ba4 <_printf_common+0xa8>
 8008b92:	2301      	movs	r3, #1
 8008b94:	4652      	mov	r2, sl
 8008b96:	4641      	mov	r1, r8
 8008b98:	4638      	mov	r0, r7
 8008b9a:	47c8      	blx	r9
 8008b9c:	3001      	adds	r0, #1
 8008b9e:	d103      	bne.n	8008ba8 <_printf_common+0xac>
 8008ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba8:	3501      	adds	r5, #1
 8008baa:	e7c6      	b.n	8008b3a <_printf_common+0x3e>
 8008bac:	18e1      	adds	r1, r4, r3
 8008bae:	1c5a      	adds	r2, r3, #1
 8008bb0:	2030      	movs	r0, #48	@ 0x30
 8008bb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008bb6:	4422      	add	r2, r4
 8008bb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008bbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008bc0:	3302      	adds	r3, #2
 8008bc2:	e7c7      	b.n	8008b54 <_printf_common+0x58>
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	4622      	mov	r2, r4
 8008bc8:	4641      	mov	r1, r8
 8008bca:	4638      	mov	r0, r7
 8008bcc:	47c8      	blx	r9
 8008bce:	3001      	adds	r0, #1
 8008bd0:	d0e6      	beq.n	8008ba0 <_printf_common+0xa4>
 8008bd2:	3601      	adds	r6, #1
 8008bd4:	e7d9      	b.n	8008b8a <_printf_common+0x8e>
	...

08008bd8 <_printf_i>:
 8008bd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008bdc:	7e0f      	ldrb	r7, [r1, #24]
 8008bde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008be0:	2f78      	cmp	r7, #120	@ 0x78
 8008be2:	4691      	mov	r9, r2
 8008be4:	4680      	mov	r8, r0
 8008be6:	460c      	mov	r4, r1
 8008be8:	469a      	mov	sl, r3
 8008bea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008bee:	d807      	bhi.n	8008c00 <_printf_i+0x28>
 8008bf0:	2f62      	cmp	r7, #98	@ 0x62
 8008bf2:	d80a      	bhi.n	8008c0a <_printf_i+0x32>
 8008bf4:	2f00      	cmp	r7, #0
 8008bf6:	f000 80d2 	beq.w	8008d9e <_printf_i+0x1c6>
 8008bfa:	2f58      	cmp	r7, #88	@ 0x58
 8008bfc:	f000 80b9 	beq.w	8008d72 <_printf_i+0x19a>
 8008c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c08:	e03a      	b.n	8008c80 <_printf_i+0xa8>
 8008c0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c0e:	2b15      	cmp	r3, #21
 8008c10:	d8f6      	bhi.n	8008c00 <_printf_i+0x28>
 8008c12:	a101      	add	r1, pc, #4	@ (adr r1, 8008c18 <_printf_i+0x40>)
 8008c14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c18:	08008c71 	.word	0x08008c71
 8008c1c:	08008c85 	.word	0x08008c85
 8008c20:	08008c01 	.word	0x08008c01
 8008c24:	08008c01 	.word	0x08008c01
 8008c28:	08008c01 	.word	0x08008c01
 8008c2c:	08008c01 	.word	0x08008c01
 8008c30:	08008c85 	.word	0x08008c85
 8008c34:	08008c01 	.word	0x08008c01
 8008c38:	08008c01 	.word	0x08008c01
 8008c3c:	08008c01 	.word	0x08008c01
 8008c40:	08008c01 	.word	0x08008c01
 8008c44:	08008d85 	.word	0x08008d85
 8008c48:	08008caf 	.word	0x08008caf
 8008c4c:	08008d3f 	.word	0x08008d3f
 8008c50:	08008c01 	.word	0x08008c01
 8008c54:	08008c01 	.word	0x08008c01
 8008c58:	08008da7 	.word	0x08008da7
 8008c5c:	08008c01 	.word	0x08008c01
 8008c60:	08008caf 	.word	0x08008caf
 8008c64:	08008c01 	.word	0x08008c01
 8008c68:	08008c01 	.word	0x08008c01
 8008c6c:	08008d47 	.word	0x08008d47
 8008c70:	6833      	ldr	r3, [r6, #0]
 8008c72:	1d1a      	adds	r2, r3, #4
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	6032      	str	r2, [r6, #0]
 8008c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c80:	2301      	movs	r3, #1
 8008c82:	e09d      	b.n	8008dc0 <_printf_i+0x1e8>
 8008c84:	6833      	ldr	r3, [r6, #0]
 8008c86:	6820      	ldr	r0, [r4, #0]
 8008c88:	1d19      	adds	r1, r3, #4
 8008c8a:	6031      	str	r1, [r6, #0]
 8008c8c:	0606      	lsls	r6, r0, #24
 8008c8e:	d501      	bpl.n	8008c94 <_printf_i+0xbc>
 8008c90:	681d      	ldr	r5, [r3, #0]
 8008c92:	e003      	b.n	8008c9c <_printf_i+0xc4>
 8008c94:	0645      	lsls	r5, r0, #25
 8008c96:	d5fb      	bpl.n	8008c90 <_printf_i+0xb8>
 8008c98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c9c:	2d00      	cmp	r5, #0
 8008c9e:	da03      	bge.n	8008ca8 <_printf_i+0xd0>
 8008ca0:	232d      	movs	r3, #45	@ 0x2d
 8008ca2:	426d      	negs	r5, r5
 8008ca4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ca8:	4859      	ldr	r0, [pc, #356]	@ (8008e10 <_printf_i+0x238>)
 8008caa:	230a      	movs	r3, #10
 8008cac:	e011      	b.n	8008cd2 <_printf_i+0xfa>
 8008cae:	6821      	ldr	r1, [r4, #0]
 8008cb0:	6833      	ldr	r3, [r6, #0]
 8008cb2:	0608      	lsls	r0, r1, #24
 8008cb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008cb8:	d402      	bmi.n	8008cc0 <_printf_i+0xe8>
 8008cba:	0649      	lsls	r1, r1, #25
 8008cbc:	bf48      	it	mi
 8008cbe:	b2ad      	uxthmi	r5, r5
 8008cc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008cc2:	4853      	ldr	r0, [pc, #332]	@ (8008e10 <_printf_i+0x238>)
 8008cc4:	6033      	str	r3, [r6, #0]
 8008cc6:	bf14      	ite	ne
 8008cc8:	230a      	movne	r3, #10
 8008cca:	2308      	moveq	r3, #8
 8008ccc:	2100      	movs	r1, #0
 8008cce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008cd2:	6866      	ldr	r6, [r4, #4]
 8008cd4:	60a6      	str	r6, [r4, #8]
 8008cd6:	2e00      	cmp	r6, #0
 8008cd8:	bfa2      	ittt	ge
 8008cda:	6821      	ldrge	r1, [r4, #0]
 8008cdc:	f021 0104 	bicge.w	r1, r1, #4
 8008ce0:	6021      	strge	r1, [r4, #0]
 8008ce2:	b90d      	cbnz	r5, 8008ce8 <_printf_i+0x110>
 8008ce4:	2e00      	cmp	r6, #0
 8008ce6:	d04b      	beq.n	8008d80 <_printf_i+0x1a8>
 8008ce8:	4616      	mov	r6, r2
 8008cea:	fbb5 f1f3 	udiv	r1, r5, r3
 8008cee:	fb03 5711 	mls	r7, r3, r1, r5
 8008cf2:	5dc7      	ldrb	r7, [r0, r7]
 8008cf4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008cf8:	462f      	mov	r7, r5
 8008cfa:	42bb      	cmp	r3, r7
 8008cfc:	460d      	mov	r5, r1
 8008cfe:	d9f4      	bls.n	8008cea <_printf_i+0x112>
 8008d00:	2b08      	cmp	r3, #8
 8008d02:	d10b      	bne.n	8008d1c <_printf_i+0x144>
 8008d04:	6823      	ldr	r3, [r4, #0]
 8008d06:	07df      	lsls	r7, r3, #31
 8008d08:	d508      	bpl.n	8008d1c <_printf_i+0x144>
 8008d0a:	6923      	ldr	r3, [r4, #16]
 8008d0c:	6861      	ldr	r1, [r4, #4]
 8008d0e:	4299      	cmp	r1, r3
 8008d10:	bfde      	ittt	le
 8008d12:	2330      	movle	r3, #48	@ 0x30
 8008d14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d18:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d1c:	1b92      	subs	r2, r2, r6
 8008d1e:	6122      	str	r2, [r4, #16]
 8008d20:	f8cd a000 	str.w	sl, [sp]
 8008d24:	464b      	mov	r3, r9
 8008d26:	aa03      	add	r2, sp, #12
 8008d28:	4621      	mov	r1, r4
 8008d2a:	4640      	mov	r0, r8
 8008d2c:	f7ff fee6 	bl	8008afc <_printf_common>
 8008d30:	3001      	adds	r0, #1
 8008d32:	d14a      	bne.n	8008dca <_printf_i+0x1f2>
 8008d34:	f04f 30ff 	mov.w	r0, #4294967295
 8008d38:	b004      	add	sp, #16
 8008d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	f043 0320 	orr.w	r3, r3, #32
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	4833      	ldr	r0, [pc, #204]	@ (8008e14 <_printf_i+0x23c>)
 8008d48:	2778      	movs	r7, #120	@ 0x78
 8008d4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d4e:	6823      	ldr	r3, [r4, #0]
 8008d50:	6831      	ldr	r1, [r6, #0]
 8008d52:	061f      	lsls	r7, r3, #24
 8008d54:	f851 5b04 	ldr.w	r5, [r1], #4
 8008d58:	d402      	bmi.n	8008d60 <_printf_i+0x188>
 8008d5a:	065f      	lsls	r7, r3, #25
 8008d5c:	bf48      	it	mi
 8008d5e:	b2ad      	uxthmi	r5, r5
 8008d60:	6031      	str	r1, [r6, #0]
 8008d62:	07d9      	lsls	r1, r3, #31
 8008d64:	bf44      	itt	mi
 8008d66:	f043 0320 	orrmi.w	r3, r3, #32
 8008d6a:	6023      	strmi	r3, [r4, #0]
 8008d6c:	b11d      	cbz	r5, 8008d76 <_printf_i+0x19e>
 8008d6e:	2310      	movs	r3, #16
 8008d70:	e7ac      	b.n	8008ccc <_printf_i+0xf4>
 8008d72:	4827      	ldr	r0, [pc, #156]	@ (8008e10 <_printf_i+0x238>)
 8008d74:	e7e9      	b.n	8008d4a <_printf_i+0x172>
 8008d76:	6823      	ldr	r3, [r4, #0]
 8008d78:	f023 0320 	bic.w	r3, r3, #32
 8008d7c:	6023      	str	r3, [r4, #0]
 8008d7e:	e7f6      	b.n	8008d6e <_printf_i+0x196>
 8008d80:	4616      	mov	r6, r2
 8008d82:	e7bd      	b.n	8008d00 <_printf_i+0x128>
 8008d84:	6833      	ldr	r3, [r6, #0]
 8008d86:	6825      	ldr	r5, [r4, #0]
 8008d88:	6961      	ldr	r1, [r4, #20]
 8008d8a:	1d18      	adds	r0, r3, #4
 8008d8c:	6030      	str	r0, [r6, #0]
 8008d8e:	062e      	lsls	r6, r5, #24
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	d501      	bpl.n	8008d98 <_printf_i+0x1c0>
 8008d94:	6019      	str	r1, [r3, #0]
 8008d96:	e002      	b.n	8008d9e <_printf_i+0x1c6>
 8008d98:	0668      	lsls	r0, r5, #25
 8008d9a:	d5fb      	bpl.n	8008d94 <_printf_i+0x1bc>
 8008d9c:	8019      	strh	r1, [r3, #0]
 8008d9e:	2300      	movs	r3, #0
 8008da0:	6123      	str	r3, [r4, #16]
 8008da2:	4616      	mov	r6, r2
 8008da4:	e7bc      	b.n	8008d20 <_printf_i+0x148>
 8008da6:	6833      	ldr	r3, [r6, #0]
 8008da8:	1d1a      	adds	r2, r3, #4
 8008daa:	6032      	str	r2, [r6, #0]
 8008dac:	681e      	ldr	r6, [r3, #0]
 8008dae:	6862      	ldr	r2, [r4, #4]
 8008db0:	2100      	movs	r1, #0
 8008db2:	4630      	mov	r0, r6
 8008db4:	f7f7 fa14 	bl	80001e0 <memchr>
 8008db8:	b108      	cbz	r0, 8008dbe <_printf_i+0x1e6>
 8008dba:	1b80      	subs	r0, r0, r6
 8008dbc:	6060      	str	r0, [r4, #4]
 8008dbe:	6863      	ldr	r3, [r4, #4]
 8008dc0:	6123      	str	r3, [r4, #16]
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dc8:	e7aa      	b.n	8008d20 <_printf_i+0x148>
 8008dca:	6923      	ldr	r3, [r4, #16]
 8008dcc:	4632      	mov	r2, r6
 8008dce:	4649      	mov	r1, r9
 8008dd0:	4640      	mov	r0, r8
 8008dd2:	47d0      	blx	sl
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d0ad      	beq.n	8008d34 <_printf_i+0x15c>
 8008dd8:	6823      	ldr	r3, [r4, #0]
 8008dda:	079b      	lsls	r3, r3, #30
 8008ddc:	d413      	bmi.n	8008e06 <_printf_i+0x22e>
 8008dde:	68e0      	ldr	r0, [r4, #12]
 8008de0:	9b03      	ldr	r3, [sp, #12]
 8008de2:	4298      	cmp	r0, r3
 8008de4:	bfb8      	it	lt
 8008de6:	4618      	movlt	r0, r3
 8008de8:	e7a6      	b.n	8008d38 <_printf_i+0x160>
 8008dea:	2301      	movs	r3, #1
 8008dec:	4632      	mov	r2, r6
 8008dee:	4649      	mov	r1, r9
 8008df0:	4640      	mov	r0, r8
 8008df2:	47d0      	blx	sl
 8008df4:	3001      	adds	r0, #1
 8008df6:	d09d      	beq.n	8008d34 <_printf_i+0x15c>
 8008df8:	3501      	adds	r5, #1
 8008dfa:	68e3      	ldr	r3, [r4, #12]
 8008dfc:	9903      	ldr	r1, [sp, #12]
 8008dfe:	1a5b      	subs	r3, r3, r1
 8008e00:	42ab      	cmp	r3, r5
 8008e02:	dcf2      	bgt.n	8008dea <_printf_i+0x212>
 8008e04:	e7eb      	b.n	8008dde <_printf_i+0x206>
 8008e06:	2500      	movs	r5, #0
 8008e08:	f104 0619 	add.w	r6, r4, #25
 8008e0c:	e7f5      	b.n	8008dfa <_printf_i+0x222>
 8008e0e:	bf00      	nop
 8008e10:	08012cbf 	.word	0x08012cbf
 8008e14:	08012cd0 	.word	0x08012cd0

08008e18 <__sflush_r>:
 8008e18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e20:	0716      	lsls	r6, r2, #28
 8008e22:	4605      	mov	r5, r0
 8008e24:	460c      	mov	r4, r1
 8008e26:	d454      	bmi.n	8008ed2 <__sflush_r+0xba>
 8008e28:	684b      	ldr	r3, [r1, #4]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	dc02      	bgt.n	8008e34 <__sflush_r+0x1c>
 8008e2e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	dd48      	ble.n	8008ec6 <__sflush_r+0xae>
 8008e34:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e36:	2e00      	cmp	r6, #0
 8008e38:	d045      	beq.n	8008ec6 <__sflush_r+0xae>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e40:	682f      	ldr	r7, [r5, #0]
 8008e42:	6a21      	ldr	r1, [r4, #32]
 8008e44:	602b      	str	r3, [r5, #0]
 8008e46:	d030      	beq.n	8008eaa <__sflush_r+0x92>
 8008e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e4a:	89a3      	ldrh	r3, [r4, #12]
 8008e4c:	0759      	lsls	r1, r3, #29
 8008e4e:	d505      	bpl.n	8008e5c <__sflush_r+0x44>
 8008e50:	6863      	ldr	r3, [r4, #4]
 8008e52:	1ad2      	subs	r2, r2, r3
 8008e54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e56:	b10b      	cbz	r3, 8008e5c <__sflush_r+0x44>
 8008e58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e5a:	1ad2      	subs	r2, r2, r3
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e60:	6a21      	ldr	r1, [r4, #32]
 8008e62:	4628      	mov	r0, r5
 8008e64:	47b0      	blx	r6
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	d106      	bne.n	8008e7a <__sflush_r+0x62>
 8008e6c:	6829      	ldr	r1, [r5, #0]
 8008e6e:	291d      	cmp	r1, #29
 8008e70:	d82b      	bhi.n	8008eca <__sflush_r+0xb2>
 8008e72:	4a2a      	ldr	r2, [pc, #168]	@ (8008f1c <__sflush_r+0x104>)
 8008e74:	410a      	asrs	r2, r1
 8008e76:	07d6      	lsls	r6, r2, #31
 8008e78:	d427      	bmi.n	8008eca <__sflush_r+0xb2>
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	6062      	str	r2, [r4, #4]
 8008e7e:	04d9      	lsls	r1, r3, #19
 8008e80:	6922      	ldr	r2, [r4, #16]
 8008e82:	6022      	str	r2, [r4, #0]
 8008e84:	d504      	bpl.n	8008e90 <__sflush_r+0x78>
 8008e86:	1c42      	adds	r2, r0, #1
 8008e88:	d101      	bne.n	8008e8e <__sflush_r+0x76>
 8008e8a:	682b      	ldr	r3, [r5, #0]
 8008e8c:	b903      	cbnz	r3, 8008e90 <__sflush_r+0x78>
 8008e8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e92:	602f      	str	r7, [r5, #0]
 8008e94:	b1b9      	cbz	r1, 8008ec6 <__sflush_r+0xae>
 8008e96:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e9a:	4299      	cmp	r1, r3
 8008e9c:	d002      	beq.n	8008ea4 <__sflush_r+0x8c>
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	f7ff fc8a 	bl	80087b8 <_free_r>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ea8:	e00d      	b.n	8008ec6 <__sflush_r+0xae>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	4628      	mov	r0, r5
 8008eae:	47b0      	blx	r6
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	1c50      	adds	r0, r2, #1
 8008eb4:	d1c9      	bne.n	8008e4a <__sflush_r+0x32>
 8008eb6:	682b      	ldr	r3, [r5, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d0c6      	beq.n	8008e4a <__sflush_r+0x32>
 8008ebc:	2b1d      	cmp	r3, #29
 8008ebe:	d001      	beq.n	8008ec4 <__sflush_r+0xac>
 8008ec0:	2b16      	cmp	r3, #22
 8008ec2:	d11e      	bne.n	8008f02 <__sflush_r+0xea>
 8008ec4:	602f      	str	r7, [r5, #0]
 8008ec6:	2000      	movs	r0, #0
 8008ec8:	e022      	b.n	8008f10 <__sflush_r+0xf8>
 8008eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ece:	b21b      	sxth	r3, r3
 8008ed0:	e01b      	b.n	8008f0a <__sflush_r+0xf2>
 8008ed2:	690f      	ldr	r7, [r1, #16]
 8008ed4:	2f00      	cmp	r7, #0
 8008ed6:	d0f6      	beq.n	8008ec6 <__sflush_r+0xae>
 8008ed8:	0793      	lsls	r3, r2, #30
 8008eda:	680e      	ldr	r6, [r1, #0]
 8008edc:	bf08      	it	eq
 8008ede:	694b      	ldreq	r3, [r1, #20]
 8008ee0:	600f      	str	r7, [r1, #0]
 8008ee2:	bf18      	it	ne
 8008ee4:	2300      	movne	r3, #0
 8008ee6:	eba6 0807 	sub.w	r8, r6, r7
 8008eea:	608b      	str	r3, [r1, #8]
 8008eec:	f1b8 0f00 	cmp.w	r8, #0
 8008ef0:	dde9      	ble.n	8008ec6 <__sflush_r+0xae>
 8008ef2:	6a21      	ldr	r1, [r4, #32]
 8008ef4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008ef6:	4643      	mov	r3, r8
 8008ef8:	463a      	mov	r2, r7
 8008efa:	4628      	mov	r0, r5
 8008efc:	47b0      	blx	r6
 8008efe:	2800      	cmp	r0, #0
 8008f00:	dc08      	bgt.n	8008f14 <__sflush_r+0xfc>
 8008f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f0a:	81a3      	strh	r3, [r4, #12]
 8008f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f14:	4407      	add	r7, r0
 8008f16:	eba8 0800 	sub.w	r8, r8, r0
 8008f1a:	e7e7      	b.n	8008eec <__sflush_r+0xd4>
 8008f1c:	dfbffffe 	.word	0xdfbffffe

08008f20 <_fflush_r>:
 8008f20:	b538      	push	{r3, r4, r5, lr}
 8008f22:	690b      	ldr	r3, [r1, #16]
 8008f24:	4605      	mov	r5, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	b913      	cbnz	r3, 8008f30 <_fflush_r+0x10>
 8008f2a:	2500      	movs	r5, #0
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	bd38      	pop	{r3, r4, r5, pc}
 8008f30:	b118      	cbz	r0, 8008f3a <_fflush_r+0x1a>
 8008f32:	6a03      	ldr	r3, [r0, #32]
 8008f34:	b90b      	cbnz	r3, 8008f3a <_fflush_r+0x1a>
 8008f36:	f7ff fa21 	bl	800837c <__sinit>
 8008f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d0f3      	beq.n	8008f2a <_fflush_r+0xa>
 8008f42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f44:	07d0      	lsls	r0, r2, #31
 8008f46:	d404      	bmi.n	8008f52 <_fflush_r+0x32>
 8008f48:	0599      	lsls	r1, r3, #22
 8008f4a:	d402      	bmi.n	8008f52 <_fflush_r+0x32>
 8008f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f4e:	f7ff fc04 	bl	800875a <__retarget_lock_acquire_recursive>
 8008f52:	4628      	mov	r0, r5
 8008f54:	4621      	mov	r1, r4
 8008f56:	f7ff ff5f 	bl	8008e18 <__sflush_r>
 8008f5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f5c:	07da      	lsls	r2, r3, #31
 8008f5e:	4605      	mov	r5, r0
 8008f60:	d4e4      	bmi.n	8008f2c <_fflush_r+0xc>
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	059b      	lsls	r3, r3, #22
 8008f66:	d4e1      	bmi.n	8008f2c <_fflush_r+0xc>
 8008f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f6a:	f7ff fbf7 	bl	800875c <__retarget_lock_release_recursive>
 8008f6e:	e7dd      	b.n	8008f2c <_fflush_r+0xc>

08008f70 <fiprintf>:
 8008f70:	b40e      	push	{r1, r2, r3}
 8008f72:	b503      	push	{r0, r1, lr}
 8008f74:	4601      	mov	r1, r0
 8008f76:	ab03      	add	r3, sp, #12
 8008f78:	4805      	ldr	r0, [pc, #20]	@ (8008f90 <fiprintf+0x20>)
 8008f7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f7e:	6800      	ldr	r0, [r0, #0]
 8008f80:	9301      	str	r3, [sp, #4]
 8008f82:	f000 f87f 	bl	8009084 <_vfiprintf_r>
 8008f86:	b002      	add	sp, #8
 8008f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f8c:	b003      	add	sp, #12
 8008f8e:	4770      	bx	lr
 8008f90:	20000220 	.word	0x20000220

08008f94 <memmove>:
 8008f94:	4288      	cmp	r0, r1
 8008f96:	b510      	push	{r4, lr}
 8008f98:	eb01 0402 	add.w	r4, r1, r2
 8008f9c:	d902      	bls.n	8008fa4 <memmove+0x10>
 8008f9e:	4284      	cmp	r4, r0
 8008fa0:	4623      	mov	r3, r4
 8008fa2:	d807      	bhi.n	8008fb4 <memmove+0x20>
 8008fa4:	1e43      	subs	r3, r0, #1
 8008fa6:	42a1      	cmp	r1, r4
 8008fa8:	d008      	beq.n	8008fbc <memmove+0x28>
 8008faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fb2:	e7f8      	b.n	8008fa6 <memmove+0x12>
 8008fb4:	4402      	add	r2, r0
 8008fb6:	4601      	mov	r1, r0
 8008fb8:	428a      	cmp	r2, r1
 8008fba:	d100      	bne.n	8008fbe <memmove+0x2a>
 8008fbc:	bd10      	pop	{r4, pc}
 8008fbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fc6:	e7f7      	b.n	8008fb8 <memmove+0x24>

08008fc8 <abort>:
 8008fc8:	b508      	push	{r3, lr}
 8008fca:	2006      	movs	r0, #6
 8008fcc:	f000 fa2e 	bl	800942c <raise>
 8008fd0:	2001      	movs	r0, #1
 8008fd2:	f7f9 f825 	bl	8002020 <_exit>

08008fd6 <_realloc_r>:
 8008fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fda:	4680      	mov	r8, r0
 8008fdc:	4615      	mov	r5, r2
 8008fde:	460c      	mov	r4, r1
 8008fe0:	b921      	cbnz	r1, 8008fec <_realloc_r+0x16>
 8008fe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe6:	4611      	mov	r1, r2
 8008fe8:	f7fe bfb4 	b.w	8007f54 <_malloc_r>
 8008fec:	b92a      	cbnz	r2, 8008ffa <_realloc_r+0x24>
 8008fee:	f7ff fbe3 	bl	80087b8 <_free_r>
 8008ff2:	2400      	movs	r4, #0
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ffa:	f000 fa33 	bl	8009464 <_malloc_usable_size_r>
 8008ffe:	4285      	cmp	r5, r0
 8009000:	4606      	mov	r6, r0
 8009002:	d802      	bhi.n	800900a <_realloc_r+0x34>
 8009004:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009008:	d8f4      	bhi.n	8008ff4 <_realloc_r+0x1e>
 800900a:	4629      	mov	r1, r5
 800900c:	4640      	mov	r0, r8
 800900e:	f7fe ffa1 	bl	8007f54 <_malloc_r>
 8009012:	4607      	mov	r7, r0
 8009014:	2800      	cmp	r0, #0
 8009016:	d0ec      	beq.n	8008ff2 <_realloc_r+0x1c>
 8009018:	42b5      	cmp	r5, r6
 800901a:	462a      	mov	r2, r5
 800901c:	4621      	mov	r1, r4
 800901e:	bf28      	it	cs
 8009020:	4632      	movcs	r2, r6
 8009022:	f7ff fb9c 	bl	800875e <memcpy>
 8009026:	4621      	mov	r1, r4
 8009028:	4640      	mov	r0, r8
 800902a:	f7ff fbc5 	bl	80087b8 <_free_r>
 800902e:	463c      	mov	r4, r7
 8009030:	e7e0      	b.n	8008ff4 <_realloc_r+0x1e>

08009032 <__sfputc_r>:
 8009032:	6893      	ldr	r3, [r2, #8]
 8009034:	3b01      	subs	r3, #1
 8009036:	2b00      	cmp	r3, #0
 8009038:	b410      	push	{r4}
 800903a:	6093      	str	r3, [r2, #8]
 800903c:	da08      	bge.n	8009050 <__sfputc_r+0x1e>
 800903e:	6994      	ldr	r4, [r2, #24]
 8009040:	42a3      	cmp	r3, r4
 8009042:	db01      	blt.n	8009048 <__sfputc_r+0x16>
 8009044:	290a      	cmp	r1, #10
 8009046:	d103      	bne.n	8009050 <__sfputc_r+0x1e>
 8009048:	f85d 4b04 	ldr.w	r4, [sp], #4
 800904c:	f000 b932 	b.w	80092b4 <__swbuf_r>
 8009050:	6813      	ldr	r3, [r2, #0]
 8009052:	1c58      	adds	r0, r3, #1
 8009054:	6010      	str	r0, [r2, #0]
 8009056:	7019      	strb	r1, [r3, #0]
 8009058:	4608      	mov	r0, r1
 800905a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800905e:	4770      	bx	lr

08009060 <__sfputs_r>:
 8009060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009062:	4606      	mov	r6, r0
 8009064:	460f      	mov	r7, r1
 8009066:	4614      	mov	r4, r2
 8009068:	18d5      	adds	r5, r2, r3
 800906a:	42ac      	cmp	r4, r5
 800906c:	d101      	bne.n	8009072 <__sfputs_r+0x12>
 800906e:	2000      	movs	r0, #0
 8009070:	e007      	b.n	8009082 <__sfputs_r+0x22>
 8009072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009076:	463a      	mov	r2, r7
 8009078:	4630      	mov	r0, r6
 800907a:	f7ff ffda 	bl	8009032 <__sfputc_r>
 800907e:	1c43      	adds	r3, r0, #1
 8009080:	d1f3      	bne.n	800906a <__sfputs_r+0xa>
 8009082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009084 <_vfiprintf_r>:
 8009084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009088:	460d      	mov	r5, r1
 800908a:	b09d      	sub	sp, #116	@ 0x74
 800908c:	4614      	mov	r4, r2
 800908e:	4698      	mov	r8, r3
 8009090:	4606      	mov	r6, r0
 8009092:	b118      	cbz	r0, 800909c <_vfiprintf_r+0x18>
 8009094:	6a03      	ldr	r3, [r0, #32]
 8009096:	b90b      	cbnz	r3, 800909c <_vfiprintf_r+0x18>
 8009098:	f7ff f970 	bl	800837c <__sinit>
 800909c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800909e:	07d9      	lsls	r1, r3, #31
 80090a0:	d405      	bmi.n	80090ae <_vfiprintf_r+0x2a>
 80090a2:	89ab      	ldrh	r3, [r5, #12]
 80090a4:	059a      	lsls	r2, r3, #22
 80090a6:	d402      	bmi.n	80090ae <_vfiprintf_r+0x2a>
 80090a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090aa:	f7ff fb56 	bl	800875a <__retarget_lock_acquire_recursive>
 80090ae:	89ab      	ldrh	r3, [r5, #12]
 80090b0:	071b      	lsls	r3, r3, #28
 80090b2:	d501      	bpl.n	80090b8 <_vfiprintf_r+0x34>
 80090b4:	692b      	ldr	r3, [r5, #16]
 80090b6:	b99b      	cbnz	r3, 80090e0 <_vfiprintf_r+0x5c>
 80090b8:	4629      	mov	r1, r5
 80090ba:	4630      	mov	r0, r6
 80090bc:	f000 f938 	bl	8009330 <__swsetup_r>
 80090c0:	b170      	cbz	r0, 80090e0 <_vfiprintf_r+0x5c>
 80090c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090c4:	07dc      	lsls	r4, r3, #31
 80090c6:	d504      	bpl.n	80090d2 <_vfiprintf_r+0x4e>
 80090c8:	f04f 30ff 	mov.w	r0, #4294967295
 80090cc:	b01d      	add	sp, #116	@ 0x74
 80090ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d2:	89ab      	ldrh	r3, [r5, #12]
 80090d4:	0598      	lsls	r0, r3, #22
 80090d6:	d4f7      	bmi.n	80090c8 <_vfiprintf_r+0x44>
 80090d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090da:	f7ff fb3f 	bl	800875c <__retarget_lock_release_recursive>
 80090de:	e7f3      	b.n	80090c8 <_vfiprintf_r+0x44>
 80090e0:	2300      	movs	r3, #0
 80090e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090e4:	2320      	movs	r3, #32
 80090e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80090ee:	2330      	movs	r3, #48	@ 0x30
 80090f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80092a0 <_vfiprintf_r+0x21c>
 80090f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090f8:	f04f 0901 	mov.w	r9, #1
 80090fc:	4623      	mov	r3, r4
 80090fe:	469a      	mov	sl, r3
 8009100:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009104:	b10a      	cbz	r2, 800910a <_vfiprintf_r+0x86>
 8009106:	2a25      	cmp	r2, #37	@ 0x25
 8009108:	d1f9      	bne.n	80090fe <_vfiprintf_r+0x7a>
 800910a:	ebba 0b04 	subs.w	fp, sl, r4
 800910e:	d00b      	beq.n	8009128 <_vfiprintf_r+0xa4>
 8009110:	465b      	mov	r3, fp
 8009112:	4622      	mov	r2, r4
 8009114:	4629      	mov	r1, r5
 8009116:	4630      	mov	r0, r6
 8009118:	f7ff ffa2 	bl	8009060 <__sfputs_r>
 800911c:	3001      	adds	r0, #1
 800911e:	f000 80a7 	beq.w	8009270 <_vfiprintf_r+0x1ec>
 8009122:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009124:	445a      	add	r2, fp
 8009126:	9209      	str	r2, [sp, #36]	@ 0x24
 8009128:	f89a 3000 	ldrb.w	r3, [sl]
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 809f 	beq.w	8009270 <_vfiprintf_r+0x1ec>
 8009132:	2300      	movs	r3, #0
 8009134:	f04f 32ff 	mov.w	r2, #4294967295
 8009138:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800913c:	f10a 0a01 	add.w	sl, sl, #1
 8009140:	9304      	str	r3, [sp, #16]
 8009142:	9307      	str	r3, [sp, #28]
 8009144:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009148:	931a      	str	r3, [sp, #104]	@ 0x68
 800914a:	4654      	mov	r4, sl
 800914c:	2205      	movs	r2, #5
 800914e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009152:	4853      	ldr	r0, [pc, #332]	@ (80092a0 <_vfiprintf_r+0x21c>)
 8009154:	f7f7 f844 	bl	80001e0 <memchr>
 8009158:	9a04      	ldr	r2, [sp, #16]
 800915a:	b9d8      	cbnz	r0, 8009194 <_vfiprintf_r+0x110>
 800915c:	06d1      	lsls	r1, r2, #27
 800915e:	bf44      	itt	mi
 8009160:	2320      	movmi	r3, #32
 8009162:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009166:	0713      	lsls	r3, r2, #28
 8009168:	bf44      	itt	mi
 800916a:	232b      	movmi	r3, #43	@ 0x2b
 800916c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009170:	f89a 3000 	ldrb.w	r3, [sl]
 8009174:	2b2a      	cmp	r3, #42	@ 0x2a
 8009176:	d015      	beq.n	80091a4 <_vfiprintf_r+0x120>
 8009178:	9a07      	ldr	r2, [sp, #28]
 800917a:	4654      	mov	r4, sl
 800917c:	2000      	movs	r0, #0
 800917e:	f04f 0c0a 	mov.w	ip, #10
 8009182:	4621      	mov	r1, r4
 8009184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009188:	3b30      	subs	r3, #48	@ 0x30
 800918a:	2b09      	cmp	r3, #9
 800918c:	d94b      	bls.n	8009226 <_vfiprintf_r+0x1a2>
 800918e:	b1b0      	cbz	r0, 80091be <_vfiprintf_r+0x13a>
 8009190:	9207      	str	r2, [sp, #28]
 8009192:	e014      	b.n	80091be <_vfiprintf_r+0x13a>
 8009194:	eba0 0308 	sub.w	r3, r0, r8
 8009198:	fa09 f303 	lsl.w	r3, r9, r3
 800919c:	4313      	orrs	r3, r2
 800919e:	9304      	str	r3, [sp, #16]
 80091a0:	46a2      	mov	sl, r4
 80091a2:	e7d2      	b.n	800914a <_vfiprintf_r+0xc6>
 80091a4:	9b03      	ldr	r3, [sp, #12]
 80091a6:	1d19      	adds	r1, r3, #4
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	9103      	str	r1, [sp, #12]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	bfbb      	ittet	lt
 80091b0:	425b      	neglt	r3, r3
 80091b2:	f042 0202 	orrlt.w	r2, r2, #2
 80091b6:	9307      	strge	r3, [sp, #28]
 80091b8:	9307      	strlt	r3, [sp, #28]
 80091ba:	bfb8      	it	lt
 80091bc:	9204      	strlt	r2, [sp, #16]
 80091be:	7823      	ldrb	r3, [r4, #0]
 80091c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80091c2:	d10a      	bne.n	80091da <_vfiprintf_r+0x156>
 80091c4:	7863      	ldrb	r3, [r4, #1]
 80091c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80091c8:	d132      	bne.n	8009230 <_vfiprintf_r+0x1ac>
 80091ca:	9b03      	ldr	r3, [sp, #12]
 80091cc:	1d1a      	adds	r2, r3, #4
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	9203      	str	r2, [sp, #12]
 80091d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091d6:	3402      	adds	r4, #2
 80091d8:	9305      	str	r3, [sp, #20]
 80091da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80092b0 <_vfiprintf_r+0x22c>
 80091de:	7821      	ldrb	r1, [r4, #0]
 80091e0:	2203      	movs	r2, #3
 80091e2:	4650      	mov	r0, sl
 80091e4:	f7f6 fffc 	bl	80001e0 <memchr>
 80091e8:	b138      	cbz	r0, 80091fa <_vfiprintf_r+0x176>
 80091ea:	9b04      	ldr	r3, [sp, #16]
 80091ec:	eba0 000a 	sub.w	r0, r0, sl
 80091f0:	2240      	movs	r2, #64	@ 0x40
 80091f2:	4082      	lsls	r2, r0
 80091f4:	4313      	orrs	r3, r2
 80091f6:	3401      	adds	r4, #1
 80091f8:	9304      	str	r3, [sp, #16]
 80091fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091fe:	4829      	ldr	r0, [pc, #164]	@ (80092a4 <_vfiprintf_r+0x220>)
 8009200:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009204:	2206      	movs	r2, #6
 8009206:	f7f6 ffeb 	bl	80001e0 <memchr>
 800920a:	2800      	cmp	r0, #0
 800920c:	d03f      	beq.n	800928e <_vfiprintf_r+0x20a>
 800920e:	4b26      	ldr	r3, [pc, #152]	@ (80092a8 <_vfiprintf_r+0x224>)
 8009210:	bb1b      	cbnz	r3, 800925a <_vfiprintf_r+0x1d6>
 8009212:	9b03      	ldr	r3, [sp, #12]
 8009214:	3307      	adds	r3, #7
 8009216:	f023 0307 	bic.w	r3, r3, #7
 800921a:	3308      	adds	r3, #8
 800921c:	9303      	str	r3, [sp, #12]
 800921e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009220:	443b      	add	r3, r7
 8009222:	9309      	str	r3, [sp, #36]	@ 0x24
 8009224:	e76a      	b.n	80090fc <_vfiprintf_r+0x78>
 8009226:	fb0c 3202 	mla	r2, ip, r2, r3
 800922a:	460c      	mov	r4, r1
 800922c:	2001      	movs	r0, #1
 800922e:	e7a8      	b.n	8009182 <_vfiprintf_r+0xfe>
 8009230:	2300      	movs	r3, #0
 8009232:	3401      	adds	r4, #1
 8009234:	9305      	str	r3, [sp, #20]
 8009236:	4619      	mov	r1, r3
 8009238:	f04f 0c0a 	mov.w	ip, #10
 800923c:	4620      	mov	r0, r4
 800923e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009242:	3a30      	subs	r2, #48	@ 0x30
 8009244:	2a09      	cmp	r2, #9
 8009246:	d903      	bls.n	8009250 <_vfiprintf_r+0x1cc>
 8009248:	2b00      	cmp	r3, #0
 800924a:	d0c6      	beq.n	80091da <_vfiprintf_r+0x156>
 800924c:	9105      	str	r1, [sp, #20]
 800924e:	e7c4      	b.n	80091da <_vfiprintf_r+0x156>
 8009250:	fb0c 2101 	mla	r1, ip, r1, r2
 8009254:	4604      	mov	r4, r0
 8009256:	2301      	movs	r3, #1
 8009258:	e7f0      	b.n	800923c <_vfiprintf_r+0x1b8>
 800925a:	ab03      	add	r3, sp, #12
 800925c:	9300      	str	r3, [sp, #0]
 800925e:	462a      	mov	r2, r5
 8009260:	4b12      	ldr	r3, [pc, #72]	@ (80092ac <_vfiprintf_r+0x228>)
 8009262:	a904      	add	r1, sp, #16
 8009264:	4630      	mov	r0, r6
 8009266:	f3af 8000 	nop.w
 800926a:	4607      	mov	r7, r0
 800926c:	1c78      	adds	r0, r7, #1
 800926e:	d1d6      	bne.n	800921e <_vfiprintf_r+0x19a>
 8009270:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009272:	07d9      	lsls	r1, r3, #31
 8009274:	d405      	bmi.n	8009282 <_vfiprintf_r+0x1fe>
 8009276:	89ab      	ldrh	r3, [r5, #12]
 8009278:	059a      	lsls	r2, r3, #22
 800927a:	d402      	bmi.n	8009282 <_vfiprintf_r+0x1fe>
 800927c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800927e:	f7ff fa6d 	bl	800875c <__retarget_lock_release_recursive>
 8009282:	89ab      	ldrh	r3, [r5, #12]
 8009284:	065b      	lsls	r3, r3, #25
 8009286:	f53f af1f 	bmi.w	80090c8 <_vfiprintf_r+0x44>
 800928a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800928c:	e71e      	b.n	80090cc <_vfiprintf_r+0x48>
 800928e:	ab03      	add	r3, sp, #12
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	462a      	mov	r2, r5
 8009294:	4b05      	ldr	r3, [pc, #20]	@ (80092ac <_vfiprintf_r+0x228>)
 8009296:	a904      	add	r1, sp, #16
 8009298:	4630      	mov	r0, r6
 800929a:	f7ff fc9d 	bl	8008bd8 <_printf_i>
 800929e:	e7e4      	b.n	800926a <_vfiprintf_r+0x1e6>
 80092a0:	08012cae 	.word	0x08012cae
 80092a4:	08012cb8 	.word	0x08012cb8
 80092a8:	00000000 	.word	0x00000000
 80092ac:	08009061 	.word	0x08009061
 80092b0:	08012cb4 	.word	0x08012cb4

080092b4 <__swbuf_r>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	460e      	mov	r6, r1
 80092b8:	4614      	mov	r4, r2
 80092ba:	4605      	mov	r5, r0
 80092bc:	b118      	cbz	r0, 80092c6 <__swbuf_r+0x12>
 80092be:	6a03      	ldr	r3, [r0, #32]
 80092c0:	b90b      	cbnz	r3, 80092c6 <__swbuf_r+0x12>
 80092c2:	f7ff f85b 	bl	800837c <__sinit>
 80092c6:	69a3      	ldr	r3, [r4, #24]
 80092c8:	60a3      	str	r3, [r4, #8]
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	071a      	lsls	r2, r3, #28
 80092ce:	d501      	bpl.n	80092d4 <__swbuf_r+0x20>
 80092d0:	6923      	ldr	r3, [r4, #16]
 80092d2:	b943      	cbnz	r3, 80092e6 <__swbuf_r+0x32>
 80092d4:	4621      	mov	r1, r4
 80092d6:	4628      	mov	r0, r5
 80092d8:	f000 f82a 	bl	8009330 <__swsetup_r>
 80092dc:	b118      	cbz	r0, 80092e6 <__swbuf_r+0x32>
 80092de:	f04f 37ff 	mov.w	r7, #4294967295
 80092e2:	4638      	mov	r0, r7
 80092e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	6922      	ldr	r2, [r4, #16]
 80092ea:	1a98      	subs	r0, r3, r2
 80092ec:	6963      	ldr	r3, [r4, #20]
 80092ee:	b2f6      	uxtb	r6, r6
 80092f0:	4283      	cmp	r3, r0
 80092f2:	4637      	mov	r7, r6
 80092f4:	dc05      	bgt.n	8009302 <__swbuf_r+0x4e>
 80092f6:	4621      	mov	r1, r4
 80092f8:	4628      	mov	r0, r5
 80092fa:	f7ff fe11 	bl	8008f20 <_fflush_r>
 80092fe:	2800      	cmp	r0, #0
 8009300:	d1ed      	bne.n	80092de <__swbuf_r+0x2a>
 8009302:	68a3      	ldr	r3, [r4, #8]
 8009304:	3b01      	subs	r3, #1
 8009306:	60a3      	str	r3, [r4, #8]
 8009308:	6823      	ldr	r3, [r4, #0]
 800930a:	1c5a      	adds	r2, r3, #1
 800930c:	6022      	str	r2, [r4, #0]
 800930e:	701e      	strb	r6, [r3, #0]
 8009310:	6962      	ldr	r2, [r4, #20]
 8009312:	1c43      	adds	r3, r0, #1
 8009314:	429a      	cmp	r2, r3
 8009316:	d004      	beq.n	8009322 <__swbuf_r+0x6e>
 8009318:	89a3      	ldrh	r3, [r4, #12]
 800931a:	07db      	lsls	r3, r3, #31
 800931c:	d5e1      	bpl.n	80092e2 <__swbuf_r+0x2e>
 800931e:	2e0a      	cmp	r6, #10
 8009320:	d1df      	bne.n	80092e2 <__swbuf_r+0x2e>
 8009322:	4621      	mov	r1, r4
 8009324:	4628      	mov	r0, r5
 8009326:	f7ff fdfb 	bl	8008f20 <_fflush_r>
 800932a:	2800      	cmp	r0, #0
 800932c:	d0d9      	beq.n	80092e2 <__swbuf_r+0x2e>
 800932e:	e7d6      	b.n	80092de <__swbuf_r+0x2a>

08009330 <__swsetup_r>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	4b29      	ldr	r3, [pc, #164]	@ (80093d8 <__swsetup_r+0xa8>)
 8009334:	4605      	mov	r5, r0
 8009336:	6818      	ldr	r0, [r3, #0]
 8009338:	460c      	mov	r4, r1
 800933a:	b118      	cbz	r0, 8009344 <__swsetup_r+0x14>
 800933c:	6a03      	ldr	r3, [r0, #32]
 800933e:	b90b      	cbnz	r3, 8009344 <__swsetup_r+0x14>
 8009340:	f7ff f81c 	bl	800837c <__sinit>
 8009344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009348:	0719      	lsls	r1, r3, #28
 800934a:	d422      	bmi.n	8009392 <__swsetup_r+0x62>
 800934c:	06da      	lsls	r2, r3, #27
 800934e:	d407      	bmi.n	8009360 <__swsetup_r+0x30>
 8009350:	2209      	movs	r2, #9
 8009352:	602a      	str	r2, [r5, #0]
 8009354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009358:	81a3      	strh	r3, [r4, #12]
 800935a:	f04f 30ff 	mov.w	r0, #4294967295
 800935e:	e033      	b.n	80093c8 <__swsetup_r+0x98>
 8009360:	0758      	lsls	r0, r3, #29
 8009362:	d512      	bpl.n	800938a <__swsetup_r+0x5a>
 8009364:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009366:	b141      	cbz	r1, 800937a <__swsetup_r+0x4a>
 8009368:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800936c:	4299      	cmp	r1, r3
 800936e:	d002      	beq.n	8009376 <__swsetup_r+0x46>
 8009370:	4628      	mov	r0, r5
 8009372:	f7ff fa21 	bl	80087b8 <_free_r>
 8009376:	2300      	movs	r3, #0
 8009378:	6363      	str	r3, [r4, #52]	@ 0x34
 800937a:	89a3      	ldrh	r3, [r4, #12]
 800937c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009380:	81a3      	strh	r3, [r4, #12]
 8009382:	2300      	movs	r3, #0
 8009384:	6063      	str	r3, [r4, #4]
 8009386:	6923      	ldr	r3, [r4, #16]
 8009388:	6023      	str	r3, [r4, #0]
 800938a:	89a3      	ldrh	r3, [r4, #12]
 800938c:	f043 0308 	orr.w	r3, r3, #8
 8009390:	81a3      	strh	r3, [r4, #12]
 8009392:	6923      	ldr	r3, [r4, #16]
 8009394:	b94b      	cbnz	r3, 80093aa <__swsetup_r+0x7a>
 8009396:	89a3      	ldrh	r3, [r4, #12]
 8009398:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800939c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093a0:	d003      	beq.n	80093aa <__swsetup_r+0x7a>
 80093a2:	4621      	mov	r1, r4
 80093a4:	4628      	mov	r0, r5
 80093a6:	f000 f88b 	bl	80094c0 <__smakebuf_r>
 80093aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ae:	f013 0201 	ands.w	r2, r3, #1
 80093b2:	d00a      	beq.n	80093ca <__swsetup_r+0x9a>
 80093b4:	2200      	movs	r2, #0
 80093b6:	60a2      	str	r2, [r4, #8]
 80093b8:	6962      	ldr	r2, [r4, #20]
 80093ba:	4252      	negs	r2, r2
 80093bc:	61a2      	str	r2, [r4, #24]
 80093be:	6922      	ldr	r2, [r4, #16]
 80093c0:	b942      	cbnz	r2, 80093d4 <__swsetup_r+0xa4>
 80093c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093c6:	d1c5      	bne.n	8009354 <__swsetup_r+0x24>
 80093c8:	bd38      	pop	{r3, r4, r5, pc}
 80093ca:	0799      	lsls	r1, r3, #30
 80093cc:	bf58      	it	pl
 80093ce:	6962      	ldrpl	r2, [r4, #20]
 80093d0:	60a2      	str	r2, [r4, #8]
 80093d2:	e7f4      	b.n	80093be <__swsetup_r+0x8e>
 80093d4:	2000      	movs	r0, #0
 80093d6:	e7f7      	b.n	80093c8 <__swsetup_r+0x98>
 80093d8:	20000220 	.word	0x20000220

080093dc <_raise_r>:
 80093dc:	291f      	cmp	r1, #31
 80093de:	b538      	push	{r3, r4, r5, lr}
 80093e0:	4605      	mov	r5, r0
 80093e2:	460c      	mov	r4, r1
 80093e4:	d904      	bls.n	80093f0 <_raise_r+0x14>
 80093e6:	2316      	movs	r3, #22
 80093e8:	6003      	str	r3, [r0, #0]
 80093ea:	f04f 30ff 	mov.w	r0, #4294967295
 80093ee:	bd38      	pop	{r3, r4, r5, pc}
 80093f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80093f2:	b112      	cbz	r2, 80093fa <_raise_r+0x1e>
 80093f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093f8:	b94b      	cbnz	r3, 800940e <_raise_r+0x32>
 80093fa:	4628      	mov	r0, r5
 80093fc:	f000 f830 	bl	8009460 <_getpid_r>
 8009400:	4622      	mov	r2, r4
 8009402:	4601      	mov	r1, r0
 8009404:	4628      	mov	r0, r5
 8009406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800940a:	f000 b817 	b.w	800943c <_kill_r>
 800940e:	2b01      	cmp	r3, #1
 8009410:	d00a      	beq.n	8009428 <_raise_r+0x4c>
 8009412:	1c59      	adds	r1, r3, #1
 8009414:	d103      	bne.n	800941e <_raise_r+0x42>
 8009416:	2316      	movs	r3, #22
 8009418:	6003      	str	r3, [r0, #0]
 800941a:	2001      	movs	r0, #1
 800941c:	e7e7      	b.n	80093ee <_raise_r+0x12>
 800941e:	2100      	movs	r1, #0
 8009420:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009424:	4620      	mov	r0, r4
 8009426:	4798      	blx	r3
 8009428:	2000      	movs	r0, #0
 800942a:	e7e0      	b.n	80093ee <_raise_r+0x12>

0800942c <raise>:
 800942c:	4b02      	ldr	r3, [pc, #8]	@ (8009438 <raise+0xc>)
 800942e:	4601      	mov	r1, r0
 8009430:	6818      	ldr	r0, [r3, #0]
 8009432:	f7ff bfd3 	b.w	80093dc <_raise_r>
 8009436:	bf00      	nop
 8009438:	20000220 	.word	0x20000220

0800943c <_kill_r>:
 800943c:	b538      	push	{r3, r4, r5, lr}
 800943e:	4d07      	ldr	r5, [pc, #28]	@ (800945c <_kill_r+0x20>)
 8009440:	2300      	movs	r3, #0
 8009442:	4604      	mov	r4, r0
 8009444:	4608      	mov	r0, r1
 8009446:	4611      	mov	r1, r2
 8009448:	602b      	str	r3, [r5, #0]
 800944a:	f7f8 fdd9 	bl	8002000 <_kill>
 800944e:	1c43      	adds	r3, r0, #1
 8009450:	d102      	bne.n	8009458 <_kill_r+0x1c>
 8009452:	682b      	ldr	r3, [r5, #0]
 8009454:	b103      	cbz	r3, 8009458 <_kill_r+0x1c>
 8009456:	6023      	str	r3, [r4, #0]
 8009458:	bd38      	pop	{r3, r4, r5, pc}
 800945a:	bf00      	nop
 800945c:	2000b0a0 	.word	0x2000b0a0

08009460 <_getpid_r>:
 8009460:	f7f8 bdc6 	b.w	8001ff0 <_getpid>

08009464 <_malloc_usable_size_r>:
 8009464:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009468:	1f18      	subs	r0, r3, #4
 800946a:	2b00      	cmp	r3, #0
 800946c:	bfbc      	itt	lt
 800946e:	580b      	ldrlt	r3, [r1, r0]
 8009470:	18c0      	addlt	r0, r0, r3
 8009472:	4770      	bx	lr

08009474 <__swhatbuf_r>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	460c      	mov	r4, r1
 8009478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800947c:	2900      	cmp	r1, #0
 800947e:	b096      	sub	sp, #88	@ 0x58
 8009480:	4615      	mov	r5, r2
 8009482:	461e      	mov	r6, r3
 8009484:	da0d      	bge.n	80094a2 <__swhatbuf_r+0x2e>
 8009486:	89a3      	ldrh	r3, [r4, #12]
 8009488:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800948c:	f04f 0100 	mov.w	r1, #0
 8009490:	bf14      	ite	ne
 8009492:	2340      	movne	r3, #64	@ 0x40
 8009494:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009498:	2000      	movs	r0, #0
 800949a:	6031      	str	r1, [r6, #0]
 800949c:	602b      	str	r3, [r5, #0]
 800949e:	b016      	add	sp, #88	@ 0x58
 80094a0:	bd70      	pop	{r4, r5, r6, pc}
 80094a2:	466a      	mov	r2, sp
 80094a4:	f000 f848 	bl	8009538 <_fstat_r>
 80094a8:	2800      	cmp	r0, #0
 80094aa:	dbec      	blt.n	8009486 <__swhatbuf_r+0x12>
 80094ac:	9901      	ldr	r1, [sp, #4]
 80094ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80094b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80094b6:	4259      	negs	r1, r3
 80094b8:	4159      	adcs	r1, r3
 80094ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094be:	e7eb      	b.n	8009498 <__swhatbuf_r+0x24>

080094c0 <__smakebuf_r>:
 80094c0:	898b      	ldrh	r3, [r1, #12]
 80094c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094c4:	079d      	lsls	r5, r3, #30
 80094c6:	4606      	mov	r6, r0
 80094c8:	460c      	mov	r4, r1
 80094ca:	d507      	bpl.n	80094dc <__smakebuf_r+0x1c>
 80094cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80094d0:	6023      	str	r3, [r4, #0]
 80094d2:	6123      	str	r3, [r4, #16]
 80094d4:	2301      	movs	r3, #1
 80094d6:	6163      	str	r3, [r4, #20]
 80094d8:	b003      	add	sp, #12
 80094da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094dc:	ab01      	add	r3, sp, #4
 80094de:	466a      	mov	r2, sp
 80094e0:	f7ff ffc8 	bl	8009474 <__swhatbuf_r>
 80094e4:	9f00      	ldr	r7, [sp, #0]
 80094e6:	4605      	mov	r5, r0
 80094e8:	4639      	mov	r1, r7
 80094ea:	4630      	mov	r0, r6
 80094ec:	f7fe fd32 	bl	8007f54 <_malloc_r>
 80094f0:	b948      	cbnz	r0, 8009506 <__smakebuf_r+0x46>
 80094f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f6:	059a      	lsls	r2, r3, #22
 80094f8:	d4ee      	bmi.n	80094d8 <__smakebuf_r+0x18>
 80094fa:	f023 0303 	bic.w	r3, r3, #3
 80094fe:	f043 0302 	orr.w	r3, r3, #2
 8009502:	81a3      	strh	r3, [r4, #12]
 8009504:	e7e2      	b.n	80094cc <__smakebuf_r+0xc>
 8009506:	89a3      	ldrh	r3, [r4, #12]
 8009508:	6020      	str	r0, [r4, #0]
 800950a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800950e:	81a3      	strh	r3, [r4, #12]
 8009510:	9b01      	ldr	r3, [sp, #4]
 8009512:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009516:	b15b      	cbz	r3, 8009530 <__smakebuf_r+0x70>
 8009518:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800951c:	4630      	mov	r0, r6
 800951e:	f000 f81d 	bl	800955c <_isatty_r>
 8009522:	b128      	cbz	r0, 8009530 <__smakebuf_r+0x70>
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	f023 0303 	bic.w	r3, r3, #3
 800952a:	f043 0301 	orr.w	r3, r3, #1
 800952e:	81a3      	strh	r3, [r4, #12]
 8009530:	89a3      	ldrh	r3, [r4, #12]
 8009532:	431d      	orrs	r5, r3
 8009534:	81a5      	strh	r5, [r4, #12]
 8009536:	e7cf      	b.n	80094d8 <__smakebuf_r+0x18>

08009538 <_fstat_r>:
 8009538:	b538      	push	{r3, r4, r5, lr}
 800953a:	4d07      	ldr	r5, [pc, #28]	@ (8009558 <_fstat_r+0x20>)
 800953c:	2300      	movs	r3, #0
 800953e:	4604      	mov	r4, r0
 8009540:	4608      	mov	r0, r1
 8009542:	4611      	mov	r1, r2
 8009544:	602b      	str	r3, [r5, #0]
 8009546:	f7f8 fdbb 	bl	80020c0 <_fstat>
 800954a:	1c43      	adds	r3, r0, #1
 800954c:	d102      	bne.n	8009554 <_fstat_r+0x1c>
 800954e:	682b      	ldr	r3, [r5, #0]
 8009550:	b103      	cbz	r3, 8009554 <_fstat_r+0x1c>
 8009552:	6023      	str	r3, [r4, #0]
 8009554:	bd38      	pop	{r3, r4, r5, pc}
 8009556:	bf00      	nop
 8009558:	2000b0a0 	.word	0x2000b0a0

0800955c <_isatty_r>:
 800955c:	b538      	push	{r3, r4, r5, lr}
 800955e:	4d06      	ldr	r5, [pc, #24]	@ (8009578 <_isatty_r+0x1c>)
 8009560:	2300      	movs	r3, #0
 8009562:	4604      	mov	r4, r0
 8009564:	4608      	mov	r0, r1
 8009566:	602b      	str	r3, [r5, #0]
 8009568:	f7f8 fdba 	bl	80020e0 <_isatty>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	d102      	bne.n	8009576 <_isatty_r+0x1a>
 8009570:	682b      	ldr	r3, [r5, #0]
 8009572:	b103      	cbz	r3, 8009576 <_isatty_r+0x1a>
 8009574:	6023      	str	r3, [r4, #0]
 8009576:	bd38      	pop	{r3, r4, r5, pc}
 8009578:	2000b0a0 	.word	0x2000b0a0

0800957c <_init>:
 800957c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800957e:	bf00      	nop
 8009580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009582:	bc08      	pop	{r3}
 8009584:	469e      	mov	lr, r3
 8009586:	4770      	bx	lr

08009588 <_fini>:
 8009588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800958a:	bf00      	nop
 800958c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800958e:	bc08      	pop	{r3}
 8009590:	469e      	mov	lr, r3
 8009592:	4770      	bx	lr
