

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'
================================================================
* Date:           Fri Mar 10 17:35:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  28.964 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      258|      258|  12.900 us|  12.900 us|  258|  258|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln181_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln181_5"   --->   Operation 6 'read' 'zext_ln181_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_20_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_20"   --->   Operation 7 'read' 'tmp_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i21.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_23 = load i9 %i" [dilithium2/poly.c:180]   --->   Operation 10 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp_eq  i9 %i_23, i9 256" [dilithium2/poly.c:180]   --->   Operation 12 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln180 = add i9 %i_23, i9 1" [dilithium2/poly.c:180]   --->   Operation 14 'add' 'add_ln180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.inc.i21.i.i.split, void %for.inc.i29.i.i.preheader.exitStub" [dilithium2/poly.c:180]   --->   Operation 15 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_23" [dilithium2/poly.c:181]   --->   Operation 16 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i9 %i_23" [dilithium2/poly.c:181]   --->   Operation 17 'zext' 'zext_ln181_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%add_ln181 = add i12 %tmp_20_read, i12 %zext_ln181_3" [dilithium2/poly.c:181]   --->   Operation 18 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln181_4 = zext i12 %add_ln181" [dilithium2/poly.c:181]   --->   Operation 19 'zext' 'zext_ln181_4' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mat_addr = getelementptr i23 %mat, i64 0, i64 %zext_ln181_4" [dilithium2/poly.c:181]   --->   Operation 20 'getelementptr' 'mat_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.74ns)   --->   "%add_ln181_1 = add i10 %zext_ln181_5_read, i10 %zext_ln181" [dilithium2/poly.c:181]   --->   Operation 21 'add' 'add_ln181_1' <Predicate = (!icmp_ln180)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln181_6 = zext i10 %add_ln181_1" [dilithium2/poly.c:181]   --->   Operation 22 'zext' 'zext_ln181_6' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln181_6" [dilithium2/poly.c:181]   --->   Operation 23 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.77ns)   --->   "%mat_load = load i12 %mat_addr" [dilithium2/poly.c:181]   --->   Operation 24 'load' 'mat_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 4096> <RAM>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/poly.c:181]   --->   Operation 25 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (1.32ns)   --->   "%store_ln180 = store i9 %add_ln180, i9 %i" [dilithium2/poly.c:180]   --->   Operation 26 'store' 'store_ln180' <Predicate = (!icmp_ln180)> <Delay = 1.32>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.9>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_25_cast = zext i9 %i_23" [dilithium2/poly.c:180]   --->   Operation 27 'zext' 'i_25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [dilithium2/poly.c:177]   --->   Operation 28 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.77ns)   --->   "%mat_load = load i12 %mat_addr" [dilithium2/poly.c:181]   --->   Operation 29 'load' 'mat_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 4096> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i23 %mat_load" [dilithium2/poly.c:181]   --->   Operation 30 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr" [dilithium2/poly.c:181]   --->   Operation 31 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i32 %z_vec_coeffs_load" [dilithium2/poly.c:181]   --->   Operation 32 'sext' 'sext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (6.88ns)   --->   "%mul_ln181 = mul i55 %sext_ln181_1, i55 %zext_ln181_1" [dilithium2/poly.c:181]   --->   Operation 33 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i55 %mul_ln181" [dilithium2/reduce.c:15]   --->   Operation 34 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i55 %mul_ln181" [dilithium2/reduce.c:18]   --->   Operation 35 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (6.88ns)   --->   "%t = mul i32 %trunc_ln18, i32 58728449" [dilithium2/reduce.c:18]   --->   Operation 36 'mul' 't' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t" [dilithium2/reduce.c:19]   --->   Operation 37 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551" [dilithium2/reduce.c:19]   --->   Operation 38 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i55 %mul_ln19" [dilithium2/reduce.c:19]   --->   Operation 39 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_12, i56 %sext_ln15" [dilithium2/reduce.c:19]   --->   Operation 40 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%t_16 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55" [dilithium2/reduce.c:19]   --->   Operation 41 'partselect' 't_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_coeffs_addr = getelementptr i24 %t_coeffs, i64 0, i64 %i_25_cast" [dilithium2/poly.c:181]   --->   Operation 42 'getelementptr' 't_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.77ns)   --->   "%store_ln181 = store i24 %t_16, i8 %t_coeffs_addr" [dilithium2/poly.c:181]   --->   Operation 43 'store' 'store_ln181' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.inc.i21.i.i" [dilithium2/poly.c:180]   --->   Operation 44 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 4.55ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', dilithium2/poly.c:180) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln181', dilithium2/poly.c:181) [22]  (1.78 ns)
	'getelementptr' operation ('mat_addr', dilithium2/poly.c:181) [24]  (0 ns)
	'load' operation ('mat_load', dilithium2/poly.c:181) on array 'mat' [29]  (2.77 ns)

 <State 2>: 29ns
The critical path consists of the following:
	'load' operation ('mat_load', dilithium2/poly.c:181) on array 'mat' [29]  (2.77 ns)
	'mul' operation ('a', dilithium2/poly.c:181) [33]  (6.88 ns)
	'mul' operation ('t', dilithium2/reduce.c:18) [36]  (6.88 ns)
	'mul' operation ('mul_ln19', dilithium2/reduce.c:19) [38]  (6.88 ns)
	'add' operation ('add_ln19', dilithium2/reduce.c:19) [40]  (2.78 ns)
	'store' operation ('store_ln181', dilithium2/poly.c:181) of variable 't', dilithium2/reduce.c:19 on array 't_coeffs' [43]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
