--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml wrapper_bin_cnt_bhvl.twx wrapper_bin_cnt_bhvl.ncd -o
wrapper_bin_cnt_bhvl.twr wrapper_bin_cnt_bhvl.pcf -ucf pin.ucf

Design file:              wrapper_bin_cnt_bhvl.ncd
Physical constraint file: wrapper_bin_cnt_bhvl.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2138 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.945ns.
--------------------------------------------------------------------------------

Paths for end point bc/clk1/cnt_4 (SLICE_X0Y99.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_15 (FF)
  Destination:          bc/clk1/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (1.605 - 1.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_15 to bc/clk1/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y101.DQ      Tcko                  0.456   bc/clk1/cnt<15>
                                                       bc/clk1/cnt_15
    SLICE_X1Y101.D2      net (fanout=3)        1.151   bc/clk1/cnt<15>
    SLICE_X1Y101.COUT    Topcyd                0.525   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<3>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.827ns logic, 1.979ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_3 (FF)
  Destination:          bc/clk1/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_3 to bc/clk1/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.456   bc/clk1/cnt<3>
                                                       bc/clk1/cnt_3
    SLICE_X1Y101.A1      net (fanout=2)        0.964   bc/clk1/cnt<3>
    SLICE_X1Y101.COUT    Topcya                0.656   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<0>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.958ns logic, 1.792ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_6 (FF)
  Destination:          bc/clk1/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_6 to bc/clk1/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.CQ       Tcko                  0.456   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_6
    SLICE_X1Y101.B2      net (fanout=2)        0.970   bc/clk1/cnt<6>
    SLICE_X1Y101.COUT    Topcyb                0.674   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<1>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.976ns logic, 1.798ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point bc/clk1/cnt_5 (SLICE_X0Y99.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_15 (FF)
  Destination:          bc/clk1/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (1.605 - 1.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_15 to bc/clk1/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y101.DQ      Tcko                  0.456   bc/clk1/cnt<15>
                                                       bc/clk1/cnt_15
    SLICE_X1Y101.D2      net (fanout=3)        1.151   bc/clk1/cnt<15>
    SLICE_X1Y101.COUT    Topcyd                0.525   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<3>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.827ns logic, 1.979ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_3 (FF)
  Destination:          bc/clk1/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_3 to bc/clk1/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.456   bc/clk1/cnt<3>
                                                       bc/clk1/cnt_3
    SLICE_X1Y101.A1      net (fanout=2)        0.964   bc/clk1/cnt<3>
    SLICE_X1Y101.COUT    Topcya                0.656   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<0>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.958ns logic, 1.792ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_6 (FF)
  Destination:          bc/clk1/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_6 to bc/clk1/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.CQ       Tcko                  0.456   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_6
    SLICE_X1Y101.B2      net (fanout=2)        0.970   bc/clk1/cnt<6>
    SLICE_X1Y101.COUT    Topcyb                0.674   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<1>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.976ns logic, 1.798ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point bc/clk1/cnt_6 (SLICE_X0Y99.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_15 (FF)
  Destination:          bc/clk1/cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (1.605 - 1.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_15 to bc/clk1/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y101.DQ      Tcko                  0.456   bc/clk1/cnt<15>
                                                       bc/clk1/cnt_15
    SLICE_X1Y101.D2      net (fanout=3)        1.151   bc/clk1/cnt<15>
    SLICE_X1Y101.COUT    Topcyd                0.525   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<3>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.827ns logic, 1.979ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_3 (FF)
  Destination:          bc/clk1/cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_3 to bc/clk1/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.456   bc/clk1/cnt<3>
                                                       bc/clk1/cnt_3
    SLICE_X1Y101.A1      net (fanout=2)        0.964   bc/clk1/cnt<3>
    SLICE_X1Y101.COUT    Topcya                0.656   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<0>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.958ns logic, 1.792ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bc/clk1/cnt_6 (FF)
  Destination:          bc/clk1/cnt_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bc/clk1/cnt_6 to bc/clk1/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.CQ       Tcko                  0.456   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_6
    SLICE_X1Y101.B2      net (fanout=2)        0.970   bc/clk1/cnt<6>
    SLICE_X1Y101.COUT    Topcyb                0.674   bc/clk1/Mcompar_n0001_cy<3>
                                                       bc/clk1/Mcompar_n0001_lut<1>
                                                       bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CIN     net (fanout=1)        0.000   bc/clk1/Mcompar_n0001_cy<3>
    SLICE_X1Y102.CMUX    Tcinc                 0.417   bc/clk1/Mcompar_n0001_cy<6>
                                                       bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.SR       net (fanout=8)        0.828   bc/clk1/Mcompar_n0001_cy<6>
    SLICE_X0Y99.CLK      Tsrck                 0.429   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.976ns logic, 1.798ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bc/clk1/cnt_8 (SLICE_X0Y100.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_7 (FF)
  Destination:          bc/clk1/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_7 to bc/clk1/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.141   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_7
    SLICE_X0Y99.D3       net (fanout=3)        0.173   bc/clk1/cnt<7>
    SLICE_X0Y99.COUT     Topcyd                0.160   bc/clk1/cnt<7>
                                                       bc/clk1/cnt<7>_rt
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.050   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.251ns logic, 0.174ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_3 (FF)
  Destination:          bc/clk1/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_3 to bc/clk1/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.141   bc/clk1/cnt<3>
                                                       bc/clk1/cnt_3
    SLICE_X0Y98.D3       net (fanout=2)        0.173   bc/clk1/cnt<3>
    SLICE_X0Y98.COUT     Topcyd                0.160   bc/clk1/cnt<3>
                                                       bc/clk1/cnt<3>_rt
                                                       bc/clk1/Mcount_cnt_cy<3>
    SLICE_X0Y99.CIN      net (fanout=1)        0.000   bc/clk1/Mcount_cnt_cy<3>
    SLICE_X0Y99.COUT     Tbyp                  0.039   bc/clk1/cnt<7>
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.050   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.290ns logic, 0.174ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_4 (FF)
  Destination:          bc/clk1/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_4 to bc/clk1/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.141   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_4
    SLICE_X0Y99.A3       net (fanout=2)        0.185   bc/clk1/cnt<4>
    SLICE_X0Y99.COUT     Topcya                0.197   bc/clk1/cnt<7>
                                                       bc/clk1/cnt<4>_rt
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.050   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.288ns logic, 0.186ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point bc/clk1/cnt_10 (SLICE_X0Y100.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_7 (FF)
  Destination:          bc/clk1/cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_7 to bc/clk1/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.141   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_7
    SLICE_X0Y99.D3       net (fanout=3)        0.173   bc/clk1/cnt<7>
    SLICE_X0Y99.COUT     Topcyd                0.160   bc/clk1/cnt<7>
                                                       bc/clk1/cnt<7>_rt
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.040   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.261ns logic, 0.174ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_3 (FF)
  Destination:          bc/clk1/cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_3 to bc/clk1/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.141   bc/clk1/cnt<3>
                                                       bc/clk1/cnt_3
    SLICE_X0Y98.D3       net (fanout=2)        0.173   bc/clk1/cnt<3>
    SLICE_X0Y98.COUT     Topcyd                0.160   bc/clk1/cnt<3>
                                                       bc/clk1/cnt<3>_rt
                                                       bc/clk1/Mcount_cnt_cy<3>
    SLICE_X0Y99.CIN      net (fanout=1)        0.000   bc/clk1/Mcount_cnt_cy<3>
    SLICE_X0Y99.COUT     Tbyp                  0.039   bc/clk1/cnt<7>
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.040   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.300ns logic, 0.174ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_4 (FF)
  Destination:          bc/clk1/cnt_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_4 to bc/clk1/cnt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.141   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_4
    SLICE_X0Y99.A3       net (fanout=2)        0.185   bc/clk1/cnt<4>
    SLICE_X0Y99.COUT     Topcya                0.197   bc/clk1/cnt<7>
                                                       bc/clk1/cnt<4>_rt
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.040   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_10
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.298ns logic, 0.186ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point bc/clk1/cnt_9 (SLICE_X0Y100.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_7 (FF)
  Destination:          bc/clk1/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_7 to bc/clk1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.DQ       Tcko                  0.141   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_7
    SLICE_X0Y99.D3       net (fanout=3)        0.173   bc/clk1/cnt<7>
    SLICE_X0Y99.COUT     Topcyd                0.160   bc/clk1/cnt<7>
                                                       bc/clk1/cnt<7>_rt
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.015   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.286ns logic, 0.174ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_3 (FF)
  Destination:          bc/clk1/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_3 to bc/clk1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.DQ       Tcko                  0.141   bc/clk1/cnt<3>
                                                       bc/clk1/cnt_3
    SLICE_X0Y98.D3       net (fanout=2)        0.173   bc/clk1/cnt<3>
    SLICE_X0Y98.COUT     Topcyd                0.160   bc/clk1/cnt<3>
                                                       bc/clk1/cnt<3>_rt
                                                       bc/clk1/Mcount_cnt_cy<3>
    SLICE_X0Y99.CIN      net (fanout=1)        0.000   bc/clk1/Mcount_cnt_cy<3>
    SLICE_X0Y99.COUT     Tbyp                  0.039   bc/clk1/cnt<7>
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.015   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.325ns logic, 0.174ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bc/clk1/cnt_4 (FF)
  Destination:          bc/clk1/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.871 - 0.604)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bc/clk1/cnt_4 to bc/clk1/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.AQ       Tcko                  0.141   bc/clk1/cnt<7>
                                                       bc/clk1/cnt_4
    SLICE_X0Y99.A3       net (fanout=2)        0.185   bc/clk1/cnt<4>
    SLICE_X0Y99.COUT     Topcya                0.197   bc/clk1/cnt<7>
                                                       bc/clk1/cnt<4>_rt
                                                       bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CIN     net (fanout=1)        0.001   bc/clk1/Mcount_cnt_cy<7>
    SLICE_X0Y100.CLK     Tckcin      (-Th)     0.015   bc/clk1/cnt<11>
                                                       bc/clk1/Mcount_cnt_cy<11>
                                                       bc/clk1/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.323ns logic, 0.186ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: counter_0/CLK
  Logical resource: counter_0/CK
  Location pin: OLOGIC_X0Y114.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: counter_1/CLK
  Logical resource: counter_1/CK
  Location pin: OLOGIC_X0Y102.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.945|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2138 paths, 0 nets, and 118 connections

Design statistics:
   Minimum period:   3.945ns{1}   (Maximum frequency: 253.485MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 14 22:05:18 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4952 MB



