Fitter Retime Stage Report for G3_r1
Fri Sep 27 00:53:42 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Clock Domain soc_inst_r1|emif_hps|emif_hps_phy_clk_0 (Meets timing requirements: No further analysis performed.)
  6. Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
  7. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Reset Sequence Requirement                                              ;
+-------------------------------------------+-----------------------------+
; Clock Name                                ; Number of additional cycles ;
+-------------------------------------------+-----------------------------+
; internal_clk                              ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_ref_clock   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_vco_clk_0   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_vco_clk_1   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_vco_clk_2   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_phy_clk_0   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_phy_clk_1   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_phy_clk_2   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_phy_clk_l_0 ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_phy_clk_l_1 ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_phy_clk_l_2 ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_0    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_1    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_2    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_3    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_4    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_5    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_6    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_7    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_8    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_9    ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_10   ; 0                           ;
; soc_inst_r1|emif_hps|emif_hps_wf_clk_11   ; 0                           ;
; emif_hps_mem_mem_dqs[0]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[1]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[2]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[3]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[4]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[5]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[6]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[7]_IN                ; 0                           ;
; emif_hps_mem_mem_dqs[8]_IN                ; 0                           ;
; altera_reserved_tck                       ; 0                           ;
+-------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                            ;
+------------------------------------------------------+-----------------------------------------------------------+----------------+
; Clock Transfer                                       ; Limiting Reason                                           ; Recommendation ;
+------------------------------------------------------+-----------------------------------------------------------+----------------+
; Clock Domain soc_inst_r1|emif_hps|emif_hps_phy_clk_0 ; Meets timing requirements: No further analysis performed. ; None           ;
; Clock Domain altera_reserved_tck                     ; Meets timing requirements: No further analysis performed. ; None           ;
+------------------------------------------------------+-----------------------------------------------------------+----------------+


Clock Domain soc_inst_r1|emif_hps|emif_hps_phy_clk_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Fri Sep 27 00:44:28 2024
    Info: System process ID: 711771
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off G3 -c G3_r1
Info: qfit2_default_script.tcl version: #1
Info: Project  = G3
Info: Revision = G3_r1
Info (17966): Starting Hyper-Retimer operations.
Info (18914): The Hyper-Retimer was unable to optimize the design due to retiming restrictions. Run Fast Forward Timing Closure Recommendations to see step-by-step suggestions for design changes and show the estimated performance improvement from making these changes.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:03
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info: The clock period of 'altera_reserved_tck' used in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 is not defined, setting max delay to 30ns (default 33MHz tck)
Info: Adding default timing constraints to JTAG signals.  This will help to achieve basic functionality since no such constraints were provided by the user.


