verilator --lint-only src/modules/system.sv -Isrc/include -Isrc/modules
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:36: Operator SUB expects 4 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.028
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:42: Operator ADD expects 4 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:36: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:42: Operator SUB expects 4 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:36: Operator ADD expects 4 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:42: Operator SUB expects 4 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.loadFSM.psumoutFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:36: Operator SUB expects 3 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:87:42: Operator ADD expects 3 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   87 |                 count_next = count - REN + (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:36: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:89:42: Operator SUB expects 3 bits on the RHS, but RHS's LOGAND generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   89 |                 count_next = count + WEN - (REN && WEN);
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:36: Operator ADD expects 3 bits on the RHS, but RHS's VARREF 'WEN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                    ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/socetlib_fifo.sv:91:42: Operator SUB expects 3 bits on the RHS, but RHS's VARREF 'REN' generates 1 bits.
                                                        : ... note: In instance 'system.MS.SP.instrFIFO'
   91 |                 count_next = count + WEN - REN;
      |                                          ^
                      src/modules/scratchpad.sv:44:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/load_FSM.sv:446:45: Operator EQ expects 32 or 7 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'system.MS.SP.loadFSM'
  446 |                 if (psumoutFIFO_rdata[65:64 == 2'd3]) begin
      |                                             ^~
                      src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/load_FSM.sv:446:38: Bit extraction of var[65:0] requires 7 bit index, not 1 bits.
                                                    : ... note: In instance 'system.MS.SP.loadFSM'
  446 |                 if (psumoutFIFO_rdata[65:64 == 2'd3]) begin
      |                                      ^
                      src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                      src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/load_FSM.sv:446:17: Logical operator IF expects 1 bit on the If, but If's SEL generates 66 bits.
                                                   : ... note: In instance 'system.MS.SP.loadFSM'
  446 |                 if (psumoutFIFO_rdata[65:64 == 2'd3]) begin
      |                 ^~
                     src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                     src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/scratchpad_bank.sv:49:42: Operator ASSIGN expects 68 bits on the Assign RHS, but Assign RHS's VARREF 'wFIFO_rdata' generates 69 bits.
                                                         : ... note: In instance 'system.MS.SP.spb3'
   49 |             {w_mat_sel, w_row_sel, wdat} = wFIFO_rdata;
      |                                          ^
                     src/modules/scratchpad.sv:33:1: ... note: In file included from 'scratchpad.sv'
                     src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHCONCAT: src/modules/fu_branch_predictor.sv:42:17: More than a 8k bit replication is probably wrong: 14080
                                                              : ... note: In instance 'system.DP.FETCH.predictor'
   42 |       buffer <= '0;
      |                 ^~
                      src/modules/fetch_stage.sv:46:1: ... note: In file included from 'fetch_stage.sv'
                      src/modules/sc_datapath.sv:23:1: ... note: In file included from 'sc_datapath.sv'
                      src/modules/system.sv:60:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:108:31: Operator LT expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  108 |       else if ((flush_counter < NUM_SETS && dcache[flush_idx][0].dirty) || 
      |                               ^
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:109:31: Operator GTE expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  109 |                (flush_counter >= NUM_SETS && dcache[flush_idx][1].dirty))
      |                               ^~
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/dcache.sv:147:74: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARXREF 'dmemstore' generates 32 bits.
                                                 : ... note: In instance 'system.MS.DCACHE'
  147 |             next_dcache[dcache_format.idx][0].data[dcache_format.blkoff] = dcif.dmemstore;
      |                                                                          ^
                     src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:150:27: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  150 |             dcif.dmemload = dcache[dcache_format.idx][0].data[dcache_format.blkoff];
      |                           ^
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/dcache.sv:160:74: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARXREF 'dmemstore' generates 32 bits.
                                                 : ... note: In instance 'system.MS.DCACHE'
  160 |             next_dcache[dcache_format.idx][1].data[dcache_format.blkoff] = dcif.dmemstore;
      |                                                                          ^
                     src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:163:27: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  163 |             dcif.dmemload = dcache[dcache_format.idx][1].data[dcache_format.blkoff];
      |                           ^
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:179:18: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  179 |       cif.dstore = dcache[dcache_format.idx][lru[dcache_format.idx]].data[dcache_state == WB1];
      |                  ^
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/dcache.sv:199:77: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARXREF 'dload' generates 32 bits.
                                                 : ... note: In instance 'system.MS.DCACHE'
  199 |         next_dcache[dcache_format.idx][way_sel].data[dcache_state == LOAD1] = cif.dload;
      |                                                                             ^
                     src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:211:27: Operator GTE expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  211 |         if (flush_counter >= NUM_SETS) begin
      |                           ^~
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:209:25: Operator LT expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  209 |       if (flush_counter < NUM_SETS*2) begin
      |                         ^
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:224:32: Operator GTE expects 32 or 11 bits on the LHS, but LHS's VARREF 'flush_counter' generates 5 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  224 |       way_sel = (flush_counter >= NUM_SETS);
      |                                ^~
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/dcache.sv:228:18: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SEL generates 2 bits.
                                                  : ... note: In instance 'system.MS.DCACHE'
  228 |       cif.dstore = dcache[flush_idx][way_sel].data[dcache_state == WRITE1];
      |                  ^
                      src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHEXPAND: src/modules/memory_arbiter_basic.sv:86:30: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'load_count' generates 2 bits.
                                                               : ... note: In instance 'system.MS.ARB'
   86 |           next_sLoad_row_reg = load_count;
      |                              ^
                      src/modules/memory_subsystem.sv:19:1: ... note: In file included from 'memory_subsystem.sv'
                      src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-WIDTHTRUNC: src/modules/memory_arbiter_basic.sv:165:25: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'sLoad_row_reg' generates 3 bits.
                                                               : ... note: In instance 'system.MS.ARB'
  165 |   assign spif.sLoad_row = sLoad_row_reg;
      |                         ^
                     src/modules/memory_subsystem.sv:19:1: ... note: In file included from 'memory_subsystem.sv'
                     src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/memory_arbiter_basic.sv:55:5: Case values incompletely covered (example pattern 0x7)
   55 |     case (arbiter_state)
      |     ^~~~
                         src/modules/memory_subsystem.sv:19:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/memory_arbiter_basic.sv:185:5: Case values incompletely covered (example pattern 0x0)
  185 |     case (arbiter_state)
      |     ^~~~
                         src/modules/memory_subsystem.sv:19:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/dcache.sv:137:3: Case values incompletely covered (example pattern 0x9)
  137 |   case(dcache_state)
      |   ^~~~
                         src/modules/memory_subsystem.sv:35:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/load_FSM.sv:42:21: Case values incompletely covered (example pattern 0x0)
   42 |                     case(spif.instrFIFO_rdata[37:36]) 
      |                     ^~~~
                         src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/load_FSM.sv:36:9: Case values incompletely covered (example pattern 0x13)
   36 |         case (state)
      |         ^~~~
                         src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/load_FSM.sv:479:9: Case values incompletely covered (example pattern 0x0)
  479 |         case (state)    
      |         ^~~~
                         src/modules/scratchpad.sv:38:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:62:13: Case values incompletely covered (example pattern 0x1)
   62 |             case(PSFSM_state)
      |             ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:96:9: Case values incompletely covered (example pattern 0x0)
   96 |         case (PSFSM_state)
      |         ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:198:9: Case values incompletely covered (example pattern 0x1)
  198 |         case(WIFSM_state)
      |         ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-CASEINCOMPLETE: src/modules/gemm_FSM.sv:261:9: Case values incompletely covered (example pattern 0x0)
  261 |         case (PSFSM_state)
      |         ^~~~
                         src/modules/scratchpad.sv:40:1: ... note: In file included from 'scratchpad.sv'
                         src/modules/memory_subsystem.sv:43:1: ... note: In file included from 'memory_subsystem.sv'
                         src/modules/system.sv:65:1: ... note: In file included from 'system.sv'
%Warning-UNOPTFLAT: src/include/control_unit_if.vh:22:15: Signal unoptimizable: Circular combinational logic: 'system.DP.SCOREBOARD.DI.cuif.fu_m'
                                                        : ... note: In instance 'system.DP.SCOREBOARD.DI.cuif'
   22 |   fu_matrix_t fu_m;
      |               ^~~~
                    src/modules/dispatch.sv:4:1: ... note: In file included from 'dispatch.sv'
                    src/modules/scoreboard.sv:4:1: ... note: In file included from 'scoreboard.sv'
                    src/modules/sc_datapath.sv:26:1: ... note: In file included from 'sc_datapath.sv'
                    src/modules/system.sv:60:1: ... note: In file included from 'system.sv'
                    src/include/control_unit_if.vh:22:15:      Example path: system.DP.SCOREBOARD.DI.cuif.fu_m
                    src/modules/dispatch.sv:71:5:      Example path: ALWAYS
                    src/modules/dispatch.sv:32:24:      Example path: system.DP.SCOREBOARD.DI.instr
                    src/modules/control_unit.sv:22:5:      Example path: ALWAYS
                    src/include/control_unit_if.vh:22:15:      Example path: system.DP.SCOREBOARD.DI.cuif.fu_m
%Warning-UNOPTFLAT: src/modules/issue.sv:51:17: Signal unoptimizable: Circular combinational logic: 'system.DP.SCOREBOARD.IS.next_oldest_rdy'
   51 |     logic [4:0] next_oldest_rdy;
      |                 ^~~~~~~~~~~~~~~
                    src/modules/scoreboard.sv:6:1: ... note: In file included from 'scoreboard.sv'
                    src/modules/sc_datapath.sv:26:1: ... note: In file included from 'sc_datapath.sv'
                    src/modules/system.sv:60:1: ... note: In file included from 'system.sv'
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
                    src/modules/issue.sv:49:24:      Example path: system.DP.SCOREBOARD.IS.next_fust_state
                    src/modules/issue.sv:166:5:      Example path: ALWAYS
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
%Warning-UNOPTFLAT: src/include/datapath_cache_if.vh:25:23: Signal unoptimizable: Circular combinational logic: 'system.dpif.dhit'
                                                          : ... note: In instance 'system.dpif'
   25 |   logic               dhit, datomic, dmemREN, dmemWEN, flushed;
      |                       ^~~~
                    src/modules/system.sv:18:1: ... note: In file included from 'system.sv'
                    src/include/datapath_cache_if.vh:25:23:      Example path: system.dpif.dhit
                    src/modules/fu_scalar_ls.sv:47:5:      Example path: ALWAYS
                    src/modules/fu_scalar_ls.sv:20:28:      Example path: system.DP.EXECUTE.SLS.next_dmemREN
                    src/modules/fu_scalar_ls.sv:69:5:      Example path: ALWAYS
                    src/include/fu_scalar_ls_if.vh:14:18:      Example path: system.DP.EXECUTE.slsif.dmemREN
                    src/modules/execute.sv:68:35:      Example path: ASSIGNW
                    src/include/execute_if.vh:56:16:      Example path: system.DP.eif.eif_output
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
                    src/modules/issue.sv:49:24:      Example path: system.DP.SCOREBOARD.IS.next_fust_state
                    src/modules/issue.sv:166:5:      Example path: ALWAYS
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
%Warning-UNOPTFLAT: src/include/datapath_cache_if.vh:27:23: Signal unoptimizable: Circular combinational logic: 'system.dpif.dmemload'
                                                          : ... note: In instance 'system.dpif'
   27 |   word_t              dmemload, dmemstore, dmemaddr;
      |                       ^~~~~~~~
                    src/modules/system.sv:18:1: ... note: In file included from 'system.sv'
                    src/include/datapath_cache_if.vh:27:23:      Example path: system.dpif.dmemload
                    src/modules/fu_scalar_ls.sv:69:5:      Example path: ALWAYS
                    src/include/fu_scalar_ls_if.vh:12:15:      Example path: system.DP.EXECUTE.slsif.dmemload
                    src/modules/execute.sv:68:35:      Example path: ASSIGNW
                    src/include/execute_if.vh:56:16:      Example path: system.DP.eif.eif_output
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
                    src/modules/issue.sv:49:24:      Example path: system.DP.SCOREBOARD.IS.next_fust_state
                    src/modules/issue.sv:166:5:      Example path: ALWAYS
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
%Warning-UNOPTFLAT: src/include/caches_if.vh:13:38: Signal unoptimizable: Circular combinational logic: 'system.cif.dREN'
                                                  : ... note: In instance 'system.cif'
   13 |   logic          iwait, dwait, iREN, dREN, dWEN;
      |                                      ^~~~
                    src/modules/system.sv:19:1: ... note: In file included from 'system.sv'
                    src/include/caches_if.vh:13:38:      Example path: system.cif.dREN
                    src/modules/memory_arbiter_basic.sv:170:3:      Example path: ALWAYS
                    src/include/arbiter_caches_if.vh:15:18:      Example path: system.acif.dwait
                    src/modules/dcache.sv:121:1:      Example path: ALWAYS
                    src/include/datapath_cache_if.vh:25:23:      Example path: system.dpif.dhit
                    src/modules/fu_scalar_ls.sv:47:5:      Example path: ALWAYS
                    src/modules/fu_scalar_ls.sv:20:28:      Example path: system.DP.EXECUTE.SLS.next_dmemREN
                    src/modules/fu_scalar_ls.sv:69:5:      Example path: ALWAYS
                    src/include/fu_scalar_ls_if.vh:14:18:      Example path: system.DP.EXECUTE.slsif.dmemREN
                    src/modules/execute.sv:68:35:      Example path: ASSIGNW
                    src/include/execute_if.vh:56:16:      Example path: system.DP.eif.eif_output
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
                    src/modules/issue.sv:49:24:      Example path: system.DP.SCOREBOARD.IS.next_fust_state
                    src/modules/issue.sv:166:5:      Example path: ALWAYS
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
%Warning-UNOPTFLAT: src/include/caches_if.vh:13:44: Signal unoptimizable: Circular combinational logic: 'system.cif.dWEN'
                                                  : ... note: In instance 'system.cif'
   13 |   logic          iwait, dwait, iREN, dREN, dWEN;
      |                                            ^~~~
                    src/modules/system.sv:19:1: ... note: In file included from 'system.sv'
                    src/include/caches_if.vh:13:44:      Example path: system.cif.dWEN
                    src/modules/memory_arbiter_basic.sv:170:3:      Example path: ALWAYS
                    src/include/arbiter_caches_if.vh:15:18:      Example path: system.acif.dwait
                    src/modules/dcache.sv:121:1:      Example path: ALWAYS
                    src/include/datapath_cache_if.vh:25:23:      Example path: system.dpif.dhit
                    src/modules/fu_scalar_ls.sv:47:5:      Example path: ALWAYS
                    src/modules/fu_scalar_ls.sv:20:28:      Example path: system.DP.EXECUTE.SLS.next_dmemREN
                    src/modules/fu_scalar_ls.sv:69:5:      Example path: ALWAYS
                    src/include/fu_scalar_ls_if.vh:14:18:      Example path: system.DP.EXECUTE.slsif.dmemREN
                    src/modules/execute.sv:68:35:      Example path: ASSIGNW
                    src/include/execute_if.vh:56:16:      Example path: system.DP.eif.eif_output
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
                    src/modules/issue.sv:49:24:      Example path: system.DP.SCOREBOARD.IS.next_fust_state
                    src/modules/issue.sv:166:5:      Example path: ALWAYS
                    src/modules/issue.sv:51:17:      Example path: system.DP.SCOREBOARD.IS.next_oldest_rdy
                    src/modules/issue.sv:261:5:      Example path: ALWAYS
%Error: Exiting due to 47 warning(s)
make: *** [system_vlint] Error 1
