{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 07:20:20 2025 " "Info: Processing started: Mon Apr 28 07:20:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a_in\[4\] z_out 13.766 ns Longest " "Info: Longest tpd from source pin \"a_in\[4\]\" to destination pin \"z_out\" is 13.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns a_in\[4\] 1 PIN PIN_AA8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 7; PIN Node = 'a_in\[4\]'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_in[4] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(0.436 ns) 6.230 ns Add2~22 2 COMB LCCOMB_X33_Y8_N22 2 " "Info: 2: + IC(4.937 ns) + CELL(0.436 ns) = 6.230 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { a_in[4] Add2~22 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.355 ns Add2~25 3 COMB LCCOMB_X33_Y8_N24 3 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.355 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 3; COMB Node = 'Add2~25'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~22 Add2~25 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.436 ns) 7.972 ns Add3~22 4 COMB LCCOMB_X30_Y12_N10 2 " "Info: 4: + IC(1.181 ns) + CELL(0.436 ns) = 7.972 ns; Loc. = LCCOMB_X30_Y12_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { Add2~25 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.007 ns Add3~26 5 COMB LCCOMB_X30_Y12_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 8.007 ns; Loc. = LCCOMB_X30_Y12_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.132 ns Add3~29 6 COMB LCCOMB_X30_Y12_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 8.132 ns; Loc. = LCCOMB_X30_Y12_N14; Fanout = 1; COMB Node = 'Add3~29'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~26 Add3~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.378 ns) 9.171 ns Mux0~2 7 COMB LCCOMB_X31_Y13_N24 3 " "Info: 7: + IC(0.661 ns) + CELL(0.378 ns) = 9.171 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 3; COMB Node = 'Mux0~2'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { Add3~29 Mux0~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.272 ns) 10.059 ns Equal11~1 8 COMB LCCOMB_X31_Y12_N26 1 " "Info: 8: + IC(0.616 ns) + CELL(0.272 ns) = 10.059 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 1; COMB Node = 'Equal11~1'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Mux0~2 Equal11~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 10.314 ns Equal11~2 9 COMB LCCOMB_X31_Y12_N12 1 " "Info: 9: + IC(0.202 ns) + CELL(0.053 ns) = 10.314 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 1; COMB Node = 'Equal11~2'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { Equal11~1 Equal11~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(1.982 ns) 13.766 ns z_out 10 PIN PIN_B5 0 " "Info: 10: + IC(1.470 ns) + CELL(1.982 ns) = 13.766 ns; Loc. = PIN_B5; Fanout = 0; PIN Node = 'z_out'" {  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { Equal11~2 z_out } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Pablo_LasCazas/Desktop/SI - Primeiro Projeto/ALU/alu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.699 ns ( 34.13 % ) " "Info: Total cell delay = 4.699 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.067 ns ( 65.87 % ) " "Info: Total interconnect delay = 9.067 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.766 ns" { a_in[4] Add2~22 Add2~25 Add3~22 Add3~26 Add3~29 Mux0~2 Equal11~1 Equal11~2 z_out } "NODE_NAME" } } { "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pablo_lascazas/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.766 ns" { a_in[4] {} a_in[4]~combout {} Add2~22 {} Add2~25 {} Add3~22 {} Add3~26 {} Add3~29 {} Mux0~2 {} Equal11~1 {} Equal11~2 {} z_out {} } { 0.000ns 0.000ns 4.937ns 0.000ns 1.181ns 0.000ns 0.000ns 0.661ns 0.616ns 0.202ns 1.470ns } { 0.000ns 0.857ns 0.436ns 0.125ns 0.436ns 0.035ns 0.125ns 0.378ns 0.272ns 0.053ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 07:20:20 2025 " "Info: Processing ended: Mon Apr 28 07:20:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
