/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  reg [6:0] _01_;
  wire [4:0] _02_;
  reg [8:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_2z[1] & celloutsig_0_7z[6]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z[1] & celloutsig_0_6z[5]);
  assign celloutsig_0_16z = ~(celloutsig_0_5z[3] & celloutsig_0_9z[1]);
  assign celloutsig_0_26z = ~(celloutsig_0_24z[5] & celloutsig_0_10z);
  assign celloutsig_1_10z = ~(celloutsig_1_3z ^ celloutsig_1_1z[2]);
  reg [4:0] _09_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 5'h00;
    else _09_ <= in_data[49:45];
  assign { _00_[6:3], _02_[0] } = _09_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { _00_[6:3], celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 9'h000;
    else _03_ <= { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_39z = { _01_[3:2], celloutsig_0_35z, celloutsig_0_5z } & { celloutsig_0_34z[7:0], celloutsig_0_10z };
  assign celloutsig_0_4z = { _00_[6:3], _02_[0] } & { _00_[6:3], _02_[0] };
  assign celloutsig_0_6z = { in_data[59:53], celloutsig_0_1z } & { _01_, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_5z[3], celloutsig_0_1z } & { celloutsig_0_4z[3:1], celloutsig_0_10z };
  assign celloutsig_0_13z = in_data[18:14] > celloutsig_0_2z[6:2];
  assign celloutsig_0_21z = { _00_[3], _02_[0], celloutsig_0_18z, celloutsig_0_13z } > { celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_27z = { _00_[6], celloutsig_0_2z } > celloutsig_0_25z[10:1];
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, _01_, _01_, celloutsig_0_8z } || { in_data[2], _01_, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_46z = & { celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_6z[3:0] };
  assign celloutsig_1_4z = & { celloutsig_1_0z, in_data[105:101] };
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[131:130] };
  assign celloutsig_0_22z = & celloutsig_0_7z[7:1];
  assign celloutsig_0_40z = | celloutsig_0_39z[7:3];
  assign celloutsig_1_2z = | { in_data[136:129], celloutsig_1_1z[2:1], celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_1_6z = | { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_35z = | { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, _01_[6:5] };
  assign celloutsig_0_14z = | celloutsig_0_2z[4:1];
  assign celloutsig_0_41z = ^ { celloutsig_0_34z[17:16], celloutsig_0_40z };
  assign celloutsig_0_44z = ^ in_data[91:82];
  assign celloutsig_1_0z = ^ in_data[191:177];
  assign celloutsig_1_18z = ^ { celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_45z = { celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_44z, _03_ } >> { celloutsig_0_33z[3:1], celloutsig_0_15z, _00_[6:3], _02_[0], celloutsig_0_40z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z } >> in_data[173:171];
  assign celloutsig_0_32z = { celloutsig_0_6z[9:5], celloutsig_0_18z, celloutsig_0_17z } <<< celloutsig_0_2z;
  assign celloutsig_0_33z = celloutsig_0_28z <<< { _01_[4], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_17z };
  assign celloutsig_0_34z = { in_data[74:66], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_27z } <<< { celloutsig_0_32z[8:6], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z, _03_ };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_0z } <<< { celloutsig_1_11z[2:1], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[19:12] <<< in_data[35:28];
  assign celloutsig_0_9z = in_data[75:73] <<< celloutsig_0_6z[2:0];
  assign celloutsig_0_1z = in_data[70:68] <<< in_data[77:75];
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_13z } <<< { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_18z <<< celloutsig_0_4z[3:1];
  assign celloutsig_1_16z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z } >>> { celloutsig_1_1z[2:1], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_16z } >>> { celloutsig_1_13z[3], celloutsig_1_8z };
  assign celloutsig_0_15z = { celloutsig_0_2z[6:5], celloutsig_0_11z } >>> { _00_[4:3], _02_[0] };
  assign celloutsig_0_28z = { _00_[6:3], celloutsig_0_17z } >>> { _01_[5:2], celloutsig_0_22z };
  assign celloutsig_1_11z = { celloutsig_1_1z[1], 1'h0, celloutsig_1_5z, celloutsig_1_5z } - { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_5z = celloutsig_0_2z[6:1] - { _01_[2:0], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_6z[3:0], celloutsig_0_15z } ^ { celloutsig_0_19z[2:1], _00_[6:3], _02_[0] };
  assign celloutsig_0_25z = { _00_[6:3], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_14z } ^ { in_data[91:84], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[47], celloutsig_0_1z, _00_[6:3], _02_[0] } ^ { in_data[62:57], celloutsig_0_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_1z[1] & celloutsig_1_2z));
  assign celloutsig_1_9z = ~((celloutsig_1_8z[0] & 1'h0) | (celloutsig_1_3z & in_data[176]));
  assign celloutsig_0_17z = ~((celloutsig_0_14z & celloutsig_0_6z[3]) | (celloutsig_0_6z[4] & celloutsig_0_13z));
  assign celloutsig_0_20z = ~((celloutsig_0_18z[1] & celloutsig_0_11z) | (celloutsig_0_8z & celloutsig_0_15z[2]));
  assign { celloutsig_1_1z[1], celloutsig_1_1z[2] } = { celloutsig_1_0z, in_data[117] } ^ { in_data[112], in_data[113] };
  assign _00_[2:0] = celloutsig_0_1z;
  assign _02_[4:1] = _00_[6:3];
  assign celloutsig_1_1z[0] = 1'h0;
  assign { out_data[128], out_data[99:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
