//
// Generated by LLVM NVPTX Back-End
//

.version 7.5
.target sm_35
.address_size 64

	// .globl	_Z8sortElem6float4
.func _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_
(
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_0,
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_1,
	.param .b32 _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_2
)
;
.func  (.param .align 16 .b8 func_retval0[16]) _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_
(
	.param .align 16 .b8 _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0[16]
)
;
.func  (.param .align 16 .b8 func_retval0[16]) _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi
(
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi_param_0,
	.param .b32 _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi_param_1
)
;
.func  (.param .b64 func_retval0) _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_
(
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT__param_0
)
;
.visible .global .texref tex;
.visible .global .texref txt;
.visible .const .align 4 .b8 constStartAddr[4100];
.visible .const .align 4 .b8 finalStartAddr[4100];
.visible .const .align 4 .b8 nullElems[4096];
.global .align 1 .b8 blockIdx[1];
.global .align 1 .b8 blockDim[1];
.global .align 1 .b8 threadIdx[1];

.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z8sortElem6float4(
	.param .align 16 .b8 _Z8sortElem6float4_param_0[16]
)
{
	.local .align 16 .b8 	__local_depot0[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<11>;
	.reg .f32 	%f<71>;
	.reg .b64 	%rd<80>;

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	mov.b64 	%rd1, _Z8sortElem6float4_param_0;
	ld.param.f32 	%f31, [_Z8sortElem6float4_param_0];
	ld.param.f32 	%f32, [_Z8sortElem6float4_param_0+4];
	ld.param.f32 	%f33, [_Z8sortElem6float4_param_0+8];
	ld.param.f32 	%f34, [_Z8sortElem6float4_param_0+12];
	add.u64 	%rd2, %SP, 0;
	or.b64  	%rd3, %rd2, 12;
	st.f32 	[%rd3], %f34;
	or.b64  	%rd4, %rd2, 8;
	st.f32 	[%rd4], %f33;
	or.b64  	%rd5, %rd2, 4;
	st.f32 	[%rd5], %f32;
	st.f32 	[%SP+0], %f31;
	ld.f32 	%f35, [%SP+0];
	ld.f32 	%f36, [%rd5];
	setp.leu.f32 	%p1, %f35, %f36;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_1:
	add.u64 	%rd6, %SP, 0;
	or.b64  	%rd7, %rd6, 4;
	ld.f32 	%f1, [%rd7];
	mov.f32 	%f61, %f1;
	bra.uni 	$L__BB0_3;
$L__BB0_2:
	ld.f32 	%f2, [%SP+0];
	mov.f32 	%f61, %f2;
	bra.uni 	$L__BB0_3;
$L__BB0_3:
	mov.f32 	%f3, %f61;
	st.f32 	[%SP+16], %f3;
	add.u64 	%rd8, %SP, 0;
	or.b64  	%rd9, %rd8, 4;
	ld.f32 	%f37, [%rd9];
	ld.f32 	%f38, [%SP+0];
	setp.leu.f32 	%p2, %f37, %f38;
	@%p2 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;
$L__BB0_4:
	add.u64 	%rd10, %SP, 0;
	or.b64  	%rd11, %rd10, 4;
	ld.f32 	%f4, [%rd11];
	mov.f32 	%f62, %f4;
	bra.uni 	$L__BB0_6;
$L__BB0_5:
	ld.f32 	%f5, [%SP+0];
	mov.f32 	%f62, %f5;
	bra.uni 	$L__BB0_6;
$L__BB0_6:
	mov.f32 	%f6, %f62;
	add.u64 	%rd12, %SP, 16;
	or.b64  	%rd13, %rd12, 4;
	st.f32 	[%rd13], %f6;
	add.u64 	%rd14, %SP, 0;
	or.b64  	%rd15, %rd14, 8;
	ld.f32 	%f39, [%rd15];
	or.b64  	%rd16, %rd14, 12;
	ld.f32 	%f40, [%rd16];
	setp.leu.f32 	%p3, %f39, %f40;
	@%p3 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_7:
	add.u64 	%rd19, %SP, 0;
	or.b64  	%rd20, %rd19, 12;
	ld.f32 	%f7, [%rd20];
	mov.f32 	%f63, %f7;
	bra.uni 	$L__BB0_9;
$L__BB0_8:
	add.u64 	%rd17, %SP, 0;
	or.b64  	%rd18, %rd17, 8;
	ld.f32 	%f8, [%rd18];
	mov.f32 	%f63, %f8;
	bra.uni 	$L__BB0_9;
$L__BB0_9:
	mov.f32 	%f9, %f63;
	add.u64 	%rd21, %SP, 16;
	or.b64  	%rd22, %rd21, 8;
	st.f32 	[%rd22], %f9;
	add.u64 	%rd23, %SP, 0;
	or.b64  	%rd24, %rd23, 12;
	ld.f32 	%f41, [%rd24];
	or.b64  	%rd25, %rd23, 8;
	ld.f32 	%f42, [%rd25];
	setp.leu.f32 	%p4, %f41, %f42;
	@%p4 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_10:
	add.u64 	%rd28, %SP, 0;
	or.b64  	%rd29, %rd28, 12;
	ld.f32 	%f10, [%rd29];
	mov.f32 	%f64, %f10;
	bra.uni 	$L__BB0_12;
$L__BB0_11:
	add.u64 	%rd26, %SP, 0;
	or.b64  	%rd27, %rd26, 8;
	ld.f32 	%f11, [%rd27];
	mov.f32 	%f64, %f11;
	bra.uni 	$L__BB0_12;
$L__BB0_12:
	mov.f32 	%f12, %f64;
	add.u64 	%rd30, %SP, 16;
	or.b64  	%rd31, %rd30, 12;
	st.f32 	[%rd31], %f12;
	ld.f32 	%f43, [%SP+16];
	or.b64  	%rd32, %rd30, 8;
	ld.f32 	%f44, [%rd32];
	setp.leu.f32 	%p5, %f43, %f44;
	@%p5 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_13;
$L__BB0_13:
	add.u64 	%rd33, %SP, 16;
	or.b64  	%rd34, %rd33, 8;
	ld.f32 	%f13, [%rd34];
	mov.f32 	%f65, %f13;
	bra.uni 	$L__BB0_15;
$L__BB0_14:
	ld.f32 	%f14, [%SP+16];
	mov.f32 	%f65, %f14;
	bra.uni 	$L__BB0_15;
$L__BB0_15:
	mov.f32 	%f15, %f65;
	st.f32 	[%SP+0], %f15;
	add.u64 	%rd35, %SP, 16;
	or.b64  	%rd36, %rd35, 4;
	ld.f32 	%f45, [%rd36];
	or.b64  	%rd37, %rd35, 12;
	ld.f32 	%f46, [%rd37];
	setp.leu.f32 	%p6, %f45, %f46;
	@%p6 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_16;
$L__BB0_16:
	add.u64 	%rd40, %SP, 16;
	or.b64  	%rd41, %rd40, 12;
	ld.f32 	%f16, [%rd41];
	mov.f32 	%f66, %f16;
	bra.uni 	$L__BB0_18;
$L__BB0_17:
	add.u64 	%rd38, %SP, 16;
	or.b64  	%rd39, %rd38, 4;
	ld.f32 	%f17, [%rd39];
	mov.f32 	%f66, %f17;
	bra.uni 	$L__BB0_18;
$L__BB0_18:
	mov.f32 	%f18, %f66;
	add.u64 	%rd42, %SP, 0;
	or.b64  	%rd43, %rd42, 4;
	st.f32 	[%rd43], %f18;
	add.u64 	%rd44, %SP, 16;
	or.b64  	%rd45, %rd44, 8;
	ld.f32 	%f47, [%rd45];
	ld.f32 	%f48, [%SP+16];
	setp.leu.f32 	%p7, %f47, %f48;
	@%p7 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;
$L__BB0_19:
	add.u64 	%rd46, %SP, 16;
	or.b64  	%rd47, %rd46, 8;
	ld.f32 	%f19, [%rd47];
	mov.f32 	%f67, %f19;
	bra.uni 	$L__BB0_21;
$L__BB0_20:
	ld.f32 	%f20, [%SP+16];
	mov.f32 	%f67, %f20;
	bra.uni 	$L__BB0_21;
$L__BB0_21:
	mov.f32 	%f21, %f67;
	add.u64 	%rd48, %SP, 0;
	or.b64  	%rd49, %rd48, 8;
	st.f32 	[%rd49], %f21;
	add.u64 	%rd50, %SP, 16;
	or.b64  	%rd51, %rd50, 12;
	ld.f32 	%f49, [%rd51];
	or.b64  	%rd52, %rd50, 4;
	ld.f32 	%f50, [%rd52];
	setp.leu.f32 	%p8, %f49, %f50;
	@%p8 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_22;
$L__BB0_22:
	add.u64 	%rd55, %SP, 16;
	or.b64  	%rd56, %rd55, 12;
	ld.f32 	%f22, [%rd56];
	mov.f32 	%f68, %f22;
	bra.uni 	$L__BB0_24;
$L__BB0_23:
	add.u64 	%rd53, %SP, 16;
	or.b64  	%rd54, %rd53, 4;
	ld.f32 	%f23, [%rd54];
	mov.f32 	%f68, %f23;
	bra.uni 	$L__BB0_24;
$L__BB0_24:
	mov.f32 	%f24, %f68;
	add.u64 	%rd57, %SP, 0;
	or.b64  	%rd58, %rd57, 12;
	st.f32 	[%rd58], %f24;
	ld.f32 	%f51, [%SP+0];
	st.f32 	[%SP+16], %f51;
	or.b64  	%rd59, %rd57, 4;
	ld.f32 	%f52, [%rd59];
	or.b64  	%rd60, %rd57, 8;
	ld.f32 	%f53, [%rd60];
	setp.leu.f32 	%p9, %f52, %f53;
	@%p9 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;
$L__BB0_25:
	add.u64 	%rd63, %SP, 0;
	or.b64  	%rd64, %rd63, 8;
	ld.f32 	%f25, [%rd64];
	mov.f32 	%f69, %f25;
	bra.uni 	$L__BB0_27;
$L__BB0_26:
	add.u64 	%rd61, %SP, 0;
	or.b64  	%rd62, %rd61, 4;
	ld.f32 	%f26, [%rd62];
	mov.f32 	%f69, %f26;
	bra.uni 	$L__BB0_27;
$L__BB0_27:
	mov.f32 	%f27, %f69;
	add.u64 	%rd65, %SP, 16;
	or.b64  	%rd66, %rd65, 4;
	st.f32 	[%rd66], %f27;
	add.u64 	%rd67, %SP, 0;
	or.b64  	%rd68, %rd67, 8;
	ld.f32 	%f54, [%rd68];
	or.b64  	%rd69, %rd67, 4;
	ld.f32 	%f55, [%rd69];
	setp.leu.f32 	%p10, %f54, %f55;
	@%p10 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;
$L__BB0_28:
	add.u64 	%rd72, %SP, 0;
	or.b64  	%rd73, %rd72, 8;
	ld.f32 	%f28, [%rd73];
	mov.f32 	%f70, %f28;
	bra.uni 	$L__BB0_30;
$L__BB0_29:
	add.u64 	%rd70, %SP, 0;
	or.b64  	%rd71, %rd70, 4;
	ld.f32 	%f29, [%rd71];
	mov.f32 	%f70, %f29;
	bra.uni 	$L__BB0_30;
$L__BB0_30:
	mov.f32 	%f30, %f70;
	add.u64 	%rd74, %SP, 16;
	or.b64  	%rd75, %rd74, 8;
	st.f32 	[%rd75], %f30;
	add.u64 	%rd76, %SP, 0;
	or.b64  	%rd77, %rd76, 12;
	ld.f32 	%f56, [%rd77];
	or.b64  	%rd78, %rd74, 12;
	st.f32 	[%rd78], %f56;
	ld.f32 	%f57, [%rd78];
	ld.f32 	%f58, [%rd75];
	or.b64  	%rd79, %rd74, 4;
	ld.f32 	%f59, [%rd79];
	ld.f32 	%f60, [%SP+16];
	st.param.f32 	[func_retval0+0], %f60;
	st.param.f32 	[func_retval0+4], %f59;
	st.param.f32 	[func_retval0+8], %f58;
	st.param.f32 	[func_retval0+12], %f57;
	ret;

}
	// .globl	_Z9getLowest6float4S_
.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z9getLowest6float4S_(
	.param .align 16 .b8 _Z9getLowest6float4S__param_0[16],
	.param .align 16 .b8 _Z9getLowest6float4S__param_1[16]
)
{
	.local .align 16 .b8 	__local_depot1[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<33>;
	.reg .b64 	%rd<31>;

	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	mov.b64 	%rd3, _Z9getLowest6float4S__param_1;
	mov.b64 	%rd2, _Z9getLowest6float4S__param_0;
	mov.u64 	%rd1, %rd3;
	ld.param.f32 	%f13, [_Z9getLowest6float4S__param_0];
	ld.param.f32 	%f14, [_Z9getLowest6float4S__param_0+4];
	ld.param.f32 	%f15, [_Z9getLowest6float4S__param_0+8];
	ld.param.f32 	%f16, [_Z9getLowest6float4S__param_0+12];
	add.u64 	%rd4, %SP, 0;
	or.b64  	%rd5, %rd4, 12;
	st.f32 	[%rd5], %f16;
	or.b64  	%rd6, %rd4, 8;
	st.f32 	[%rd6], %f15;
	or.b64  	%rd7, %rd4, 4;
	st.f32 	[%rd7], %f14;
	st.f32 	[%SP+0], %f13;
	ld.f32 	%f17, [%SP+0];
	ld.param.f32 	%f18, [_Z9getLowest6float4S__param_1+12];
	setp.geu.f32 	%p1, %f17, %f18;
	@%p1 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_1;
$L__BB1_1:
	ld.f32 	%f1, [%SP+0];
	mov.f32 	%f29, %f1;
	bra.uni 	$L__BB1_3;
$L__BB1_2:
	ld.param.f32 	%f2, [%rd1+12];
	mov.f32 	%f29, %f2;
	bra.uni 	$L__BB1_3;
$L__BB1_3:
	mov.f32 	%f3, %f29;
	st.f32 	[%SP+0], %f3;
	add.u64 	%rd8, %SP, 0;
	or.b64  	%rd9, %rd8, 4;
	ld.f32 	%f19, [%rd9];
	ld.param.f32 	%f20, [%rd1+8];
	setp.geu.f32 	%p2, %f19, %f20;
	@%p2 bra 	$L__BB1_5;
	bra.uni 	$L__BB1_4;
$L__BB1_4:
	add.u64 	%rd10, %SP, 0;
	or.b64  	%rd11, %rd10, 4;
	ld.f32 	%f4, [%rd11];
	mov.f32 	%f30, %f4;
	bra.uni 	$L__BB1_6;
$L__BB1_5:
	ld.param.f32 	%f5, [%rd1+8];
	mov.f32 	%f30, %f5;
	bra.uni 	$L__BB1_6;
$L__BB1_6:
	mov.f32 	%f6, %f30;
	add.u64 	%rd12, %SP, 0;
	or.b64  	%rd13, %rd12, 4;
	st.f32 	[%rd13], %f6;
	or.b64  	%rd14, %rd12, 8;
	ld.f32 	%f21, [%rd14];
	ld.param.f32 	%f22, [%rd1+4];
	setp.geu.f32 	%p3, %f21, %f22;
	@%p3 bra 	$L__BB1_8;
	bra.uni 	$L__BB1_7;
$L__BB1_7:
	add.u64 	%rd15, %SP, 0;
	or.b64  	%rd16, %rd15, 8;
	ld.f32 	%f7, [%rd16];
	mov.f32 	%f31, %f7;
	bra.uni 	$L__BB1_9;
$L__BB1_8:
	ld.param.f32 	%f8, [%rd1+4];
	mov.f32 	%f31, %f8;
	bra.uni 	$L__BB1_9;
$L__BB1_9:
	mov.f32 	%f9, %f31;
	add.u64 	%rd17, %SP, 0;
	or.b64  	%rd18, %rd17, 8;
	st.f32 	[%rd18], %f9;
	or.b64  	%rd19, %rd17, 12;
	ld.f32 	%f23, [%rd19];
	ld.param.f32 	%f24, [%rd1];
	setp.geu.f32 	%p4, %f23, %f24;
	@%p4 bra 	$L__BB1_11;
	bra.uni 	$L__BB1_10;
$L__BB1_10:
	add.u64 	%rd20, %SP, 0;
	or.b64  	%rd21, %rd20, 12;
	ld.f32 	%f10, [%rd21];
	mov.f32 	%f32, %f10;
	bra.uni 	$L__BB1_12;
$L__BB1_11:
	ld.param.f32 	%f11, [%rd1];
	mov.f32 	%f32, %f11;
	bra.uni 	$L__BB1_12;
$L__BB1_12:
	mov.f32 	%f12, %f32;
	add.u64 	%rd22, %SP, 0;
	or.b64  	%rd23, %rd22, 12;
	st.f32 	[%rd23], %f12;
	add.u64 	%rd24, %SP, 16;
	or.b64  	%rd25, %rd24, 8;
	or.b64  	%rd26, %rd22, 8;
	ld.u64 	%rd27, [%rd26];
	st.u64 	[%rd25], %rd27;
	ld.u64 	%rd28, [%SP+0];
	st.u64 	[%SP+16], %rd28;
	or.b64  	%rd29, %rd24, 12;
	ld.f32 	%f25, [%rd29];
	ld.f32 	%f26, [%rd25];
	or.b64  	%rd30, %rd24, 4;
	ld.f32 	%f27, [%rd30];
	ld.f32 	%f28, [%SP+16];
	st.param.f32 	[func_retval0+0], %f28;
	st.param.f32 	[func_retval0+4], %f27;
	st.param.f32 	[func_retval0+8], %f26;
	st.param.f32 	[func_retval0+12], %f25;
	ret;

}
	// .globl	_Z10getHighest6float4S_
.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z10getHighest6float4S_(
	.param .align 16 .b8 _Z10getHighest6float4S__param_0[16],
	.param .align 16 .b8 _Z10getHighest6float4S__param_1[16]
)
{
	.local .align 16 .b8 	__local_depot2[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<33>;
	.reg .b64 	%rd<31>;

	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	mov.b64 	%rd3, _Z10getHighest6float4S__param_1;
	mov.b64 	%rd2, _Z10getHighest6float4S__param_0;
	ld.param.f32 	%f13, [_Z10getHighest6float4S__param_1];
	ld.param.f32 	%f14, [_Z10getHighest6float4S__param_1+4];
	ld.param.f32 	%f15, [_Z10getHighest6float4S__param_1+8];
	ld.param.f32 	%f16, [_Z10getHighest6float4S__param_1+12];
	add.u64 	%rd4, %SP, 0;
	or.b64  	%rd5, %rd4, 12;
	st.f32 	[%rd5], %f16;
	or.b64  	%rd6, %rd4, 8;
	st.f32 	[%rd6], %f15;
	or.b64  	%rd7, %rd4, 4;
	st.f32 	[%rd7], %f14;
	st.f32 	[%SP+0], %f13;
	mov.u64 	%rd1, %rd2;
	ld.param.f32 	%f17, [_Z10getHighest6float4S__param_0+12];
	ld.f32 	%f18, [%SP+0];
	setp.ltu.f32 	%p1, %f17, %f18;
	@%p1 bra 	$L__BB2_2;
	bra.uni 	$L__BB2_1;
$L__BB2_1:
	ld.param.f32 	%f1, [%rd1+12];
	mov.f32 	%f29, %f1;
	bra.uni 	$L__BB2_3;
$L__BB2_2:
	ld.f32 	%f2, [%SP+0];
	mov.f32 	%f29, %f2;
	bra.uni 	$L__BB2_3;
$L__BB2_3:
	mov.f32 	%f3, %f29;
	st.f32 	[%SP+0], %f3;
	ld.param.f32 	%f19, [%rd1+8];
	add.u64 	%rd8, %SP, 0;
	or.b64  	%rd9, %rd8, 4;
	ld.f32 	%f20, [%rd9];
	setp.ltu.f32 	%p2, %f19, %f20;
	@%p2 bra 	$L__BB2_5;
	bra.uni 	$L__BB2_4;
$L__BB2_4:
	ld.param.f32 	%f4, [%rd1+8];
	mov.f32 	%f30, %f4;
	bra.uni 	$L__BB2_6;
$L__BB2_5:
	add.u64 	%rd10, %SP, 0;
	or.b64  	%rd11, %rd10, 4;
	ld.f32 	%f5, [%rd11];
	mov.f32 	%f30, %f5;
	bra.uni 	$L__BB2_6;
$L__BB2_6:
	mov.f32 	%f6, %f30;
	add.u64 	%rd12, %SP, 0;
	or.b64  	%rd13, %rd12, 4;
	st.f32 	[%rd13], %f6;
	ld.param.f32 	%f21, [%rd1+4];
	or.b64  	%rd14, %rd12, 8;
	ld.f32 	%f22, [%rd14];
	setp.ltu.f32 	%p3, %f21, %f22;
	@%p3 bra 	$L__BB2_8;
	bra.uni 	$L__BB2_7;
$L__BB2_7:
	ld.param.f32 	%f7, [%rd1+4];
	mov.f32 	%f31, %f7;
	bra.uni 	$L__BB2_9;
$L__BB2_8:
	add.u64 	%rd15, %SP, 0;
	or.b64  	%rd16, %rd15, 8;
	ld.f32 	%f8, [%rd16];
	mov.f32 	%f31, %f8;
	bra.uni 	$L__BB2_9;
$L__BB2_9:
	mov.f32 	%f9, %f31;
	add.u64 	%rd17, %SP, 0;
	or.b64  	%rd18, %rd17, 8;
	st.f32 	[%rd18], %f9;
	ld.param.f32 	%f23, [%rd1];
	or.b64  	%rd19, %rd17, 12;
	ld.f32 	%f24, [%rd19];
	setp.ltu.f32 	%p4, %f23, %f24;
	@%p4 bra 	$L__BB2_11;
	bra.uni 	$L__BB2_10;
$L__BB2_10:
	ld.param.f32 	%f10, [%rd1];
	mov.f32 	%f32, %f10;
	bra.uni 	$L__BB2_12;
$L__BB2_11:
	add.u64 	%rd20, %SP, 0;
	or.b64  	%rd21, %rd20, 12;
	ld.f32 	%f11, [%rd21];
	mov.f32 	%f32, %f11;
	bra.uni 	$L__BB2_12;
$L__BB2_12:
	mov.f32 	%f12, %f32;
	add.u64 	%rd22, %SP, 0;
	or.b64  	%rd23, %rd22, 12;
	st.f32 	[%rd23], %f12;
	add.u64 	%rd24, %SP, 16;
	or.b64  	%rd25, %rd24, 8;
	or.b64  	%rd26, %rd22, 8;
	ld.u64 	%rd27, [%rd26];
	st.u64 	[%rd25], %rd27;
	ld.u64 	%rd28, [%SP+0];
	st.u64 	[%SP+16], %rd28;
	or.b64  	%rd29, %rd24, 12;
	ld.f32 	%f25, [%rd29];
	ld.f32 	%f26, [%rd25];
	or.b64  	%rd30, %rd24, 4;
	ld.f32 	%f27, [%rd30];
	ld.f32 	%f28, [%SP+16];
	st.param.f32 	[func_retval0+0], %f28;
	st.param.f32 	[func_retval0+4], %f27;
	st.param.f32 	[func_retval0+8], %f26;
	st.param.f32 	[func_retval0+12], %f25;
	ret;

}
	// .globl	_Z14mergeSortFirstP6float4i
.visible .entry _Z14mergeSortFirstP6float4i(
	.param .u64 _Z14mergeSortFirstP6float4i_param_0,
	.param .u32 _Z14mergeSortFirstP6float4i_param_1
)
{
	.local .align 16 .b8 	__local_depot3[128];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b32 	%r<22>;
	.reg .f32 	%f<17>;
	.reg .b64 	%rd<44>;

	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r1, [_Z14mergeSortFirstP6float4i_param_1];
	ld.param.u64 	%rd1, [_Z14mergeSortFirstP6float4i_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	cvta.global.u64 	%rd3, %rd2;
	st.u64 	[%SP+40], %rd3;
	st.u32 	[%SP+48], %r1;
	mov.u32 	%r2, %ctaid.x;
	st.u32 	[%SP+52], %r2;
	ld.u32 	%r3, [%SP+52];
	mov.u32 	%r4, %ntid.x;
	mul.lo.s32 	%r5, %r3, %r4;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	ld.u32 	%r8, [%SP+48];
	shr.s32 	%r9, %r8, 31;
	shr.u32 	%r10, %r9, 30;
	add.s32 	%r11, %r8, %r10;
	shr.s32 	%r12, %r11, 2;
	setp.ge.u32 	%p1, %r7, %r12;
	@%p1 bra 	$L__BB3_2;
	bra.uni 	$L__BB3_1;
$L__BB3_1:
	mov.u64 	%rd4, tex;
	shr.u64 	%rd5, %rd4, 32;
	add.u64 	%rd6, %SP, 80;
	or.b64  	%rd7, %rd6, 4;
	st.u32 	[%rd7], %rd5;
	st.u32 	[%SP+80], %rd4;
	ld.u32 	%r13, [%SP+52];
	mov.u32 	%r14, %ntid.x;
	mul.lo.s32 	%r15, %r13, %r14;
	mov.u32 	%r16, %tid.x;
	add.s32 	%r17, %r15, %r16;
	ld.u32 	%rd8, [%rd7];
	ld.u32 	%rd9, [%SP+80];
	add.u64 	%rd10, %SP, 16;
	or.b64  	%rd11, %rd10, 4;
	st.u32 	[%rd11], %rd8;
	st.u32 	[%SP+16], %rd9;
	st.u32 	[%SP+24], %r17;
	ld.u32 	%rd12, [%rd11];
	ld.u32 	%rd13, [%SP+16];
	add.u64 	%rd14, %SP, 32;
	or.b64  	%rd15, %rd14, 4;
	st.u32 	[%rd15], %rd12;
	st.u32 	[%SP+32], %rd13;
	ld.u32 	%r18, [%SP+24];
	ld.u32 	%rd16, [%rd15];
	shl.b64 	%rd17, %rd16, 32;
	ld.u32 	%rd18, [%SP+32];
	or.b64  	%rd19, %rd17, %rd18;
	add.u64 	%rd20, %SP, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd20;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd19;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r18;
	call.uni 
	_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 0
	or.b64  	%rd21, %rd20, 12;
	ld.f32 	%f1, [%rd21];
	or.b64  	%rd22, %rd20, 8;
	ld.f32 	%f2, [%rd22];
	or.b64  	%rd23, %rd20, 4;
	ld.f32 	%f3, [%rd23];
	ld.f32 	%f4, [%SP+0];
	st.f32 	[%SP+64], %f4;
	add.u64 	%rd24, %SP, 64;
	or.b64  	%rd25, %rd24, 4;
	st.f32 	[%rd25], %f3;
	or.b64  	%rd26, %rd24, 8;
	st.f32 	[%rd26], %f2;
	or.b64  	%rd27, %rd24, 12;
	st.f32 	[%rd27], %f1;
	add.u64 	%rd28, %SP, 112;
	or.b64  	%rd29, %rd28, 8;
	ld.u64 	%rd30, [%rd26];
	st.u64 	[%rd29], %rd30;
	ld.u64 	%rd31, [%SP+64];
	st.u64 	[%SP+112], %rd31;
	or.b64  	%rd32, %rd28, 12;
	ld.f32 	%f5, [%rd32];
	ld.f32 	%f6, [%rd29];
	or.b64  	%rd33, %rd28, 4;
	ld.f32 	%f7, [%rd33];
	ld.f32 	%f8, [%SP+112];
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 16 .b8 param0[16];
	st.param.v4.f32 	[param0+0], {%f8, %f7, %f6, %f5};
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	_Z8sortElem6float4, 
	(
	param0
	);
	ld.param.f32 	%f9, [retval0+0];
	ld.param.f32 	%f10, [retval0+4];
	ld.param.f32 	%f11, [retval0+8];
	ld.param.f32 	%f12, [retval0+12];
	} // callseq 1
	st.f32 	[%SP+96], %f9;
	add.u64 	%rd34, %SP, 96;
	or.b64  	%rd35, %rd34, 4;
	st.f32 	[%rd35], %f10;
	or.b64  	%rd36, %rd34, 8;
	st.f32 	[%rd36], %f11;
	or.b64  	%rd37, %rd34, 12;
	st.f32 	[%rd37], %f12;
	ld.u64 	%rd38, [%SP+40];
	ld.u32 	%r19, [%SP+52];
	mul.lo.s32 	%r20, %r19, %r14;
	add.s32 	%r21, %r20, %r16;
	cvt.u64.u32 	%rd39, %r21;
	shl.b64 	%rd40, %rd39, 4;
	add.s64 	%rd41, %rd38, %rd40;
	ld.u64 	%rd42, [%rd36];
	st.u64 	[%rd41+8], %rd42;
	ld.u64 	%rd43, [%SP+96];
	st.u64 	[%rd41], %rd43;
	bra.uni 	$L__BB3_2;
$L__BB3_2:
	ret;

}
	// .globl	_Z13mergeSortPassP6float4ii
.visible .entry _Z13mergeSortPassP6float4ii(
	.param .u64 _Z13mergeSortPassP6float4ii_param_0,
	.param .u32 _Z13mergeSortPassP6float4ii_param_1,
	.param .u32 _Z13mergeSortPassP6float4ii_param_2
)
{
	.local .align 16 .b8 	__local_depot4[672];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<99>;
	.reg .f32 	%f<79>;
	.reg .b64 	%rd<259>;

	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r2, [_Z13mergeSortPassP6float4ii_param_2];
	ld.param.u32 	%r1, [_Z13mergeSortPassP6float4ii_param_1];
	ld.param.u64 	%rd1, [_Z13mergeSortPassP6float4ii_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	cvta.global.u64 	%rd3, %rd2;
	st.u64 	[%SP+232], %rd3;
	st.u32 	[%SP+240], %r1;
	st.u32 	[%SP+244], %r2;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mul.lo.s32 	%r5, %r3, %r4;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	st.u32 	[%SP+248], %r7;
	ld.u32 	%r8, [%SP+248];
	ld.u32 	%r9, [%SP+244];
	div.s32 	%r10, %r8, %r9;
	st.u32 	[%SP+252], %r10;
	ld.u32 	%r11, [%SP+252];
	setp.lt.s32 	%p3, %r11, 1024;
	@%p3 bra 	$L__BB4_2;
	bra.uni 	$L__BB4_1;
$L__BB4_1:
	bra.uni 	$L__BB4_27;
$L__BB4_2:
	ld.u32 	%r12, [%SP+248];
	ld.u32 	%r13, [%SP+252];
	ld.u32 	%r14, [%SP+244];
	mul.lo.s32 	%r15, %r13, %r14;
	sub.s32 	%r16, %r12, %r15;
	st.u32 	[%SP+256], %r16;
	ld.s32 	%rd4, [%SP+252];
	mov.u64 	%rd5, constStartAddr;
	cvta.const.u64 	%rd6, %rd5;
	shl.b64 	%rd7, %rd4, 2;
	add.s64 	%rd8, %rd6, %rd7;
	ld.u32 	%r17, [%rd8];
	ld.u32 	%r18, [%SP+256];
	ld.u32 	%r19, [%SP+240];
	mul.lo.s32 	%r20, %r18, %r19;
	add.s32 	%r21, %r17, %r20;
	st.u32 	[%SP+260], %r21;
	ld.u32 	%r22, [%SP+260];
	ld.u32 	%r23, [%SP+240];
	shr.u32 	%r24, %r23, 31;
	add.s32 	%r25, %r23, %r24;
	shr.s32 	%r26, %r25, 1;
	add.s32 	%r27, %r22, %r26;
	st.u32 	[%SP+264], %r27;
	ld.u64 	%rd9, [%SP+232];
	ld.s32 	%rd10, [%SP+260];
	shl.b64 	%rd11, %rd10, 4;
	add.s64 	%rd12, %rd9, %rd11;
	st.u64 	[%SP+272], %rd12;
	ld.u32 	%r28, [%SP+260];
	ld.u32 	%r29, [%SP+252];
	add.s32 	%r30, %r29, 1;
	cvt.s64.s32 	%rd13, %r30;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd6, %rd14;
	ld.u32 	%r31, [%rd15];
	setp.lt.s32 	%p4, %r28, %r31;
	@%p4 bra 	$L__BB4_4;
	bra.uni 	$L__BB4_3;
$L__BB4_3:
	bra.uni 	$L__BB4_27;
$L__BB4_4:
	ld.u32 	%r32, [%SP+264];
	ld.u32 	%r33, [%SP+252];
	add.s32 	%r34, %r33, 1;
	cvt.s64.s32 	%rd16, %r34;
	mov.u64 	%rd17, constStartAddr;
	cvta.const.u64 	%rd18, %rd17;
	shl.b64 	%rd19, %rd16, 2;
	add.s64 	%rd20, %rd18, %rd19;
	ld.u32 	%r35, [%rd20];
	setp.lt.s32 	%p5, %r32, %r35;
	@%p5 bra 	$L__BB4_10;
	bra.uni 	$L__BB4_5;
$L__BB4_5:
	mov.u32 	%r86, 0;
	st.u32 	[%SP+280], %r86;
	bra.uni 	$L__BB4_6;
$L__BB4_6:
	ld.u32 	%r87, [%SP+280];
	ld.u32 	%r88, [%SP+252];
	add.s32 	%r89, %r88, 1;
	cvt.s64.s32 	%rd224, %r89;
	mov.u64 	%rd225, constStartAddr;
	cvta.const.u64 	%rd226, %rd225;
	shl.b64 	%rd227, %rd224, 2;
	add.s64 	%rd228, %rd226, %rd227;
	ld.u32 	%r90, [%rd228];
	ld.u32 	%r91, [%SP+260];
	sub.s32 	%r92, %r90, %r91;
	setp.ge.s32 	%p13, %r87, %r92;
	@%p13 bra 	$L__BB4_9;
	bra.uni 	$L__BB4_7;
$L__BB4_7:
	mov.u64 	%rd229, tex;
	shr.u64 	%rd230, %rd229, 32;
	add.u64 	%rd231, %SP, 304;
	or.b64  	%rd232, %rd231, 4;
	st.u32 	[%rd232], %rd230;
	st.u32 	[%SP+304], %rd229;
	ld.u32 	%r93, [%SP+260];
	ld.u32 	%r94, [%SP+280];
	add.s32 	%r95, %r93, %r94;
	ld.u32 	%rd233, [%rd232];
	ld.u32 	%rd234, [%SP+304];
	add.u64 	%rd235, %SP, 16;
	or.b64  	%rd236, %rd235, 4;
	st.u32 	[%rd236], %rd233;
	st.u32 	[%SP+16], %rd234;
	st.u32 	[%SP+24], %r95;
	ld.u32 	%rd237, [%rd236];
	ld.u32 	%rd238, [%SP+16];
	add.u64 	%rd239, %SP, 32;
	or.b64  	%rd240, %rd239, 4;
	st.u32 	[%rd240], %rd237;
	st.u32 	[%SP+32], %rd238;
	ld.u32 	%r96, [%SP+24];
	ld.u32 	%rd241, [%rd240];
	shl.b64 	%rd242, %rd241, 32;
	ld.u32 	%rd243, [%SP+32];
	or.b64  	%rd244, %rd242, %rd243;
	add.u64 	%rd245, %SP, 0;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd245;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd244;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r96;
	call.uni 
	_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 10
	or.b64  	%rd246, %rd245, 12;
	ld.f32 	%f75, [%rd246];
	or.b64  	%rd247, %rd245, 8;
	ld.f32 	%f76, [%rd247];
	or.b64  	%rd248, %rd245, 4;
	ld.f32 	%f77, [%rd248];
	ld.f32 	%f78, [%SP+0];
	st.f32 	[%SP+288], %f78;
	add.u64 	%rd249, %SP, 288;
	or.b64  	%rd250, %rd249, 4;
	st.f32 	[%rd250], %f77;
	or.b64  	%rd251, %rd249, 8;
	st.f32 	[%rd251], %f76;
	or.b64  	%rd252, %rd249, 12;
	st.f32 	[%rd252], %f75;
	ld.u64 	%rd253, [%SP+272];
	ld.s32 	%rd254, [%SP+280];
	shl.b64 	%rd255, %rd254, 4;
	add.s64 	%rd256, %rd253, %rd255;
	ld.u64 	%rd257, [%rd251];
	st.u64 	[%rd256+8], %rd257;
	ld.u64 	%rd258, [%SP+288];
	st.u64 	[%rd256], %rd258;
	bra.uni 	$L__BB4_8;
$L__BB4_8:
	ld.u32 	%r97, [%SP+280];
	add.s32 	%r98, %r97, 1;
	st.u32 	[%SP+280], %r98;
	bra.uni 	$L__BB4_6;
$L__BB4_9:
	bra.uni 	$L__BB4_27;
$L__BB4_10:
	mov.u32 	%r36, 0;
	st.u32 	[%SP+312], %r36;
	st.u32 	[%SP+316], %r36;
	st.u32 	[%SP+320], %r36;
	mov.u64 	%rd21, tex;
	add.u64 	%rd22, %SP, 384;
	or.b64  	%rd23, %rd22, 4;
	shr.u64 	%rd24, %rd21, 32;
	st.u32 	[%rd23], %rd24;
	st.u32 	[%SP+384], %rd21;
	ld.u32 	%r37, [%SP+260];
	ld.u32 	%r38, [%SP+312];
	add.s32 	%r39, %r37, %r38;
	ld.u32 	%rd25, [%rd23];
	ld.u32 	%rd26, [%SP+384];
	add.u64 	%rd27, %SP, 64;
	or.b64  	%rd28, %rd27, 4;
	st.u32 	[%rd28], %rd25;
	st.u32 	[%SP+64], %rd26;
	st.u32 	[%SP+72], %r39;
	ld.u32 	%rd29, [%rd28];
	ld.u32 	%rd30, [%SP+64];
	add.u64 	%rd31, %SP, 80;
	or.b64  	%rd32, %rd31, 4;
	st.u32 	[%rd32], %rd29;
	st.u32 	[%SP+80], %rd30;
	ld.u32 	%r40, [%SP+72];
	ld.u32 	%rd33, [%rd32];
	shl.b64 	%rd34, %rd33, 32;
	ld.u32 	%rd35, [%SP+80];
	or.b64  	%rd36, %rd34, %rd35;
	add.u64 	%rd37, %SP, 48;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd36;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r40;
	call.uni 
	_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 2
	or.b64  	%rd38, %rd37, 12;
	ld.f32 	%f1, [%rd38];
	or.b64  	%rd39, %rd37, 8;
	ld.f32 	%f2, [%rd39];
	or.b64  	%rd40, %rd37, 4;
	ld.f32 	%f3, [%rd40];
	ld.f32 	%f4, [%SP+48];
	st.f32 	[%SP+368], %f4;
	add.u64 	%rd41, %SP, 368;
	or.b64  	%rd42, %rd41, 4;
	st.f32 	[%rd42], %f3;
	or.b64  	%rd43, %rd41, 8;
	st.f32 	[%rd43], %f2;
	or.b64  	%rd44, %rd41, 12;
	st.f32 	[%rd44], %f1;
	add.u64 	%rd45, %SP, 336;
	or.b64  	%rd46, %rd45, 8;
	ld.u64 	%rd47, [%rd43];
	st.u64 	[%rd46], %rd47;
	ld.u64 	%rd48, [%SP+368];
	st.u64 	[%SP+336], %rd48;
	add.u64 	%rd49, %SP, 416;
	or.b64  	%rd50, %rd49, 4;
	st.u32 	[%rd50], %rd24;
	st.u32 	[%SP+416], %rd21;
	ld.u32 	%r41, [%SP+264];
	ld.u32 	%r42, [%SP+316];
	add.s32 	%r43, %r41, %r42;
	ld.u32 	%rd51, [%rd50];
	ld.u32 	%rd52, [%SP+416];
	add.u64 	%rd53, %SP, 112;
	or.b64  	%rd54, %rd53, 4;
	st.u32 	[%rd54], %rd51;
	st.u32 	[%SP+112], %rd52;
	st.u32 	[%SP+120], %r43;
	ld.u32 	%rd55, [%rd54];
	ld.u32 	%rd56, [%SP+112];
	add.u64 	%rd57, %SP, 128;
	or.b64  	%rd58, %rd57, 4;
	st.u32 	[%rd58], %rd55;
	st.u32 	[%SP+128], %rd56;
	ld.u32 	%r44, [%SP+120];
	ld.u32 	%rd59, [%rd58];
	shl.b64 	%rd60, %rd59, 32;
	ld.u32 	%rd61, [%SP+128];
	or.b64  	%rd62, %rd60, %rd61;
	add.u64 	%rd63, %SP, 96;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd63;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd62;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r44;
	call.uni 
	_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 3
	or.b64  	%rd64, %rd63, 12;
	ld.f32 	%f5, [%rd64];
	or.b64  	%rd65, %rd63, 8;
	ld.f32 	%f6, [%rd65];
	or.b64  	%rd66, %rd63, 4;
	ld.f32 	%f7, [%rd66];
	ld.f32 	%f8, [%SP+96];
	st.f32 	[%SP+400], %f8;
	add.u64 	%rd67, %SP, 400;
	or.b64  	%rd68, %rd67, 4;
	st.f32 	[%rd68], %f7;
	or.b64  	%rd69, %rd67, 8;
	st.f32 	[%rd69], %f6;
	or.b64  	%rd70, %rd67, 12;
	st.f32 	[%rd70], %f5;
	add.u64 	%rd71, %SP, 352;
	or.b64  	%rd72, %rd71, 8;
	ld.u64 	%rd73, [%rd69];
	st.u64 	[%rd72], %rd73;
	ld.u64 	%rd74, [%SP+400];
	st.u64 	[%SP+352], %rd74;
	bra.uni 	$L__BB4_11;
$L__BB4_11:
	mov.u64 	%rd75, tex;
	add.u64 	%rd76, %SP, 448;
	or.b64  	%rd77, %rd76, 4;
	shr.u64 	%rd78, %rd75, 32;
	st.u32 	[%rd77], %rd78;
	st.u32 	[%SP+448], %rd75;
	ld.u32 	%r45, [%SP+260];
	ld.u32 	%r46, [%SP+312];
	add.s32 	%r47, %r45, %r46;
	add.s32 	%r48, %r47, 1;
	ld.u32 	%rd79, [%rd77];
	ld.u32 	%rd80, [%SP+448];
	add.u64 	%rd81, %SP, 160;
	or.b64  	%rd82, %rd81, 4;
	st.u32 	[%rd82], %rd79;
	st.u32 	[%SP+160], %rd80;
	st.u32 	[%SP+168], %r48;
	ld.u32 	%rd83, [%rd82];
	ld.u32 	%rd84, [%SP+160];
	add.u64 	%rd85, %SP, 176;
	or.b64  	%rd86, %rd85, 4;
	st.u32 	[%rd86], %rd83;
	st.u32 	[%SP+176], %rd84;
	ld.u32 	%r49, [%SP+168];
	ld.u32 	%rd87, [%rd86];
	shl.b64 	%rd88, %rd87, 32;
	ld.u32 	%rd89, [%SP+176];
	or.b64  	%rd90, %rd88, %rd89;
	add.u64 	%rd91, %SP, 144;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd91;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd90;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r49;
	call.uni 
	_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 4
	or.b64  	%rd92, %rd91, 12;
	ld.f32 	%f9, [%rd92];
	or.b64  	%rd93, %rd91, 8;
	ld.f32 	%f10, [%rd93];
	or.b64  	%rd94, %rd91, 4;
	ld.f32 	%f11, [%rd94];
	ld.f32 	%f12, [%SP+144];
	st.f32 	[%SP+432], %f12;
	add.u64 	%rd95, %SP, 432;
	or.b64  	%rd96, %rd95, 4;
	st.f32 	[%rd96], %f11;
	or.b64  	%rd97, %rd95, 8;
	st.f32 	[%rd97], %f10;
	or.b64  	%rd98, %rd95, 12;
	st.f32 	[%rd98], %f9;
	add.u64 	%rd99, %SP, 480;
	or.b64  	%rd100, %rd99, 4;
	st.u32 	[%rd100], %rd78;
	st.u32 	[%SP+480], %rd75;
	ld.u32 	%r50, [%SP+264];
	ld.u32 	%r51, [%SP+316];
	add.s32 	%r52, %r50, %r51;
	add.s32 	%r53, %r52, 1;
	ld.u32 	%rd101, [%rd100];
	ld.u32 	%rd102, [%SP+480];
	add.u64 	%rd103, %SP, 208;
	or.b64  	%rd104, %rd103, 4;
	st.u32 	[%rd104], %rd101;
	st.u32 	[%SP+208], %rd102;
	st.u32 	[%SP+216], %r53;
	ld.u32 	%rd105, [%rd104];
	ld.u32 	%rd106, [%SP+208];
	add.u64 	%rd107, %SP, 224;
	or.b64  	%rd108, %rd107, 4;
	st.u32 	[%rd108], %rd105;
	st.u32 	[%SP+224], %rd106;
	ld.u32 	%r54, [%SP+216];
	ld.u32 	%rd109, [%rd108];
	shl.b64 	%rd110, %rd109, 32;
	ld.u32 	%rd111, [%SP+224];
	or.b64  	%rd112, %rd110, %rd111;
	add.u64 	%rd113, %SP, 192;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd113;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd112;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r54;
	call.uni 
	_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 5
	or.b64  	%rd114, %rd113, 12;
	ld.f32 	%f13, [%rd114];
	or.b64  	%rd115, %rd113, 8;
	ld.f32 	%f14, [%rd115];
	or.b64  	%rd116, %rd113, 4;
	ld.f32 	%f15, [%rd116];
	ld.f32 	%f16, [%SP+192];
	st.f32 	[%SP+464], %f16;
	add.u64 	%rd117, %SP, 464;
	or.b64  	%rd118, %rd117, 4;
	st.f32 	[%rd118], %f15;
	or.b64  	%rd119, %rd117, 8;
	st.f32 	[%rd119], %f14;
	or.b64  	%rd120, %rd117, 12;
	st.f32 	[%rd120], %f13;
	add.u64 	%rd121, %SP, 512;
	or.b64  	%rd122, %rd121, 8;
	add.u64 	%rd123, %SP, 336;
	or.b64  	%rd124, %rd123, 8;
	ld.u64 	%rd125, [%rd124];
	st.u64 	[%rd122], %rd125;
	ld.u64 	%rd126, [%SP+336];
	st.u64 	[%SP+512], %rd126;
	add.u64 	%rd127, %SP, 528;
	or.b64  	%rd128, %rd127, 8;
	add.u64 	%rd129, %SP, 352;
	or.b64  	%rd130, %rd129, 8;
	ld.u64 	%rd131, [%rd130];
	st.u64 	[%rd128], %rd131;
	ld.u64 	%rd132, [%SP+352];
	st.u64 	[%SP+528], %rd132;
	or.b64  	%rd133, %rd121, 12;
	ld.f32 	%f17, [%rd133];
	ld.f32 	%f18, [%rd122];
	or.b64  	%rd134, %rd121, 4;
	ld.f32 	%f19, [%rd134];
	or.b64  	%rd135, %rd127, 12;
	ld.f32 	%f20, [%rd135];
	ld.f32 	%f21, [%rd128];
	or.b64  	%rd136, %rd127, 4;
	ld.f32 	%f22, [%rd136];
	ld.f32 	%f23, [%SP+512];
	ld.f32 	%f24, [%SP+528];
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .align 16 .b8 param0[16];
	st.param.v4.f32 	[param0+0], {%f23, %f19, %f18, %f17};
	.param .align 16 .b8 param1[16];
	st.param.v4.f32 	[param1+0], {%f24, %f22, %f21, %f20};
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	_Z9getLowest6float4S_, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f25, [retval0+0];
	ld.param.f32 	%f26, [retval0+4];
	ld.param.f32 	%f27, [retval0+8];
	ld.param.f32 	%f28, [retval0+12];
	} // callseq 6
	st.f32 	[%SP+496], %f25;
	add.u64 	%rd137, %SP, 496;
	or.b64  	%rd138, %rd137, 4;
	st.f32 	[%rd138], %f26;
	or.b64  	%rd139, %rd137, 8;
	st.f32 	[%rd139], %f27;
	or.b64  	%rd140, %rd137, 12;
	st.f32 	[%rd140], %f28;
	add.u64 	%rd141, %SP, 560;
	or.b64  	%rd142, %rd141, 8;
	ld.u64 	%rd143, [%rd124];
	st.u64 	[%rd142], %rd143;
	ld.u64 	%rd144, [%SP+336];
	st.u64 	[%SP+560], %rd144;
	add.u64 	%rd145, %SP, 576;
	or.b64  	%rd146, %rd145, 8;
	ld.u64 	%rd147, [%rd130];
	st.u64 	[%rd146], %rd147;
	ld.u64 	%rd148, [%SP+352];
	st.u64 	[%SP+576], %rd148;
	or.b64  	%rd149, %rd141, 12;
	ld.f32 	%f33, [%rd149];
	ld.f32 	%f34, [%rd142];
	or.b64  	%rd150, %rd141, 4;
	ld.f32 	%f35, [%rd150];
	or.b64  	%rd151, %rd145, 12;
	ld.f32 	%f36, [%rd151];
	ld.f32 	%f37, [%rd146];
	or.b64  	%rd152, %rd145, 4;
	ld.f32 	%f38, [%rd152];
	ld.f32 	%f39, [%SP+560];
	ld.f32 	%f40, [%SP+576];
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 16 .b8 param0[16];
	st.param.v4.f32 	[param0+0], {%f39, %f35, %f34, %f33};
	.param .align 16 .b8 param1[16];
	st.param.v4.f32 	[param1+0], {%f40, %f38, %f37, %f36};
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	_Z10getHighest6float4S_, 
	(
	param0, 
	param1
	);
	ld.param.f32 	%f41, [retval0+0];
	ld.param.f32 	%f42, [retval0+4];
	ld.param.f32 	%f43, [retval0+8];
	ld.param.f32 	%f44, [retval0+12];
	} // callseq 7
	st.f32 	[%SP+544], %f41;
	add.u64 	%rd153, %SP, 544;
	or.b64  	%rd154, %rd153, 4;
	st.f32 	[%rd154], %f42;
	or.b64  	%rd155, %rd153, 8;
	st.f32 	[%rd155], %f43;
	or.b64  	%rd156, %rd153, 12;
	st.f32 	[%rd156], %f44;
	add.u64 	%rd157, %SP, 608;
	or.b64  	%rd158, %rd157, 8;
	ld.u64 	%rd159, [%rd139];
	st.u64 	[%rd158], %rd159;
	ld.u64 	%rd160, [%SP+496];
	st.u64 	[%SP+608], %rd160;
	or.b64  	%rd161, %rd157, 12;
	ld.f32 	%f49, [%rd161];
	ld.f32 	%f50, [%rd158];
	or.b64  	%rd162, %rd157, 4;
	ld.f32 	%f51, [%rd162];
	ld.f32 	%f52, [%SP+608];
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .align 16 .b8 param0[16];
	st.param.v4.f32 	[param0+0], {%f52, %f51, %f50, %f49};
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	_Z8sortElem6float4, 
	(
	param0
	);
	ld.param.f32 	%f53, [retval0+0];
	ld.param.f32 	%f54, [retval0+4];
	ld.param.f32 	%f55, [retval0+8];
	ld.param.f32 	%f56, [retval0+12];
	} // callseq 8
	st.f32 	[%SP+592], %f53;
	add.u64 	%rd163, %SP, 592;
	or.b64  	%rd164, %rd163, 4;
	st.f32 	[%rd164], %f54;
	or.b64  	%rd165, %rd163, 8;
	st.f32 	[%rd165], %f55;
	or.b64  	%rd166, %rd163, 12;
	st.f32 	[%rd166], %f56;
	ld.u64 	%rd167, [%rd165];
	st.u64 	[%rd124], %rd167;
	ld.u64 	%rd168, [%SP+592];
	st.u64 	[%SP+336], %rd168;
	add.u64 	%rd169, %SP, 640;
	or.b64  	%rd170, %rd169, 8;
	ld.u64 	%rd171, [%rd155];
	st.u64 	[%rd170], %rd171;
	ld.u64 	%rd172, [%SP+544];
	st.u64 	[%SP+640], %rd172;
	or.b64  	%rd173, %rd169, 12;
	ld.f32 	%f61, [%rd173];
	ld.f32 	%f62, [%rd170];
	or.b64  	%rd174, %rd169, 4;
	ld.f32 	%f63, [%rd174];
	ld.f32 	%f64, [%SP+640];
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 16 .b8 param0[16];
	st.param.v4.f32 	[param0+0], {%f64, %f63, %f62, %f61};
	.param .align 4 .b8 retval0[16];
	call.uni (retval0), 
	_Z8sortElem6float4, 
	(
	param0
	);
	ld.param.f32 	%f65, [retval0+0];
	ld.param.f32 	%f66, [retval0+4];
	ld.param.f32 	%f67, [retval0+8];
	ld.param.f32 	%f68, [retval0+12];
	} // callseq 9
	st.f32 	[%SP+624], %f65;
	add.u64 	%rd175, %SP, 624;
	or.b64  	%rd176, %rd175, 4;
	st.f32 	[%rd176], %f66;
	or.b64  	%rd177, %rd175, 8;
	st.f32 	[%rd177], %f67;
	or.b64  	%rd178, %rd175, 12;
	st.f32 	[%rd178], %f68;
	ld.u64 	%rd179, [%rd177];
	st.u64 	[%rd130], %rd179;
	ld.u64 	%rd180, [%SP+624];
	st.u64 	[%SP+352], %rd180;
	ld.u64 	%rd181, [%SP+272];
	ld.u32 	%r55, [%SP+320];
	add.s32 	%r56, %r55, 1;
	st.u32 	[%SP+320], %r56;
	cvt.s64.s32 	%rd182, %r55;
	shl.b64 	%rd183, %rd182, 4;
	add.s64 	%rd184, %rd181, %rd183;
	ld.u64 	%rd185, [%rd124];
	st.u64 	[%rd184+8], %rd185;
	ld.u64 	%rd186, [%SP+336];
	st.u64 	[%rd184], %rd186;
	ld.u32 	%r57, [%SP+312];
	add.s32 	%r58, %r57, 1;
	ld.u32 	%r59, [%SP+240];
	shr.u32 	%r60, %r59, 31;
	add.s32 	%r61, %r59, %r60;
	shr.s32 	%r62, %r61, 1;
	setp.lt.s32 	%p7, %r58, %r62;
	selp.u16 	%rs1, 1, 0, %p7;
	st.u8 	[%SP+656], %rs1;
	ld.u32 	%r63, [%SP+316];
	add.s32 	%r64, %r63, 1;
	ld.u32 	%r65, [%SP+240];
	shr.u32 	%r66, %r65, 31;
	add.s32 	%r67, %r65, %r66;
	shr.s32 	%r68, %r67, 1;
	setp.ge.s32 	%p8, %r64, %r68;
	mov.pred 	%p6, 0;
	mov.pred 	%p14, %p6;
	@%p8 bra 	$L__BB4_13;
	bra.uni 	$L__BB4_12;
$L__BB4_12:
	ld.u32 	%r69, [%SP+264];
	ld.u32 	%r70, [%SP+316];
	add.s32 	%r71, %r69, %r70;
	add.s32 	%r72, %r71, 1;
	ld.u32 	%r73, [%SP+252];
	add.s32 	%r74, %r73, 1;
	cvt.s64.s32 	%rd187, %r74;
	mov.u64 	%rd188, constStartAddr;
	cvta.const.u64 	%rd189, %rd188;
	shl.b64 	%rd190, %rd187, 2;
	add.s64 	%rd191, %rd189, %rd190;
	ld.u32 	%r75, [%rd191];
	setp.lt.s32 	%p1, %r72, %r75;
	mov.pred 	%p14, %p1;
	bra.uni 	$L__BB4_13;
$L__BB4_13:
	mov.pred 	%p2, %p14;
	selp.u16 	%rs2, 1, 0, %p2;
	st.u8 	[%SP+657], %rs2;
	ld.u8 	%rs3, [%SP+656];
	and.b16  	%rs4, %rs3, 1;
	setp.eq.b16 	%p9, %rs4, 1;
	@!%p9 bra 	$L__BB4_21;
	bra.uni 	$L__BB4_14;
$L__BB4_14:
	ld.u8 	%rs7, [%SP+657];
	and.b16  	%rs8, %rs7, 1;
	setp.eq.b16 	%p11, %rs8, 1;
	@!%p11 bra 	$L__BB4_19;
	bra.uni 	$L__BB4_15;
$L__BB4_15:
	ld.f32 	%f73, [%SP+432];
	ld.f32 	%f74, [%SP+464];
	setp.geu.f32 	%p12, %f73, %f74;
	@%p12 bra 	$L__BB4_17;
	bra.uni 	$L__BB4_16;
$L__BB4_16:
	ld.u32 	%r84, [%SP+312];
	add.s32 	%r85, %r84, 1;
	st.u32 	[%SP+312], %r85;
	add.u64 	%rd218, %SP, 336;
	or.b64  	%rd219, %rd218, 8;
	add.u64 	%rd220, %SP, 432;
	or.b64  	%rd221, %rd220, 8;
	ld.u64 	%rd222, [%rd221];
	st.u64 	[%rd219], %rd222;
	ld.u64 	%rd223, [%SP+432];
	st.u64 	[%SP+336], %rd223;
	bra.uni 	$L__BB4_18;
$L__BB4_17:
	ld.u32 	%r82, [%SP+316];
	add.s32 	%r83, %r82, 1;
	st.u32 	[%SP+316], %r83;
	add.u64 	%rd212, %SP, 336;
	or.b64  	%rd213, %rd212, 8;
	add.u64 	%rd214, %SP, 464;
	or.b64  	%rd215, %rd214, 8;
	ld.u64 	%rd216, [%rd215];
	st.u64 	[%rd213], %rd216;
	ld.u64 	%rd217, [%SP+464];
	st.u64 	[%SP+336], %rd217;
	bra.uni 	$L__BB4_18;
$L__BB4_18:
	bra.uni 	$L__BB4_20;
$L__BB4_19:
	ld.u32 	%r80, [%SP+312];
	add.s32 	%r81, %r80, 1;
	st.u32 	[%SP+312], %r81;
	add.u64 	%rd206, %SP, 336;
	or.b64  	%rd207, %rd206, 8;
	add.u64 	%rd208, %SP, 432;
	or.b64  	%rd209, %rd208, 8;
	ld.u64 	%rd210, [%rd209];
	st.u64 	[%rd207], %rd210;
	ld.u64 	%rd211, [%SP+432];
	st.u64 	[%SP+336], %rd211;
	bra.uni 	$L__BB4_20;
$L__BB4_20:
	bra.uni 	$L__BB4_25;
$L__BB4_21:
	ld.u8 	%rs5, [%SP+657];
	and.b16  	%rs6, %rs5, 1;
	setp.eq.b16 	%p10, %rs6, 1;
	@!%p10 bra 	$L__BB4_23;
	bra.uni 	$L__BB4_22;
$L__BB4_22:
	ld.u32 	%r78, [%SP+316];
	add.s32 	%r79, %r78, 1;
	st.u32 	[%SP+316], %r79;
	add.u64 	%rd200, %SP, 336;
	or.b64  	%rd201, %rd200, 8;
	add.u64 	%rd202, %SP, 464;
	or.b64  	%rd203, %rd202, 8;
	ld.u64 	%rd204, [%rd203];
	st.u64 	[%rd201], %rd204;
	ld.u64 	%rd205, [%SP+464];
	st.u64 	[%SP+336], %rd205;
	bra.uni 	$L__BB4_24;
$L__BB4_23:
	bra.uni 	$L__BB4_26;
$L__BB4_24:
	bra.uni 	$L__BB4_25;
$L__BB4_25:
	bra.uni 	$L__BB4_11;
$L__BB4_26:
	ld.u64 	%rd192, [%SP+272];
	ld.u32 	%r76, [%SP+320];
	add.s32 	%r77, %r76, 1;
	st.u32 	[%SP+320], %r77;
	cvt.s64.s32 	%rd193, %r76;
	shl.b64 	%rd194, %rd193, 4;
	add.s64 	%rd195, %rd192, %rd194;
	add.u64 	%rd196, %SP, 352;
	or.b64  	%rd197, %rd196, 8;
	ld.u64 	%rd198, [%rd197];
	st.u64 	[%rd195+8], %rd198;
	ld.u64 	%rd199, [%SP+352];
	st.u64 	[%rd195], %rd199;
	bra.uni 	$L__BB4_27;
$L__BB4_27:
	ret;

}
	// .globl	_Z9mergepackPfS_
.visible .entry _Z9mergepackPfS_(
	.param .u64 _Z9mergepackPfS__param_0,
	.param .u64 _Z9mergepackPfS__param_1
)
{
	.local .align 8 .b8 	__local_depot5[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<34>;

	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [_Z9mergepackPfS__param_1];
	ld.param.u64 	%rd1, [_Z9mergepackPfS__param_0];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd1;
	cvta.global.u64 	%rd6, %rd5;
	st.u64 	[%SP+0], %rd6;
	st.u64 	[%SP+8], %rd4;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r5, %r3, %r4;
	st.u32 	[%SP+16], %r5;
	mov.u32 	%r6, %ctaid.y;
	st.u32 	[%SP+20], %r6;
	ld.u32 	%r7, [%SP+20];
	cvt.s64.s32 	%rd7, %r7;
	mov.u64 	%rd8, finalStartAddr;
	cvta.const.u64 	%rd9, %rd8;
	shl.b64 	%rd10, %rd7, 2;
	add.s64 	%rd11, %rd9, %rd10;
	ld.u32 	%r8, [%rd11];
	ld.u32 	%r9, [%SP+16];
	add.s32 	%r10, %r8, %r9;
	add.s32 	%r11, %r7, 1;
	cvt.s64.s32 	%rd12, %r11;
	shl.b64 	%rd13, %rd12, 2;
	add.s64 	%rd14, %rd9, %rd13;
	ld.u32 	%r12, [%rd14];
	setp.lt.s32 	%p1, %r10, %r12;
	@%p1 bra 	$L__BB5_2;
	bra.uni 	$L__BB5_1;
$L__BB5_1:
	bra.uni 	$L__BB5_3;
$L__BB5_2:
	ld.u64 	%rd15, [%SP+0];
	ld.s32 	%rd16, [%SP+20];
	shl.b64 	%rd17, %rd16, 2;
	mov.u64 	%rd18, constStartAddr;
	cvta.const.u64 	%rd19, %rd18;
	add.s64 	%rd20, %rd19, %rd17;
	ld.u32 	%r13, [%rd20];
	shl.b32 	%r14, %r13, 2;
	mov.u64 	%rd21, nullElems;
	cvta.const.u64 	%rd22, %rd21;
	add.s64 	%rd23, %rd22, %rd17;
	ld.u32 	%r15, [%rd23];
	add.s32 	%r16, %r14, %r15;
	ld.u32 	%r17, [%SP+16];
	add.s32 	%r18, %r16, %r17;
	cvt.s64.s32 	%rd24, %r18;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd15, %rd25;
	ld.f32 	%f1, [%rd26];
	ld.u64 	%rd27, [%SP+8];
	mov.u64 	%rd28, finalStartAddr;
	cvta.const.u64 	%rd29, %rd28;
	add.s64 	%rd30, %rd29, %rd17;
	ld.u32 	%r19, [%rd30];
	add.s32 	%r20, %r19, %r17;
	cvt.s64.s32 	%rd31, %r20;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd27, %rd32;
	st.f32 	[%rd33], %f1;
	bra.uni 	$L__BB5_3;
$L__BB5_3:
	ret;

}
.func _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_(
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_0,
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_1,
	.param .b32 _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_2
)
{
	.local .align 16 .b8 	__local_depot6[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .f32 	%f<21>;
	.reg .b64 	%rd<27>;

	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r1, [_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_2];
	ld.param.u64 	%rd2, [_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_1];
	ld.param.u64 	%rd1, [_ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2__param_0];
	st.u64 	[%SP+0], %rd1;
	shr.u64 	%rd3, %rd2, 32;
	add.u64 	%rd4, %SP, 8;
	or.b64  	%rd5, %rd4, 4;
	st.u32 	[%rd5], %rd3;
	st.u32 	[%SP+8], %rd2;
	st.u32 	[%SP+16], %r1;
	ld.u32 	%rd6, [%rd5];
	ld.u32 	%rd7, [%SP+8];
	add.u64 	%rd8, %SP, 64;
	or.b64  	%rd9, %rd8, 4;
	st.u32 	[%rd9], %rd6;
	st.u32 	[%SP+64], %rd7;
	ld.u32 	%rd10, [%rd9];
	shl.b64 	%rd11, %rd10, 32;
	ld.u32 	%rd12, [%SP+64];
	or.b64  	%rd13, %rd11, %rd12;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd13;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_, 
	(
	param0
	);
	ld.param.b64 	%rd14, [retval0+0];
	} // callseq 11
	ld.u32 	%r2, [%SP+16];
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .b32 param1;
	st.param.b32 	[param1+0], %r2;
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi, 
	(
	param0, 
	param1
	);
	ld.param.v4.f32 	{%f1, %f2, %f3, %f4}, [retval0+0];
	} // callseq 12
	st.f32 	[%SP+48], %f1;
	add.u64 	%rd16, %SP, 48;
	or.b64  	%rd17, %rd16, 4;
	st.f32 	[%rd17], %f2;
	or.b64  	%rd18, %rd16, 8;
	st.f32 	[%rd18], %f3;
	or.b64  	%rd19, %rd16, 12;
	st.f32 	[%rd19], %f4;
	ld.f32 	%f9, [%rd19];
	ld.f32 	%f10, [%rd18];
	ld.f32 	%f11, [%rd17];
	ld.f32 	%f12, [%SP+48];
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .align 16 .b8 param0[16];
	st.param.v4.f32 	[param0+0], {%f12, %f11, %f10, %f9};
	.param .align 16 .b8 retval0[16];
	call.uni (retval0), 
	_ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_, 
	(
	param0
	);
	ld.param.v4.f32 	{%f13, %f14, %f15, %f16}, [retval0+0];
	} // callseq 13
	st.f32 	[%SP+32], %f13;
	add.u64 	%rd20, %SP, 32;
	or.b64  	%rd21, %rd20, 4;
	st.f32 	[%rd21], %f14;
	or.b64  	%rd22, %rd20, 8;
	st.f32 	[%rd22], %f15;
	or.b64  	%rd23, %rd20, 12;
	st.f32 	[%rd23], %f16;
	ld.u64 	%rd24, [%SP+0];
	ld.u64 	%rd25, [%rd22];
	st.u64 	[%rd24+8], %rd25;
	ld.u64 	%rd26, [%SP+32];
	st.u64 	[%rd24], %rd26;
	ret;

}
.func  (.param .align 16 .b8 func_retval0[16]) _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_(
	.param .align 16 .b8 _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0[16]
)
{
	.local .align 16 .b8 	__local_depot7[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<6>;

	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	mov.b64 	%rd1, _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0;
	ld.param.f32 	%f1, [_ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0];
	st.f32 	[%SP+0], %f1;
	add.u64 	%rd2, %SP, 0;
	or.b64  	%rd3, %rd2, 4;
	ld.param.f32 	%f2, [_ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0+4];
	st.f32 	[%rd3], %f2;
	or.b64  	%rd4, %rd2, 8;
	ld.param.f32 	%f3, [_ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0+8];
	st.f32 	[%rd4], %f3;
	or.b64  	%rd5, %rd2, 12;
	ld.param.f32 	%f4, [_ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2__param_0+12];
	st.f32 	[%rd5], %f4;
	ld.f32 	%f5, [%rd5];
	ld.f32 	%f6, [%rd4];
	ld.f32 	%f7, [%rd3];
	ld.f32 	%f8, [%SP+0];
	st.param.v4.f32 	[func_retval0+0], {%f8, %f7, %f6, %f5};
	ret;

}
.func  (.param .align 16 .b8 func_retval0[16]) _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi(
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi_param_0,
	.param .b32 _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi_param_1
)
{
	.local .align 16 .b8 	__local_depot8[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<7>;

	mov.u64 	%SPL, __local_depot8;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r1, [_ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi_param_1];
	ld.param.u64 	%rd1, [_ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi_param_0];
	st.u64 	[%SP+16], %rd1;
	st.u32 	[%SP+24], %r1;
	add.u64 	%rd3, %SP, 0;
	or.b64  	%rd4, %rd3, 4;
	or.b64  	%rd5, %rd3, 8;
	or.b64  	%rd6, %rd3, 12;
	ld.u64 	%rd2, [%SP+16];
	ld.u32 	%r2, [%SP+24];
	// begin inline asm
	tex.1d.v4.f32.s32	{%f1, %f2, %f3, %f4}, [%rd2, {%r2}];
	// end inline asm
	st.f32 	[%SP+0], %f1;
	st.f32 	[%rd4], %f2;
	st.f32 	[%rd5], %f3;
	st.f32 	[%rd6], %f4;
	ld.f32 	%f5, [%rd6];
	ld.f32 	%f6, [%rd5];
	ld.f32 	%f7, [%rd4];
	ld.f32 	%f8, [%SP+0];
	st.param.v4.f32 	[func_retval0+0], {%f8, %f7, %f6, %f5};
	ret;

}
.func  (.param .b64 func_retval0) _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_(
	.param .b64 _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT__param_0
)
{
	.local .align 8 .b8 	__local_depot9[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<11>;

	mov.u64 	%SPL, __local_depot9;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT__param_0];
	shr.u64 	%rd4, %rd1, 32;
	add.u64 	%rd5, %SP, 0;
	or.b64  	%rd6, %rd5, 4;
	st.u32 	[%rd6], %rd4;
	st.u32 	[%SP+0], %rd1;
	ld.u32 	%rd7, [%rd6];
	shl.b64 	%rd8, %rd7, 32;
	ld.u32 	%rd9, [%SP+0];
	or.b64  	%rd3, %rd8, %rd9;
	// begin inline asm
	mov.b64 %rd2, %rd3; 
	// end inline asm
	st.u64 	[%SP+8], %rd2;
	ld.u64 	%rd10, [%SP+8];
	st.param.b64 	[func_retval0+0], %rd10;
	ret;

}
