$date
	Thu Sep 13 11:21:25 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0048 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0048 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#5
0"
#10
1"
#12
1!
#15
0"
#20
1"
#24
0!
#25
0"
#36
1"
1!
#41
0"
#46
1"
#48
0!
#51
0"
#56
1"
#60
1!
#61
0"
#72
1"
0!
#77
0"
#82
1"
#84
1!
#87
0"
#92
1"
#96
0!
#97
0"
#108
1"
1!
#113
0"
#118
1"
#120
0!
#123
0"
#128
1"
#132
1!
#133
0"
#144
1"
0!
#149
0"
#154
1"
#156
1!
#159
0"
#164
1"
#168
0!
#169
0"
#180
1"
1!
#185
0"
#190
1"
#192
0!
#195
0"
#200
1"
#204
1!
#205
0"
#216
1"
0!
#221
0"
#226
1"
#228
1!
#231
0"
#236
1"
#240
0!
#241
0"
#252
1"
1!
#257
0"
#262
1"
#264
0!
#267
0"
#272
1"
#276
1!
#277
0"
#288
1"
0!
#293
0"
#298
1"
#300
1!
#303
0"
#308
1"
#312
0!
#313
0"
#324
1"
1!
#329
0"
#334
1"
#336
0!
#339
0"
#344
1"
#348
1!
#349
0"
#360
1"
0!
#365
0"
#370
1"
#372
1!
#375
0"
#380
1"
#384
0!
#385
0"
#396
1"
1!
#401
0"
#406
1"
#408
0!
#411
0"
#416
1"
#420
1!
#421
0"
#432
1"
0!
#437
0"
#442
1"
#444
1!
#447
0"
#452
1"
#456
0!
#457
0"
#468
1"
1!
#473
0"
#478
1"
#480
0!
