
[Null Memory/Requires]
memory_base_types=Memory Base Types

[Global]
SaveParameters=0
DefaultBenchmark=
Version=2.2
Type=Asim
RootName=HAsim Performance Model
RootProvides=connected_application
File=alpha_inorder_dm_wt_ring_acp_32_connected_application
Class=Asim::Model
DefaultRunOpts=
Name=Alpha Inorder DM, WT, Ring 32 cores
Description=

[HAsim Common Default Configuration/Params]
CONTEXT_ID_BITS=5
TOKEN_ID_BITS=6

[HAsim Modeling Library/Requires]
hasim_cache_algorithms=Cache Modeling Algorithms

[Model]
DefaultAttributes=
model=HAsim Performance Model

[HAsim Common Default Configuration]
File=config/pm/hasim/submodels/common/hasim_common.apm
Packagehint=hasim

[Uncore with Interconnect]
File=modules/hasim/timing-models/uncore/uncore-with-interconnect.awb
Packagehint=hasim-models

[Uncore with Interconnect/Requires]
hasim_last_level_cache=Writeback No Coherence Last Level Cache
hasim_interconnect=Ring Interconnect
hasim_memory_controller=Latency-Delay Controller

[Chip Base Types]
File=modules/hasim/timing-models/chip/base-types/chip-base-types.awb
Packagehint=hasim-models

[Cache Modeling Algorithms]
File=modules/hasim/timing-models/caches/cache-algorithms/cache-algorithms.awb
Packagehint=hasim-models

[Pipeline and Caches/Requires]
hasim_pipeline=Inorder Pipeline, 2-bit branch predictor
hasim_l1_caches=Direct Mapped, Writethrough

[Chip Base Types/Params]
MAX_NUM_CPUS=32

[Multi-Core Chip/Requires]
chip_base_types=Chip Base Types
hasim_core=Pipeline and Caches
hasim_uncore=Uncore with Interconnect
hasim_chip_topology=Standard Topology Manager

[Alpha ISA Definition]
File=modules/hasim/functional-partition/isa/definition/isa_definition_alpha.awb
Packagehint=hasim-alpha

[HAsim Modeling Library]
File=modules/hasim/util/modellib/hasim-modellib.awb
Packagehint=hasim

[Inorder Pipeline, 2-bit branch predictor]
File=config/pm/hasim-models/pipeline/inorder/inorder.apm
Packagehint=hasim-models

[Writeback No Coherence Last Level Cache]
File=modules/hasim/timing-models/caches/last-level-caches/set-associative/last-level-cache-no-coherence.awb
Packagehint=hasim-models

[Alpha Functional Model/Params]
FUNCP_PHYSICAL_REG_INDEX_BITS=12
MAX_NUM_CONTEXTS=32

[Alpha Functional Model]
File=config/pm/hasim-alpha/submodels/funcp/alpha_funcp_v3.apm
Packagehint=hasim-alpha

[Single Chip Timing Partition/Requires]
hasim_memory=Null Memory
hasim_modellib=HAsim Modeling Library
hasim_chip=Multi-Core Chip

[Latency-Delay Controller]
File=modules/hasim/timing-models/uncore/memory-controller/latency-delay/memory-controller-latency-delay.awb
Packagehint=hasim-models

[Single Chip Timing Partition]
File=modules/hasim/timing-partition/single-chip/single-chip-timing-partition.awb
Packagehint=hasim

[Pipeline and Caches]
File=modules/hasim/timing-models/core/core-with-cache/core-with-cache.awb
Packagehint=hasim-models

[Default HAsim Model Services]
File=config/pm/hasim/submodels/common/hasim-model-services.apm
Packagehint=hasim

[Direct Mapped, Writethrough]
File=config/pm/hasim-models/l1-caches/l1_caches.apm
Packagehint=hasim-models

[Multi-Core Chip]
File=modules/hasim/timing-models/chip/multi-core/multi-core-chip.awb
Packagehint=hasim-models

[HAsim Performance Model/Requires]
hasim_common=HAsim Common Default Configuration
hasim_timep=Single Chip Timing Partition
hasim_isa=Alpha ISA Definition
hasim_funcp=Alpha Functional Model
hasim_model_services=Default HAsim Model Services

[Set Associative Last Level Cache Alg]
File=modules/hasim/timing-models/caches/last-level-caches/alg/llc-set-associative.awb
Packagehint=hasim-models

[Writeback No Coherence Last Level Cache/Requires]
hasim_last_level_cache_alg=Set Associative Last Level Cache Alg

[HAsim Performance Model]
File=modules/hasim/model/hasim-model.awb
Packagehint=hasim

[Null Memory]
File=modules/hasim/timing-models/memory/memory-null.awb
Packagehint=hasim-models

[Memory Base Types]
File=modules/hasim/timing-models/memory/base-types/memory-base-types.awb
Packagehint=hasim-models

[Ring Interconnect]
File=modules/hasim/timing-models/uncore/interconnects/ring/icn-ring.awb
Packagehint=hasim-models

[Standard Topology Manager]
File=modules/hasim/timing-models/chip/topology/std/topology-std.awb
Packagehint=hasim-models
