<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>convolution_axi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>convolution_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28234f61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>convolution_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28234f61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>12877272</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>bram_write_data_en_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_pixel_data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH_pixel&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_pixel_adr_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH_bram_adr&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_read_sign_data_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_sign_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH_conv_out_data&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_sign_read_adr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH_bram_adr&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SIZE</spirit:name>
        <spirit:displayName>Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SIZE">160000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_num_of_pixels_in_bram</spirit:name>
        <spirit:displayName>Width Num Of Pixels In Bram</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_num_of_pixels_in_bram" spirit:minimum="0">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEFAULT_IMG_SIZE</spirit:name>
        <spirit:displayName>Default Img Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEFAULT_IMG_SIZE">100</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_data</spirit:name>
        <spirit:displayName>Width Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_data">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_adr</spirit:name>
        <spirit:displayName>Width Adr</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_adr">15</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_bram_adr</spirit:name>
        <spirit:displayName>Width Bram Adr</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_bram_adr">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BRAM_size</spirit:name>
        <spirit:displayName>Bram Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BRAM_size">22579</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_of_pixels</spirit:name>
        <spirit:displayName>Num Of Pixels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_of_pixels">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>reg_nuber</spirit:name>
        <spirit:displayName>Reg Nuber</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.reg_nuber" spirit:minimum="0">81</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_conv_out_data</spirit:name>
        <spirit:displayName>Width Conv Out Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_conv_out_data" spirit:minimum="0">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DEPTH</spirit:name>
        <spirit:displayName>Depth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEPTH" spirit:minimum="0">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_kernel_addr</spirit:name>
        <spirit:displayName>Width Kernel Addr</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_kernel_addr" spirit:minimum="0">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_img_size</spirit:name>
        <spirit:displayName>Width Img Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_img_size">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>KERNEL_SIZE</spirit:name>
        <spirit:displayName>Kernel Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.KERNEL_SIZE">9</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_kernel_size</spirit:name>
        <spirit:displayName>Width Kernel Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_kernel_size">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_kernel_data</spirit:name>
        <spirit:displayName>Width Kernel Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_kernel_data" spirit:minimum="0">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_pixel</spirit:name>
        <spirit:displayName>Width Pixel</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_pixel" spirit:minimum="0">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_kernel</spirit:name>
        <spirit:displayName>Width Kernel</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_kernel" spirit:minimum="0">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_sum</spirit:name>
        <spirit:displayName>Width Sum</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_sum" spirit:minimum="0">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_bram_in_out_adr</spirit:name>
        <spirit:displayName>Width Bram In Out Adr</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_bram_in_out_adr">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH_kernel_adr</spirit:name>
        <spirit:displayName>Width Kernel Adr</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH_kernel_adr">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>SIGNED_UNSIGNED</spirit:name>
        <spirit:displayName>Signed Unsigned</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SIGNED_UNSIGNED">signed</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/convolution_axi_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_submodule.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/convolution_axi_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cc0dd5f1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/convolution_axi_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/memory_submodule.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/convolution_axi_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/convolution_axi_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_12877272</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">convolution_axi_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SIZE</spirit:name>
      <spirit:displayName>Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SIZE">160000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_num_of_pixels_in_bram</spirit:name>
      <spirit:displayName>Width Num Of Pixels In Bram</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_num_of_pixels_in_bram" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEFAULT_IMG_SIZE</spirit:name>
      <spirit:displayName>Default Img Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEFAULT_IMG_SIZE">100</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_data</spirit:name>
      <spirit:displayName>Width Data</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_data">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_adr</spirit:name>
      <spirit:displayName>Width Adr</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_adr">15</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_bram_adr</spirit:name>
      <spirit:displayName>Width Bram Adr</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_bram_adr">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BRAM_size</spirit:name>
      <spirit:displayName>Bram Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BRAM_size">22579</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_of_pixels</spirit:name>
      <spirit:displayName>Num Of Pixels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_of_pixels">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>reg_nuber</spirit:name>
      <spirit:displayName>Reg Nuber</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.reg_nuber" spirit:minimum="0" spirit:rangeType="long">81</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_conv_out_data</spirit:name>
      <spirit:displayName>Width Conv Out Data</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_conv_out_data" spirit:minimum="0" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEPTH</spirit:name>
      <spirit:displayName>Depth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DEPTH" spirit:minimum="0" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_kernel_addr</spirit:name>
      <spirit:displayName>Width Kernel Addr</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_kernel_addr" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_img_size</spirit:name>
      <spirit:displayName>Width Img Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_img_size">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>KERNEL_SIZE</spirit:name>
      <spirit:displayName>Kernel Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.KERNEL_SIZE">9</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_kernel_size</spirit:name>
      <spirit:displayName>Width Kernel Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_kernel_size">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_kernel_data</spirit:name>
      <spirit:displayName>Width Kernel Data</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_kernel_data" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_pixel</spirit:name>
      <spirit:displayName>Width Pixel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_pixel" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_kernel</spirit:name>
      <spirit:displayName>Width Kernel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_kernel" spirit:minimum="0" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_sum</spirit:name>
      <spirit:displayName>Width Sum</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_sum" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_bram_in_out_adr</spirit:name>
      <spirit:displayName>Width Bram In Out Adr</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_bram_in_out_adr">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH_kernel_adr</spirit:name>
      <spirit:displayName>Width Kernel Adr</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH_kernel_adr">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SIGNED_UNSIGNED</spirit:name>
      <spirit:displayName>Signed Unsigned</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.SIGNED_UNSIGNED">signed</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>convolution_axi_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-14T16:19:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6622733c_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db804ab_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384bb8df_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1a2596_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8713d0_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b66c62e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e88807_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396d6325_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1e0ff4_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa1cb99_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa34e8d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfd887e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8965b5_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddf44fb_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b26670a_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cc1fdf_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bffa6e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcdfed8_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c340f2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3900a8_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1563d0b4_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fce2641_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4800d4e3_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cda320b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3013d297_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d15a804_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304d23b5_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70352402_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3d395_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3a2564_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba9fee4_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed7426e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b60df2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a354a36_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332c2a51_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8363_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef90478_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@858ea3b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb745ef_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673eac48_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc02dd7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4840779b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448bcadc_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac612c2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd36c63_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5799a37d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e419bd_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f2c3ae_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f69179a_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3132da7e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5add2671_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6d4d9f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786a911b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ba91c8_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175058e9_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38eb60b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26415ba_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c479c7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b20fb34_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d91578d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b51a9cc_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8e1dcd_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a751cfd_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e767c8_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c90f2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489c74a2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e94f49_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b736a54_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285fa988_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b72e5b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e1a1b7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e74903f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da23c80_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf38d0d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555db117_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19244c76_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c64156_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713b7ff1_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111e141_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47284cc2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c2710f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95e0401_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fef0894_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bca1b7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b1a6bc_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2537c49a_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1033774a_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec7b74_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3453fded_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c763eb_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e13e41e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24375f33_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134cae1d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9642ed_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18467475_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4089abf6_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca67c51_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549bec90_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cfa5e9_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43172ea4_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5445c140_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f72471e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f469f7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6b0235_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b316ee1_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac80d0d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad4c34e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75eb12a1_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff553fb_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed081c1_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418deac7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522d5e76_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e31098f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158ffdfc_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef6a2bc_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a37f21_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425ad231_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d08422f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7a9584_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1602db33_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63dfcfc7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a87874_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b6016b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480d79ce_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a52ed97_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fcf63a_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458495f0_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61493464_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1919e7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2206929b_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774fe26e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490e8cc6_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbf249_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc5566_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1da1e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7b6c35_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3463a9b1_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763f2db7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97fce4e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d99aa2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57077883_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20feef86_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da18a42_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c44fd88_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4c9f20_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5b7b19_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb1c400_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af664d1_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c05884_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfa3821_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a35cd5f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1ca103_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632ea084_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bb67e2_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a21e0a_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a45791f_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9bed99_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1001c783_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473397aa_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc989a7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af2fda5_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4422d460_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4d27f7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b3c46e_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6ff5d3_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a35b9_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295980d9_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2271e6b0_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb7a79_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ea3332_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a7ed5d_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fd4128_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62337738_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@803d2d0_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b459001_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41977fd7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fd0bb7_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2e9918_ARCHIVE_LOCATION">c:/FTN/edge_detection/rtl/convolution_axi/convolution_axi_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a6aebf4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bc248a4e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2e4a0964"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ef808212"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2edc8a07"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
