                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler
                                      3 ; Version 4.5.10 #15691 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_bit_ceilull
                                      6 	
                                      7 	.optsdcc -mmos6502
                                      8 
                                      9 ;--------------------------------------------------------
                                     10 ;  Ordering of segments for the linker.
                                     11 ;--------------------------------------------------------
                                     12 	.area ZP      (PAG)
                                     13 	.area OSEG    (PAG, OVR)
                                     14 	.area _CODE
                                     15 	.area GSINIT
                                     16 	.area GSFINAL
                                     17 	.area CODE
                                     18 	.area RODATA
                                     19 	.area XINIT
                                     20 	.area _DATA
                                     21 	.area DATA
                                     22 	.area BSS
                                     23 ;--------------------------------------------------------
                                     24 ; Public variables in this module
                                     25 ;--------------------------------------------------------
                                     26 	.globl ___stdc_bit_ceilull_PARM_1
                                     27 	.globl ___stdc_bit_ceilull
                                     28 ;--------------------------------------------------------
                                     29 ; ZP ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area ZP      (PAG)
      000000                         32 ___stdc_bit_ceilull_sloc0_1_0:
      000000                         33 	.ds 8
                                     34 ;--------------------------------------------------------
                                     35 ; overlayable items in ram
                                     36 ;--------------------------------------------------------
                                     37 ;--------------------------------------------------------
                                     38 ; uninitialized external ram data
                                     39 ;--------------------------------------------------------
                                     40 	.area BSS
      000000                         41 ___stdc_bit_ceilull_PARM_1:
      000000                         42 	.ds 8
                                     43 ;--------------------------------------------------------
                                     44 ; absolute external ram data
                                     45 ;--------------------------------------------------------
                                     46 	.area DABS    (ABS)
                                     47 ;--------------------------------------------------------
                                     48 ; initialized external ram data
                                     49 ;--------------------------------------------------------
                                     50 	.area DATA
                                     51 ;--------------------------------------------------------
                                     52 ; global & static initialisations
                                     53 ;--------------------------------------------------------
                                     54 	.area _CODE
                                     55 	.area GSINIT
                                     56 	.area GSFINAL
                                     57 	.area GSINIT
                                     58 ;--------------------------------------------------------
                                     59 ; Home
                                     60 ;--------------------------------------------------------
                                     61 	.area _CODE
                                     62 	.area _CODE
                                     63 ;--------------------------------------------------------
                                     64 ; code
                                     65 ;--------------------------------------------------------
                                     66 	.area CODE
                                     67 ;------------------------------------------------------------
                                     68 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                                     69 ;------------------------------------------------------------
                                     70 ;sloc0         Allocated with name '___stdc_bit_ceilull_sloc0_1_0'
                                     71 ;value         Allocated with name '___stdc_bit_ceilull_PARM_1'
                                     72 ;i             Allocated to registers 
                                     73 ;------------------------------------------------------------
                                     74 ;	../__stdc_bit_ceilull.c: 37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                                     75 ;	genLabel
                                     76 ;	Raw cost for generated ic 0 : (0, 0.000000) count=1.000000
                                     77 ;	-----------------------------------------
                                     78 ;	 function __stdc_bit_ceilull
                                     79 ;	-----------------------------------------
                                     80 ;	Register assignment is optimal.
                                     81 ;	Stack space usage: 0 bytes.
      000000                         82 ___stdc_bit_ceilull:
                                     83 ;	Raw cost for generated ic 1 : (0, 0.000000) count=1.000000
                                     84 ;	../__stdc_bit_ceilull.c: 40: for(i = 0; i < ULLONG_WIDTH; i++)
                                     85 ;	genAssign
                                     86 ;	genCopy
      000000 A2 00            [ 2]   87 	ldx	#0x00
                                     88 ;	Raw cost for generated ic 24 : (2, 2.000000) count=1.000000
                                     89 ;	genLabel
      000002                         90 00104$:
                                     91 ;	Raw cost for generated ic 3 : (0, 0.000000) count=2.285713
                                     92 ;	../__stdc_bit_ceilull.c: 41: if(value <= (1ull << i))
                                     93 ;	genCast
                                     94 ;	genCopy
      000002 8Er00r00         [ 4]   95 	stx	__slulonglong_PARM_2
                                     96 ;	Raw cost for generated ic 30 : (3, 4.000000) count=2.285713
                                     97 ;	genAssign
                                     98 ;	genAssignLit
      000005 A0 01            [ 2]   99 	ldy	#0x01
      000007 8Cr00r00         [ 4]  100 	sty	__slulonglong_PARM_1
      00000A 88               [ 2]  101 	dey
      00000B 8Cr01r00         [ 4]  102 	sty	(__slulonglong_PARM_1 + 1)
      00000E 8Cr02r00         [ 4]  103 	sty	(__slulonglong_PARM_1 + 2)
      000011 8Cr03r00         [ 4]  104 	sty	(__slulonglong_PARM_1 + 3)
      000014 8Cr04r00         [ 4]  105 	sty	(__slulonglong_PARM_1 + 4)
      000017 8Cr05r00         [ 4]  106 	sty	(__slulonglong_PARM_1 + 5)
      00001A 8Cr06r00         [ 4]  107 	sty	(__slulonglong_PARM_1 + 6)
      00001D 8Cr07r00         [ 4]  108 	sty	(__slulonglong_PARM_1 + 7)
                                    109 ;	Raw cost for generated ic 31 : (27, 36.000000) count=2.285713
                                    110 ;	genCall
      000020 8A               [ 2]  111 	txa
      000021 48               [ 3]  112 	pha
      000022 20r00r00         [ 6]  113 	jsr	__slulonglong
                                    114 ;	assignResultValue
      000025 85*00            [ 3]  115 	sta	*___stdc_bit_ceilull_sloc0_1_0
      000027 86*01            [ 3]  116 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
      000029 A5*00            [ 3]  117 	lda	*___SDCC_m6502_ret2
      00002B 85*02            [ 3]  118 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      00002D A5*00            [ 3]  119 	lda	*___SDCC_m6502_ret3
      00002F 85*03            [ 3]  120 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      000031 A5*00            [ 3]  121 	lda	*___SDCC_m6502_ret4
      000033 85*04            [ 3]  122 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      000035 A5*00            [ 3]  123 	lda	*___SDCC_m6502_ret5
      000037 85*05            [ 3]  124 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      000039 A5*00            [ 3]  125 	lda	*___SDCC_m6502_ret6
      00003B 85*06            [ 3]  126 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      00003D A5*00            [ 3]  127 	lda	*___SDCC_m6502_ret7
      00003F 85*07            [ 3]  128 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
      000041 68               [ 4]  129 	pla
      000042 AA               [ 2]  130 	tax
                                    131 ;	Raw cost for generated ic 33 : (38, 63.000000) count=2.285713
                                    132 ;	genCmp
      000043 A5*00            [ 3]  133 	lda	*___stdc_bit_ceilull_sloc0_1_0
      000045 38               [ 2]  134 	sec
      000046 EDr00r00         [ 4]  135 	sbc	___stdc_bit_ceilull_PARM_1
      000049 A5*01            [ 3]  136 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
      00004B EDr01r00         [ 4]  137 	sbc	(___stdc_bit_ceilull_PARM_1 + 1)
      00004E A5*02            [ 3]  138 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      000050 EDr02r00         [ 4]  139 	sbc	(___stdc_bit_ceilull_PARM_1 + 2)
      000053 A5*03            [ 3]  140 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      000055 EDr03r00         [ 4]  141 	sbc	(___stdc_bit_ceilull_PARM_1 + 3)
      000058 A5*04            [ 3]  142 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      00005A EDr04r00         [ 4]  143 	sbc	(___stdc_bit_ceilull_PARM_1 + 4)
      00005D A5*05            [ 3]  144 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      00005F EDr05r00         [ 4]  145 	sbc	(___stdc_bit_ceilull_PARM_1 + 5)
      000062 A5*06            [ 3]  146 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      000064 EDr06r00         [ 4]  147 	sbc	(___stdc_bit_ceilull_PARM_1 + 6)
      000067 A5*07            [ 3]  148 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
      000069 EDr07r00         [ 4]  149 	sbc	(___stdc_bit_ceilull_PARM_1 + 7)
      00006C B0 05            [ 4]  150 	bcs	00103$
                                    151 ;	Raw cost for generated ic 5 : (46, 63.599998) count=2.285713
                                    152 ;	skipping generated iCode
                                    153 ;	Raw cost for generated ic 6 : (0, 0.000000) count=2.285713
                                    154 ;	../__stdc_bit_ceilull.c: 40: for(i = 0; i < ULLONG_WIDTH; i++)
                                    155 ;	genPlus
                                    156 ;	  genPlusInc
      00006E E8               [ 2]  157 	inx
                                    158 ;	Raw cost for generated ic 13 : (1, 2.000000) count=1.714284
                                    159 ;	genCmp
      00006F E0 40            [ 2]  160 	cpx	#0x40
      000071 90 8F            [ 4]  161 	bcc	00104$
                                    162 ;	Raw cost for generated ic 15 : (7, 7.600000) count=1.714284
                                    163 ;	skipping generated iCode
                                    164 ;	Raw cost for generated ic 16 : (0, 0.000000) count=1.714284
                                    165 ;	genLabel
      000073                        166 00103$:
                                    167 ;	Raw cost for generated ic 18 : (0, 0.000000) count=0.999999
                                    168 ;	../__stdc_bit_ceilull.c: 43: return (1ull << i);
                                    169 ;	genCast
                                    170 ;	genCopy
      000073 8Er00r00         [ 4]  171 	stx	__slulonglong_PARM_2
                                    172 ;	Raw cost for generated ic 34 : (3, 4.000000) count=0.999999
                                    173 ;	genAssign
                                    174 ;	genAssignLit
      000076 A2 01            [ 2]  175 	ldx	#0x01
      000078 8Er00r00         [ 4]  176 	stx	__slulonglong_PARM_1
      00007B A0 00            [ 2]  177 	ldy	#0x00
      00007D 8Cr01r00         [ 4]  178 	sty	(__slulonglong_PARM_1 + 1)
      000080 8Cr02r00         [ 4]  179 	sty	(__slulonglong_PARM_1 + 2)
      000083 8Cr03r00         [ 4]  180 	sty	(__slulonglong_PARM_1 + 3)
      000086 8Cr04r00         [ 4]  181 	sty	(__slulonglong_PARM_1 + 4)
      000089 8Cr05r00         [ 4]  182 	sty	(__slulonglong_PARM_1 + 5)
      00008C 8Cr06r00         [ 4]  183 	sty	(__slulonglong_PARM_1 + 6)
      00008F 8Cr07r00         [ 4]  184 	sty	(__slulonglong_PARM_1 + 7)
                                    185 ;	Raw cost for generated ic 35 : (28, 36.000000) count=0.999999
                                    186 ;	genCall
      000092 20r00r00         [ 6]  187 	jsr	__slulonglong
                                    188 ;	assignResultValue
      000095 85*00            [ 3]  189 	sta	*___stdc_bit_ceilull_sloc0_1_0
      000097 86*01            [ 3]  190 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
      000099 A5*00            [ 3]  191 	lda	*___SDCC_m6502_ret2
      00009B 85*02            [ 3]  192 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      00009D A5*00            [ 3]  193 	lda	*___SDCC_m6502_ret3
      00009F 85*03            [ 3]  194 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      0000A1 A5*00            [ 3]  195 	lda	*___SDCC_m6502_ret4
      0000A3 85*04            [ 3]  196 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      0000A5 A5*00            [ 3]  197 	lda	*___SDCC_m6502_ret5
      0000A7 85*05            [ 3]  198 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      0000A9 A5*00            [ 3]  199 	lda	*___SDCC_m6502_ret6
      0000AB 85*06            [ 3]  200 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      0000AD A5*00            [ 3]  201 	lda	*___SDCC_m6502_ret7
      0000AF 85*07            [ 3]  202 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
                                    203 ;	Raw cost for generated ic 37 : (31, 48.000000) count=0.999999
                                    204 ;	genRet
      0000B1 85*00            [ 3]  205 	sta	*___SDCC_m6502_ret7
      0000B3 A5*06            [ 3]  206 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      0000B5 85*00            [ 3]  207 	sta	*___SDCC_m6502_ret6
      0000B7 A5*05            [ 3]  208 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      0000B9 85*00            [ 3]  209 	sta	*___SDCC_m6502_ret5
      0000BB A5*04            [ 3]  210 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      0000BD 85*00            [ 3]  211 	sta	*___SDCC_m6502_ret4
      0000BF A5*03            [ 3]  212 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      0000C1 85*00            [ 3]  213 	sta	*___SDCC_m6502_ret3
      0000C3 A5*02            [ 3]  214 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      0000C5 85*00            [ 3]  215 	sta	*___SDCC_m6502_ret2
      0000C7 A5*00            [ 3]  216 	lda	*___stdc_bit_ceilull_sloc0_1_0
                                    217 ;	Raw cost for generated ic 20 : (24, 36.000000) count=0.999999
                                    218 ;	genLabel
                                    219 ;	Raw cost for generated ic 21 : (0, 0.000000) count=0.999999
                                    220 ;	../__stdc_bit_ceilull.c: 44: }
                                    221 ;	genEndFunction
      0000C9 60               [ 6]  222 	rts
                                    223 ;	Raw cost for generated ic 22 : (1, 6.000000) count=0.999999
                                    224 	.area CODE
                                    225 	.area RODATA
                                    226 	.area XINIT
                                    227 	.area CABS    (ABS)
