[options]
isa rv32i
nret 1

[depth]
insn            20
reg       15    25
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30

[sort]
reg_ch0

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/defines.v
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/alu.v
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/control_unit.v
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/decode.v
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/program_counter.v
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/register_file.v
read_verilog -sv -defer @basedir@/cores/@core@/rv32i_cpu/rv32i_cpu.v
