{"vcs1":{"timestamp_begin":1682462531.732758798, "rt":0.40, "ut":0.22, "st":0.11}}
{"vcselab":{"timestamp_begin":1682462532.161802183, "rt":0.38, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682462532.569609827, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682462531.395895811}
{"VCS_COMP_START_TIME": 1682462531.395895811}
{"VCS_COMP_END_TIME": 1682462532.812450274}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 338844}}
{"stitch_vcselab": {"peak_mem": 238976}}
