============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Feb 12 2025  09:18:27 am
  Module:                 lp_riscv_top
  Operating conditions:   ss_typical_max_0p90v_125c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

                 Instance                                        Module                        Cell Count   Cell Area  Net Area   Total Area  Wireload  
--------------------------------------------------------------------------------------------------------------------------------------------------------
lp_riscv_top                                                                                        22561 1953423.647     0.000  1953423.647 ForQA (S)  
  i_ioring                                 ioring                                                      64  384000.000     0.000   384000.000 ForQA (T)  
  lp_riscv                                 lp_riscv_ADDR_W32_DATA_W32_INT_W64_N_EXT_PERF_COUN       22497 1569423.647     0.000  1569423.647 ForQA (T)  
    i_riscv_core_ex_stage_i_alu_i_alu_ff_i alu_ff                                                      93     215.640     0.000      215.640 ForQA (T)  
    i_riscv_core_id_stage_i_decoder_i      riscv_decoder                                              491     951.840     0.000      951.840 ForQA (T)  
  (S) = wireload was automatically selected
  (T) = wireload mode is 'top'
