Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan  9 12:20:15 2026
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (14)
7. checking multiple_clock (36)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (36)
-------------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.102        0.000                      0                   36        0.168        0.000                      0                   36        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.848}      11.696          85.500          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.848}      11.696          85.500          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          8.102        0.000                      0                   36        0.253        0.000                      0                   36        5.348        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        8.104        0.000                      0                   36        0.253        0.000                      0                   36        5.348        0.000                       0                    38  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.102        0.000                      0                   36        0.168        0.000                      0                   36  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.102        0.000                      0                   36        0.168        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.940ns (28.651%)  route 2.341ns (71.349%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 10.281 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.630     2.465    vga/v_count
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    10.281    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.576    10.857    
                         clock uncertainty           -0.085    10.772    
    SLICE_X3Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.567    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.085    10.754    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.549    vga/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.085    10.754    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.549    vga/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 vga/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.556ns (46.050%)  route 1.823ns (53.950%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.616    -0.819    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  vga/v_count_reg[6]/Q
                         net (fo=2, routed)           0.738     0.375    vga/v_count_reg_n_0_[6]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.139 r  vga/v_count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.085     2.224    vga/v_count_reg[8]_i_2_n_4
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.336     2.560 r  vga/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vga/v_count[8]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/C
                         clock pessimism              0.599    10.877    
                         clock uncertainty           -0.085    10.792    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.075    10.867    vga/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.961%)  route 0.202ns (52.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.202    -0.174    vga/h_count_reg_n_0_[5]
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  vga/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga/h_count[1]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120    -0.382    vga/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.182    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.137 r  vga/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    vga/h_count[0]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.396    vga/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/v_count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.208    vga/v_count_reg_n_0_[0]
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  vga/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga/v_count[0]_i_1_n_0
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.091    -0.426    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.186    -0.190    vga/h_count_reg_n_0_[5]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.145 r  vga/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga/h_count[3]
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.091    -0.411    vga/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.548%)  route 0.196ns (48.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.196    -0.157    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  vga/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    vga/h_count[4]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.396    vga/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.054%)  route 0.226ns (51.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.226    -0.127    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.082 r  vga/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    vga/h_count[11]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.120    -0.383    vga/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.616%)  route 0.230ns (52.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.230    -0.123    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  vga/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga/h_count[7]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.121    -0.382    vga/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.657%)  route 0.221ns (54.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.221    -0.155    vga/h_count_reg_n_0_[5]
    SLICE_X0Y65          LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  vga/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga/h_count[6]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
                         clock pessimism              0.238    -0.517    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.425    vga/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.212    -0.141    vga/h_count_reg_n_0_[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045    -0.096 r  vga/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    vga/h_count[5]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.091    -0.412    vga/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.365%)  route 0.252ns (54.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.252    -0.101    vga/h_count_reg_n_0_[2]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.056 r  vga/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    vga/h_count[9]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.411    vga/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.848 }
Period(ns):         11.696
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.696      9.541      BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.696      10.447     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X4Y66      rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X0Y66      rgb_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X0Y62      rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X4Y66      rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X6Y62      rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X8Y64      rgb_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X2Y61      rgb_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X4Y60      rgb_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.696      201.664    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X6Y62      rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y66      rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y62      rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y62      rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X8Y64      rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X8Y64      rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X2Y61      rgb_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X2Y61      rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y66      rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y62      rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X6Y62      rgb_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X8Y64      rgb_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y60      rgb_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y66      rgb_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.104ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.940ns (28.651%)  route 2.341ns (71.349%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 10.281 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.630     2.465    vga/v_count
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    10.281    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.576    10.857    
                         clock uncertainty           -0.083    10.774    
    SLICE_X3Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.569    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  8.104    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.083    10.756    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.083    10.756    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.083    10.758    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.553    vga/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.083    10.758    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.553    vga/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.195ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.083    10.758    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.553    vga/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.195    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 vga/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.556ns (46.050%)  route 1.823ns (53.950%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.616    -0.819    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  vga/v_count_reg[6]/Q
                         net (fo=2, routed)           0.738     0.375    vga/v_count_reg_n_0_[6]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.139 r  vga/v_count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.085     2.224    vga/v_count_reg[8]_i_2_n_4
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.336     2.560 r  vga/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vga/v_count[8]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/C
                         clock pessimism              0.599    10.877    
                         clock uncertainty           -0.083    10.794    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.075    10.869    vga/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.083    10.757    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.552    vga/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.083    10.757    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.552    vga/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.083    10.757    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.552    vga/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.961%)  route 0.202ns (52.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.202    -0.174    vga/h_count_reg_n_0_[5]
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  vga/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga/h_count[1]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120    -0.382    vga/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.182    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.137 r  vga/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    vga/h_count[0]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.396    vga/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/v_count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.208    vga/v_count_reg_n_0_[0]
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  vga/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga/v_count[0]_i_1_n_0
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.091    -0.426    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.186    -0.190    vga/h_count_reg_n_0_[5]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.145 r  vga/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga/h_count[3]
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/C
                         clock pessimism              0.252    -0.502    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.091    -0.411    vga/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.548%)  route 0.196ns (48.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.196    -0.157    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  vga/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    vga/h_count[4]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/C
                         clock pessimism              0.237    -0.517    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.396    vga/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.054%)  route 0.226ns (51.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.226    -0.127    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.082 r  vga/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    vga/h_count[11]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.120    -0.383    vga/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.616%)  route 0.230ns (52.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.230    -0.123    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  vga/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga/h_count[7]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.121    -0.382    vga/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.657%)  route 0.221ns (54.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.221    -0.155    vga/h_count_reg_n_0_[5]
    SLICE_X0Y65          LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  vga/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga/h_count[6]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
                         clock pessimism              0.238    -0.517    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.425    vga/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.212    -0.141    vga/h_count_reg_n_0_[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045    -0.096 r  vga/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    vga/h_count[5]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.091    -0.412    vga/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.365%)  route 0.252ns (54.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.252    -0.101    vga/h_count_reg_n_0_[2]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.056 r  vga/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    vga/h_count[9]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/C
                         clock pessimism              0.252    -0.503    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.411    vga/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.848 }
Period(ns):         11.696
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.696      9.541      BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.696      10.447     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X4Y66      rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X0Y66      rgb_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X0Y62      rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X4Y66      rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X6Y62      rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X8Y64      rgb_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X2Y61      rgb_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         11.696      10.696     SLICE_X4Y60      rgb_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.696      201.664    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X6Y62      rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y66      rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y62      rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y62      rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X8Y64      rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X8Y64      rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X2Y61      rgb_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X2Y61      rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y66      rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y62      rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y66      rgb_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X6Y62      rgb_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X8Y64      rgb_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X4Y60      rgb_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.848       5.348      SLICE_X0Y66      rgb_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.940ns (28.651%)  route 2.341ns (71.349%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 10.281 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.630     2.465    vga/v_count
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    10.281    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.576    10.857    
                         clock uncertainty           -0.085    10.772    
    SLICE_X3Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.567    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.085    10.754    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.549    vga/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.085    10.754    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.549    vga/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 vga/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.556ns (46.050%)  route 1.823ns (53.950%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.616    -0.819    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  vga/v_count_reg[6]/Q
                         net (fo=2, routed)           0.738     0.375    vga/v_count_reg_n_0_[6]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.139 r  vga/v_count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.085     2.224    vga/v_count_reg[8]_i_2_n_4
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.336     2.560 r  vga/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vga/v_count[8]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/C
                         clock pessimism              0.599    10.877    
                         clock uncertainty           -0.085    10.792    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.075    10.867    vga/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0 rise@11.696ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.961%)  route 0.202ns (52.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.202    -0.174    vga/h_count_reg_n_0_[5]
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  vga/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga/h_count[1]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/C
                         clock pessimism              0.252    -0.502    
                         clock uncertainty            0.085    -0.417    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120    -0.297    vga/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.182    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.137 r  vga/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    vga/h_count[0]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.311    vga/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/v_count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.208    vga/v_count_reg_n_0_[0]
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  vga/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga/v_count[0]_i_1_n_0
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.091    -0.341    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.186    -0.190    vga/h_count_reg_n_0_[5]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.145 r  vga/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga/h_count[3]
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/C
                         clock pessimism              0.252    -0.502    
                         clock uncertainty            0.085    -0.417    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.091    -0.326    vga/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.548%)  route 0.196ns (48.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.196    -0.157    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  vga/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    vga/h_count[4]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/C
                         clock pessimism              0.237    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.311    vga/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.054%)  route 0.226ns (51.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.226    -0.127    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.082 r  vga/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    vga/h_count[11]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.120    -0.298    vga/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.616%)  route 0.230ns (52.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.230    -0.123    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  vga/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga/h_count[7]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.121    -0.297    vga/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.657%)  route 0.221ns (54.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.221    -0.155    vga/h_count_reg_n_0_[5]
    SLICE_X0Y65          LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  vga/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga/h_count[6]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
                         clock pessimism              0.238    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.340    vga/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.212    -0.141    vga/h_count_reg_n_0_[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045    -0.096 r  vga/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    vga/h_count[5]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.091    -0.327    vga/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.365%)  route 0.252ns (54.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.252    -0.101    vga/h_count_reg_n_0_[2]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.056 r  vga/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    vga/h_count[9]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.326    vga/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.940ns (28.651%)  route 2.341ns (71.349%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 10.281 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.630     2.465    vga/v_count
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.504    10.281    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.576    10.857    
                         clock uncertainty           -0.085    10.772    
    SLICE_X3Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.567    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[10]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.085    10.754    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.549    vga/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.189ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.940ns (29.604%)  route 2.235ns (70.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 10.277 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.524     2.359    vga/v_count
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.500    10.277    vga/CLK
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg[11]/C
                         clock pessimism              0.562    10.839    
                         clock uncertainty           -0.085    10.754    
    SLICE_X5Y66          FDCE (Setup_fdce_C_CE)      -0.205    10.549    vga/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                  8.189    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[1]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[2]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.940ns (29.614%)  route 2.234ns (70.386%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 10.279 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.523     2.358    vga/v_count
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.502    10.279    vga/CLK
    SLICE_X5Y64          FDCE                                         r  vga/v_count_reg[3]/C
                         clock pessimism              0.562    10.841    
                         clock uncertainty           -0.085    10.756    
    SLICE_X5Y64          FDCE (Setup_fdce_C_CE)      -0.205    10.551    vga/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.551    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 vga/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.556ns (46.050%)  route 1.823ns (53.950%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.616    -0.819    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.363 r  vga/v_count_reg[6]/Q
                         net (fo=2, routed)           0.738     0.375    vga/v_count_reg_n_0_[6]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.139 r  vga/v_count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           1.085     2.224    vga/v_count_reg[8]_i_2_n_4
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.336     2.560 r  vga/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vga/v_count[8]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[8]/C
                         clock pessimism              0.599    10.877    
                         clock uncertainty           -0.085    10.792    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.075    10.867    vga/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[4]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[5]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 vga/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.696ns  (clk_out1_clk_wiz_0_1 rise@11.696ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.940ns (30.979%)  route 2.094ns (69.021%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 10.278 - 11.696 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.197 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.531    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.619    -0.816    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.456    -0.360 r  vga/h_count_reg[6]/Q
                         net (fo=4, routed)           1.071     0.711    vga/h_count_reg_n_0_[6]
    SLICE_X0Y64          LUT4 (Prop_lut4_I2_O)        0.152     0.863 f  vga/h_count[11]_i_3/O
                         net (fo=12, routed)          0.640     1.503    vga/h_count[11]_i_3_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.332     1.835 r  vga/v_count[11]_i_1/O
                         net (fo=12, routed)          0.383     2.218    vga/v_count
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.696    11.696 r  
    P10                                               0.000    11.696 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    11.696    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    13.159 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.321    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.100 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.687    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.778 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          1.501    10.278    vga/CLK
    SLICE_X5Y65          FDCE                                         r  vga/v_count_reg[6]/C
                         clock pessimism              0.562    10.840    
                         clock uncertainty           -0.085    10.755    
    SLICE_X5Y65          FDCE (Setup_fdce_C_CE)      -0.205    10.550    vga/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                  8.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.961%)  route 0.202ns (52.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.202    -0.174    vga/h_count_reg_n_0_[5]
    SLICE_X2Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.129 r  vga/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga/h_count[1]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[1]/C
                         clock pessimism              0.252    -0.502    
                         clock uncertainty            0.085    -0.417    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120    -0.297    vga/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.171    -0.182    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.137 r  vga/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    vga/h_count[0]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.311    vga/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/v_count_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.208    vga/v_count_reg_n_0_[0]
    SLICE_X3Y64          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  vga/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga/v_count[0]_i_1_n_0
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X3Y64          FDCE                                         r  vga/v_count_reg[0]/C
                         clock pessimism              0.237    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.091    -0.341    vga/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.021%)  route 0.186ns (49.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.186    -0.190    vga/h_count_reg_n_0_[5]
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.145 r  vga/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    vga/h_count[3]
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X0Y64          FDCE                                         r  vga/h_count_reg[3]/C
                         clock pessimism              0.252    -0.502    
                         clock uncertainty            0.085    -0.417    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.091    -0.326    vga/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.548%)  route 0.196ns (48.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.196    -0.157    vga/h_count_reg_n_0_[0]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.112 r  vga/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    vga/h_count[4]
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.858    -0.754    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[4]/C
                         clock pessimism              0.237    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121    -0.311    vga/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.054%)  route 0.226ns (51.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.226    -0.127    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.082 r  vga/h_count[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    vga/h_count[11]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[11]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.120    -0.298    vga/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.616%)  route 0.230ns (52.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.230    -0.123    vga/h_count_reg_n_0_[2]
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  vga/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    vga/h_count[7]
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X2Y65          FDCE                                         r  vga/h_count_reg[7]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.121    -0.297    vga/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.657%)  route 0.221ns (54.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.376 f  vga/h_count_reg[5]/Q
                         net (fo=15, routed)          0.221    -0.155    vga/h_count_reg_n_0_[5]
    SLICE_X0Y65          LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  vga/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    vga/h_count[6]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[6]/C
                         clock pessimism              0.238    -0.517    
                         clock uncertainty            0.085    -0.432    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.340    vga/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.616%)  route 0.212ns (50.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[0]/Q
                         net (fo=14, routed)          0.212    -0.141    vga/h_count_reg_n_0_[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.045    -0.096 r  vga/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    vga/h_count[5]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[5]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.091    -0.327    vga/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.848ns period=11.696ns})
  Destination:            vga/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.848ns period=11.696ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.365%)  route 0.252ns (54.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.621 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.132    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.517    vga/CLK
    SLICE_X2Y64          FDCE                                         r  vga/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.164    -0.353 f  vga/h_count_reg[2]/Q
                         net (fo=15, routed)          0.252    -0.101    vga/h_count_reg_n_0_[2]
    SLICE_X0Y65          LUT6 (Prop_lut6_I3_O)        0.045    -0.056 r  vga/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    vga/h_count[9]
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.175 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.641    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  instance_name/inst/clkout1_buf/O
                         net (fo=36, routed)          0.857    -0.755    vga/CLK
    SLICE_X0Y65          FDCE                                         r  vga/h_count_reg[9]/C
                         clock pessimism              0.252    -0.503    
                         clock uncertainty            0.085    -0.418    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092    -0.326    vga/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.269    





