{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548183902063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548183902077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 22 22:05:01 2019 " "Processing started: Tue Jan 22 22:05:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548183902077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548183902077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548183902078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548183903323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548183903323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548183924477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548183924477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_stepper.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_stepper.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_stepper " "Found entity 1: driver_stepper" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548183924486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548183924486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "driver_stepper " "Elaborating entity \"driver_stepper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548183924555 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fin\[4..1\] driver_stepper.v(9) " "Output port \"fin\[4..1\]\" at driver_stepper.v(9) has no driver" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1548183924560 "|driver_stepper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen1 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen1\"" {  } { { "driver_stepper.v" "clk_gen1" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548183924580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check clk_gen.v(15) " "Verilog HDL or VHDL warning at clk_gen.v(15): object \"check\" assigned a value but never read" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548183924583 "|clk_gen"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags1\[0\] GND " "Pin \"flags1\[0\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|flags1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags1\[2\] GND " "Pin \"flags1\[2\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|flags1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_step1\[1\] GND " "Pin \"reset_step1\[1\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|reset_step1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fin\[1\] GND " "Pin \"fin\[1\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|fin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fin\[2\] GND " "Pin \"fin\[2\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|fin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fin\[3\] GND " "Pin \"fin\[3\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|fin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fin\[4\] GND " "Pin \"fin\[4\]\" is stuck at GND" {  } { { "driver_stepper.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548183925739 "|driver_stepper|fin[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548183925739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548183925936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548183926584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548183926584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548183926674 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548183926674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548183926674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548183926674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548183926700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 22 22:05:26 2019 " "Processing ended: Tue Jan 22 22:05:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548183926700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548183926700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548183926700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548183926700 ""}
