s.altsyncram_component.m_default.altsyncram_inst.mem_data
# invalid command name "s.altsyncram_component.m_default.altsyncram_inst.mem_data"
vsim -gui work.init work.s_mem work.task1 work.tb_rtl_init work.tb_rtl_task1 work.tb_syn_init work.tb_syn_task1
# vsim -gui work.init work.s_mem work.task1 work.tb_rtl_init work.tb_rtl_task1 work.tb_syn_init work.tb_syn_task1 
# Start time: 10:05:44 on Oct 17,2023
# Loading sv_std.std
# Loading work.init
# Loading work.s_mem
# ** Error: (vsim-3033) C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /s_mem File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
#         Searched libraries:
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Loading work.task1
# ** Error: (vsim-3033) C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1/s File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
#         Searched libraries:
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Loading work.tb_rtl_init
# Loading work.tb_rtl_task1
# Loading work.tb_syn_init
# Loading work.tb_syn_task1
# Error loading design
# End time: 10:05:44 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.init work.s_mem work.task1 work.tb_rtl_init work.tb_rtl_task1 work.tb_syn_init work.tb_syn_task1
# vsim -gui work.init work.s_mem work.task1 work.tb_rtl_init work.tb_rtl_task1 work.tb_syn_init work.tb_syn_task1 
# Start time: 10:06:40 on Oct 17,2023
# Loading sv_std.std
# Loading work.init
# Loading work.s_mem
# ** Error: (vsim-3033) C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /s_mem File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
#         Searched libraries:
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Loading work.task1
# ** Error: (vsim-3033) C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1/s File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
#         Searched libraries:
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Loading work.tb_rtl_init
# Loading work.tb_rtl_task1
# ** Error: (vsim-3033) C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task1/dut/s File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
#         Searched libraries:
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Loading work.tb_syn_init
# Loading work.tb_syn_task1
# ** Error: (vsim-3033) C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_syn_task1/dut/s File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
#         Searched libraries:
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Error loading design
# End time: 10:06:40 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vsim -L altera_mf_ver work.tb_task1
# vsim -L altera_mf_ver work.tb_task1 
# Start time: 10:07:48 on Oct 17,2023
# ** Error: (vsim-3170) Could not find 'tb_task1'.
#         Searched libraries:
#             C:/intelFPGA/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/sants/Desktop/CPEN-311/Lab-3/work
# Error loading design
# End time: 10:07:48 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L altera_mf_ver work.tb_rtl_task1
# vsim -L altera_mf_ver work.tb_rtl_task1 
# Start time: 10:08:28 on Oct 17,2023
# Loading sv_std.std
# Loading work.tb_rtl_task1
# Loading work.task1
# Loading work.s_mem
# Loading altera_mf_ver.altsyncram
# Loading work.init
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-8378) C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/task1.sv(18): Port size (1) does not match connection size (8) for implicit .name connection port 'wren'. The port definition is at: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task1/dut/s File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
# ** Error: (vsim-8378) C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/task1.sv(19): Port size (1) does not match connection size (8) for implicit .name connection port 'wren'. The port definition is at: C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/init.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task1/dut/init File: C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/init.sv
# Error loading design
# End time: 10:08:28 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim -L altera_mf_ver work.tb_rtl_task1
# vsim -L altera_mf_ver work.tb_rtl_task1 
# Start time: 10:12:16 on Oct 17,2023
# Loading sv_std.std
# Loading work.tb_rtl_task1
# Loading work.task1
# Loading work.s_mem
# Loading altera_mf_ver.altsyncram
# Loading work.init
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-8378) C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/task1.sv(18): Port size (1) does not match connection size (8) for implicit .name connection port 'wren'. The port definition is at: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task1/dut/s File: C:/Users/sants/Desktop/CPEN-311/Lab-3/s_mem.v
# ** Error: (vsim-8378) C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/task1.sv(19): Port size (1) does not match connection size (8) for implicit .name connection port 'wren'. The port definition is at: C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/init.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task1/dut/init File: C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task1/init.sv
# Error loading design
# End time: 10:12:16 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# 7 compiles, 0 failed with no errors.
vsim -L altera_mf_ver work.tb_rtl_task1
# vsim -L altera_mf_ver work.tb_rtl_task1 
# Start time: 10:13:23 on Oct 17,2023
# Loading sv_std.std
# Loading work.tb_rtl_task1
# Loading work.task1
# Loading work.s_mem
# Loading altera_mf_ver.altsyncram
# Loading work.init
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
dut.s.altsyncram_component.m_default.altsyncram_inst.mem_data
# invalid command name "dut.s.altsyncram_component.m_default.altsyncram_inst.mem_data"
s.altsyncram_component.m_default.altsyncram_inst.mem_data
# invalid command name "s.altsyncram_component.m_default.altsyncram_inst.mem_data"
dut.s.altsyncram_component.m_default.altsyncram_inst.mem_data
# invalid command name "dut.s.altsyncram_component.m_default.altsyncram_inst.mem_data"
# Load canceled
add wave -position insertpoint sim:/tb_rtl_task1/dut/*
restart; run -all
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# 7 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
restart
restart -f
# Loading work.tb_rtl_task1
# Loading work.task1
# Loading work.s_mem
# Loading work.init
restart -f
restart; run -all
