{"result": {"query": ":facetid:toc:\"db/conf/hipeac/hipeac2005.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "183.80"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "21", "@dc": "21", "@oc": "21", "@id": "40550065", "text": ":facetid:toc:db/conf/hipeac/hipeac2005.bht"}}, "hits": {"@total": "21", "@computed": "21", "@sent": "21", "@first": "0", "hit": [{"@score": "1", "@id": "5518617", "info": {"authors": {"author": [{"@pid": "88/4284", "text": "Michael Van Biesbrouck"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "c/BradCalder", "text": "Brad Calder"}]}, "title": "Efficient Sampling Startup for Sampled Processor Simulation.", "venue": "HiPEAC", "pages": "47-67", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/BiesbrouckEC05", "doi": "10.1007/11587514_5", "ee": "https://doi.org/10.1007/11587514_5", "url": "https://dblp.org/rec/conf/hipeac/BiesbrouckEC05"}, "url": "URL#5518617"}, {"@score": "1", "@id": "5518618", "info": {"authors": {"author": [{"@pid": "60/1469", "text": "Dries Buytaert"}, {"@pid": "89/4659", "text": "Kris Venstermans"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}, {"@pid": "b/KoenraadDeBosschere", "text": "Koen De Bosschere"}]}, "title": "Garbage Collection Hints.", "venue": "HiPEAC", "pages": "233-248", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/BuytaertVEB05", "doi": "10.1007/11587514_16", "ee": "https://doi.org/10.1007/11587514_16", "url": "https://dblp.org/rec/conf/hipeac/BuytaertVEB05"}, "url": "URL#5518618"}, {"@score": "1", "@id": "5518619", "info": {"authors": {"author": [{"@pid": "61/2980", "text": "Grigori Fursin"}, {"@pid": "81/858-1", "text": "Albert Cohen 0001"}, {"@pid": "07/521", "text": "Michael F. P. O&apos;Boyle"}, {"@pid": "35/1139", "text": "Olivier Temam"}]}, "title": "A Practical Method for Quickly Evaluating Program Optimizations.", "venue": "HiPEAC", "pages": "29-46", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FursinCOT05", "doi": "10.1007/11587514_4", "ee": "https://doi.org/10.1007/11587514_4", "url": "https://dblp.org/rec/conf/hipeac/FursinCOT05"}, "url": "URL#5518619"}, {"@score": "1", "@id": "5518620", "info": {"authors": {"author": [{"@pid": "74/6776", "text": "Pedro Javier Garc\u00eda"}, {"@pid": "87/1158", "text": "Jose Flich"}, {"@pid": "76/2766", "text": "Jos\u00e9 Duato"}, {"@pid": "21/3602", "text": "Ian Johnson"}, {"@pid": "30/2177", "text": "Francisco J. Quiles 0001"}, {"@pid": "96/5493", "text": "Finbar Naven"}]}, "title": "Dynamic Evolution of Congestion Trees: Analysis and Impact on Switch Architecture.", "venue": "HiPEAC", "pages": "266-285", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GarciaFDJQN05", "doi": "10.1007/11587514_18", "ee": "https://doi.org/10.1007/11587514_18", "url": "https://dblp.org/rec/conf/hipeac/GarciaFDJQN05"}, "url": "URL#5518620"}, {"@score": "1", "@id": "5518621", "info": {"authors": {"author": [{"@pid": "88/5905", "text": "Michael J. Geiger"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}, {"@pid": "99/123", "text": "Gary S. Tyson"}]}, "title": "Beyond Basic Region Caching: Specializing Cache Structures for High Performance and Energy Conservation.", "venue": "HiPEAC", "pages": "102-115", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GeigerMT05", "doi": "10.1007/11587514_8", "ee": "https://doi.org/10.1007/11587514_8", "url": "https://dblp.org/rec/conf/hipeac/GeigerMT05"}, "url": "URL#5518621"}, {"@score": "1", "@id": "5518622", "info": {"authors": {"author": [{"@pid": "88/793", "text": "Mahadevan Gomathisankaran"}, {"@pid": "32/1851", "text": "Akhilesh Tyagi"}]}, "title": "Arc3D: A 3D Obfuscation Architecture.", "venue": "HiPEAC", "pages": "184-199", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GomathisankaranT05", "doi": "10.1007/11587514_13", "ee": "https://doi.org/10.1007/11587514_13", "url": "https://dblp.org/rec/conf/hipeac/GomathisankaranT05"}, "url": "URL#5518622"}, {"@score": "1", "@id": "5518623", "info": {"authors": {"author": [{"@pid": "26/364", "text": "Jinpyo Kim"}, {"@pid": "22/3112", "text": "Sreekumar V. Kodakara"}, {"@pid": "06/6368", "text": "Wei-Chung Hsu"}, {"@pid": "38/5692", "text": "David J. Lilja"}, {"@pid": "y/PenChungYew", "text": "Pen-Chung Yew"}]}, "title": "Dynamic Code Region (DCR) Based Program Phase Tracking and Prediction for Dynamic Optimizations.", "venue": "HiPEAC", "pages": "203-217", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KimKHLY05", "doi": "10.1007/11587514_14", "ee": "https://doi.org/10.1007/11587514_14", "url": "https://dblp.org/rec/conf/hipeac/KimKHLY05"}, "url": "URL#5518623"}, {"@score": "1", "@id": "5518624", "info": {"authors": {"author": [{"@pid": "16/5497", "text": "Hyun-Gyu Kim"}, {"@pid": "81/5114", "text": "Hyeong-Cheol Oh"}]}, "title": "A Low-Power DSP-Enhanced 32-Bit EISC Processor.", "venue": "HiPEAC", "pages": "302-316", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KimO05", "doi": "10.1007/11587514_20", "ee": "https://doi.org/10.1007/11587514_20", "url": "https://dblp.org/rec/conf/hipeac/KimO05"}, "url": "URL#5518624"}, {"@score": "1", "@id": "5518625", "info": {"authors": {"author": [{"@pid": "51/6486", "text": "Hyunseok Lee"}, {"@pid": "07/3483-2", "text": "Yuan Lin 0002"}, {"@pid": "93/3290", "text": "Yoav Harel"}, {"@pid": "13/6266", "text": "Mark Woh"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}, {"@pid": "16/1848", "text": "Kriszti\u00e1n Flautner"}]}, "title": "Software Defined Radio - A High Performance Embedded Challenge.", "venue": "HiPEAC", "pages": "6-26", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/LeeLHWMMF05", "doi": "10.1007/11587514_3", "ee": "https://doi.org/10.1007/11587514_3", "url": "https://dblp.org/rec/conf/hipeac/LeeLHWMMF05"}, "url": "URL#5518625"}, {"@score": "1", "@id": "5518626", "info": {"authors": {"author": {"@pid": "27/5276", "text": "Markus Levy"}}, "title": "Using EEMBC Benchmarks to Understand Processor Behavior in Embedded Applications.", "venue": "HiPEAC", "pages": "3-4", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Levy05", "doi": "10.1007/11587514_1", "ee": "https://doi.org/10.1007/11587514_1", "url": "https://dblp.org/rec/conf/hipeac/Levy05"}, "url": "URL#5518626"}, {"@score": "1", "@id": "5518627", "info": {"authors": {"author": [{"@pid": "63/3669", "text": "Bengu Li"}, {"@pid": "58/3393", "text": "Ganesh Venkatesh"}, {"@pid": "c/BradCalder", "text": "Brad Calder"}, {"@pid": "g/RajivGupta", "text": "Rajiv Gupta 0001"}]}, "title": "Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors.", "venue": "HiPEAC", "pages": "251-265", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/LiVCG05", "doi": "10.1007/11587514_17", "ee": "https://doi.org/10.1007/11587514_17", "url": "https://dblp.org/rec/conf/hipeac/LiVCG05"}, "url": "URL#5518627"}, {"@score": "1", "@id": "5518628", "info": {"authors": {"author": [{"@pid": "76/3181", "text": "David Moloney"}, {"@pid": "36/5879", "text": "Dermot Geraghty"}, {"@pid": "43/161", "text": "Colm McSweeney"}, {"@pid": "45/1585", "text": "Ciar\u00e1n McElroy"}]}, "title": "Streaming Sparse Matrix Compression/Decompression.", "venue": "HiPEAC", "pages": "116-129", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MoloneyGMM05", "doi": "10.1007/11587514_9", "ee": "https://doi.org/10.1007/11587514_9", "url": "https://dblp.org/rec/conf/hipeac/MoloneyGMM05"}, "url": "URL#5518628"}, {"@score": "1", "@id": "5518629", "info": {"authors": {"author": [{"@pid": "99/6582", "text": "Victor Moya Del Barrio"}, {"@pid": "09/24", "text": "Carlos Gonz\u00e1lez"}, {"@pid": "14/6910", "text": "Jordi Roca"}, {"@pid": "98/4686", "text": "Agust\u00edn Fern\u00e1ndez"}, {"@pid": "38/6361", "text": "Roger Espasa"}]}, "title": "A Single (Unified) Shader GPU Microarchitecture for Embedded Systems.", "venue": "HiPEAC", "pages": "286-301", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MoyaGRFE05", "doi": "10.1007/11587514_19", "ee": "https://doi.org/10.1007/11587514_19", "url": "https://dblp.org/rec/conf/hipeac/MoyaGRFE05"}, "url": "URL#5518629"}, {"@score": "1", "@id": "5518630", "info": {"authors": {"author": [{"@pid": "26/2500", "text": "Ke Ning"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems.", "venue": "HiPEAC", "pages": "87-101", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/NingK05", "doi": "10.1007/11587514_7", "ee": "https://doi.org/10.1007/11587514_7", "url": "https://dblp.org/rec/conf/hipeac/NingK05"}, "url": "URL#5518630"}, {"@score": "1", "@id": "5518631", "info": {"authors": {"author": [{"@pid": "61/6768", "text": "Sebastian Pop"}, {"@pid": "81/858-1", "text": "Albert Cohen 0001"}, {"@pid": "42/4422", "text": "Georges-Andr\u00e9 Silber"}]}, "title": "Induction Variable Analysis with Delayed Abstractions.", "venue": "HiPEAC", "pages": "218-232", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/PopCS05", "doi": "10.1007/11587514_15", "ee": "https://doi.org/10.1007/11587514_15", "url": "https://dblp.org/rec/conf/hipeac/PopCS05"}, "url": "URL#5518631"}, {"@score": "1", "@id": "5518632", "info": {"authors": {"author": [{"@pid": "73/5220", "text": "Weidong Shi"}, {"@pid": "92/1895", "text": "Chenghuai Lu"}, {"@pid": "168/5992", "text": "Hsien-Hsin S. Lee"}]}, "title": "Memory-Centric Security Architecture.", "venue": "HiPEAC", "pages": "153-168", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ShiLL05", "doi": "10.1007/11587514_11", "ee": "https://doi.org/10.1007/11587514_11", "url": "https://dblp.org/rec/conf/hipeac/ShiLL05"}, "url": "URL#5518632"}, {"@score": "1", "@id": "5518633", "info": {"authors": {"author": [{"@pid": "22/3696", "text": "Abdulhadi Shoufan"}, {"@pid": "h/SorinAHuss", "text": "Sorin A. Huss"}, {"@pid": "73/6528", "text": "Murtuza Cutleriwala"}]}, "title": "A Novel Batch Rekeying Processor Architecture for Secure Multicast Key Management.", "venue": "HiPEAC", "pages": "169-183", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ShoufanHC05", "doi": "10.1007/11587514_12", "ee": "https://doi.org/10.1007/11587514_12", "url": "https://dblp.org/rec/conf/hipeac/ShoufanHC05"}, "url": "URL#5518633"}, {"@score": "1", "@id": "5518634", "info": {"authors": {"author": {"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}}, "title": "The Chip-Multiprocessing Paradigm Shift: Opportunities and Challenges.", "venue": "HiPEAC", "pages": "5", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Stenstrom05", "doi": "10.1007/11587514_2", "ee": "https://doi.org/10.1007/11587514_2", "url": "https://dblp.org/rec/conf/hipeac/Stenstrom05"}, "url": "URL#5518634"}, {"@score": "1", "@id": "5518635", "info": {"authors": {"author": [{"@pid": "18/1734", "text": "Gansha Wu"}, {"@pid": "05/3403", "text": "Xin Zhou"}, {"@pid": "14/6629", "text": "Guei-Yuan Lueh"}, {"@pid": "47/5427", "text": "Jesse Z. Fang"}, {"@pid": "33/86", "text": "Peng Guo"}, {"@pid": "54/6166", "text": "Jinzhan Peng"}, {"@pid": "40/3492", "text": "Victor Ying"}]}, "title": "XAMM: A High-Performance Automatic Memory Management System with Memory-Constrained Designs.", "venue": "HiPEAC", "pages": "130-149", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/WuZLFGPY05", "doi": "10.1007/11587514_10", "ee": "https://doi.org/10.1007/11587514_10", "url": "https://dblp.org/rec/conf/hipeac/WuZLFGPY05"}, "url": "URL#5518635"}, {"@score": "1", "@id": "5518636", "info": {"authors": {"author": [{"@pid": "86/3457-8", "text": "Jia Yu 0008"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "16/3932", "text": "Shaojie Chen"}, {"@pid": "25/2208", "text": "Yan Luo"}, {"@pid": "b/LaxmiNBhuyan", "text": "Laxmi N. Bhuyan"}]}, "title": "Enhancing Network Processor Simulation Speed with Statistical Input Sampling.", "venue": "HiPEAC", "pages": "68-83", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/YuYCLB05", "doi": "10.1007/11587514_6", "ee": "https://doi.org/10.1007/11587514_6", "url": "https://dblp.org/rec/conf/hipeac/YuYCLB05"}, "url": "URL#5518636"}, {"@score": "1", "@id": "5578744", "info": {"authors": {"author": [{"@pid": "91/1557", "text": "Thomas M. Conte"}, {"@pid": "88/6620", "text": "Nacho Navarro"}, {"@pid": "03/4630", "text": "Wen-mei W. Hwu"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}, {"@pid": "u/TheoUngerer", "text": "Theo Ungerer"}]}, "title": "High Performance Embedded Architectures and Compilers, First International Conference, HiPEAC 2005, Barcelona, Spain, November 17-18, 2005, Proceedings", "venue": ["HiPEAC", "Lecture Notes in Computer Science"], "volume": "3793", "publisher": "Springer", "year": "2005", "type": "Editorship", "key": "conf/hipeac/2005", "doi": "10.1007/11587514", "ee": "https://doi.org/10.1007/11587514", "url": "https://dblp.org/rec/conf/hipeac/2005"}, "url": "URL#5578744"}]}}}