<stg><name>funcB</name>


<trans_list>

<trans id="29" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
entry:0 %br_ln47 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
for.inc.split:0 %i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:2 %zext_ln47 = zext i7 %i1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %in_addr = getelementptr i8 %in_r, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in_load = load i7 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:10 %or_ln47 = or i7 %i1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:11 %zext_ln51 = zext i7 %or_ln47

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %in_addr_2 = getelementptr i8 %in_r, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:13 %in_load_2 = load i7 %in_addr_2

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:17 %i = add i7 %i1, i7 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:18 %icmp_ln47 = icmp_ult  i7 %i, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:19 %br_ln47 = br i1 %icmp_ln47, void %for.end, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.end:1 %br_ln53 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:6 %in_load = load i7 %in_addr

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:7 %add_ln51 = add i8 %in_load, i8 25

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %out_addr = getelementptr i8 %out_r, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:9 %store_ln51 = store i8 %add_ln51, i7 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:13 %in_load_2 = load i7 %in_addr_2

]]></Node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:14 %add_ln51_1 = add i8 %in_load_2, i8 25

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %out_addr_2 = getelementptr i8 %out_r, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:16 %store_ln51 = store i8 %add_ln51_1, i7 %out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.end:0 %return_ln53 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
