Warning (10268): Verilog HDL information at SPIlave.v(26): always construct contains both blocking and non-blocking assignments File: C:/Users/maxga/OneDrive/Documentos/Cursos CE/Fundamentos de Arqui S2.2023/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v Line: 26
