<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Universal Software Radio Peripheral: usrp_basic Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Universal Software Radio Peripheral
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classusrp__basic-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">usrp_basic Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>abstract base class for usrp operations  
 <a href="classusrp__basic.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="usrp__basic_8h_source.html">usrp_basic.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for usrp_basic:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classusrp__basic.png" usemap="#usrp_5Fbasic_map" alt=""/>
  <map id="usrp_5Fbasic_map" name="usrp_basic_map">
<area href="classusrp__basic__rx.html" title="class for accessing the receive side of the USRP " alt="usrp_basic_rx" shape="rect" coords="0,112,111,136"/>
<area href="classusrp__basic__tx.html" title="class for accessing the transmit side of the USRP " alt="usrp_basic_tx" shape="rect" coords="121,112,232,136"/>
<area href="classusrp__standard__rx.html" title="The C++ interface the receive side of the USRPThis is the recommended interface to USRP receive funct..." alt="usrp_standard_rx" shape="rect" coords="0,168,111,192"/>
<area href="classusrp__standard__tx.html" title="The C++ interface the transmit side of the USRPThis is the recommended interface to USRP transmit fun..." alt="usrp_standard_tx" shape="rect" coords="121,168,232,192"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a01313a5f1c8e0eea1a1ff26388e25f78"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a01313a5f1c8e0eea1a1ff26388e25f78">~usrp_basic</a> ()</td></tr>
<tr class="separator:a01313a5f1c8e0eea1a1ff26388e25f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb1f58ca819437d7f43ad87574bd6da"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a8eb1f58ca819437d7f43ad87574bd6da">db</a> () const </td></tr>
<tr class="separator:a8eb1f58ca819437d7f43ad87574bd6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3dfe1821b5aa2438a014fd7ca579f4"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a9e3dfe1821b5aa2438a014fd7ca579f4">db</a> (int which_side)</td></tr>
<tr class="separator:a9e3dfe1821b5aa2438a014fd7ca579f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61af504df443a9d846ecf909871f1481"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a61af504df443a9d846ecf909871f1481">is_valid</a> (const <a class="el" href="structusrp__subdev__spec.html">usrp_subdev_spec</a> &amp;ss)</td></tr>
<tr class="memdesc:a61af504df443a9d846ecf909871f1481"><td class="mdescLeft">&#160;</td><td class="mdescRight">is the subdev_spec valid?  <a href="#a61af504df443a9d846ecf909871f1481">More...</a><br /></td></tr>
<tr class="separator:a61af504df443a9d846ecf909871f1481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648de1479d7632b59bf2732f231ddbe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a648de1479d7632b59bf2732f231ddbe0">selected_subdev</a> (const <a class="el" href="structusrp__subdev__spec.html">usrp_subdev_spec</a> &amp;ss)</td></tr>
<tr class="memdesc:a648de1479d7632b59bf2732f231ddbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">given a subdev_spec, return the corresponding daughterboard object.  <a href="#a648de1479d7632b59bf2732f231ddbe0">More...</a><br /></td></tr>
<tr class="separator:a648de1479d7632b59bf2732f231ddbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244d4aa01bb6a054cd5bd0998ce2a09a"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a244d4aa01bb6a054cd5bd0998ce2a09a">fpga_master_clock_freq</a> () const </td></tr>
<tr class="memdesc:a244d4aa01bb6a054cd5bd0998ce2a09a"><td class="mdescLeft">&#160;</td><td class="mdescRight">return frequency of master oscillator on USRP  <a href="#a244d4aa01bb6a054cd5bd0998ce2a09a">More...</a><br /></td></tr>
<tr class="separator:a244d4aa01bb6a054cd5bd0998ce2a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825640d1de15253b5bae18762a0e403e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a825640d1de15253b5bae18762a0e403e">set_fpga_master_clock_freq</a> (long master_clock)</td></tr>
<tr class="separator:a825640d1de15253b5bae18762a0e403e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530c23ff633c630530ec491c368a755d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate</a> () const </td></tr>
<tr class="separator:a530c23ff633c630530ec491c368a755d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae200e6eb7dbbaf81a3c1353a401f97d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae200e6eb7dbbaf81a3c1353a401f97d3">set_verbose</a> (bool on)</td></tr>
<tr class="separator:ae200e6eb7dbbaf81a3c1353a401f97d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3900d37e951b83c938669f5fa0255866"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a3900d37e951b83c938669f5fa0255866">write_eeprom</a> (int i2c_addr, int eeprom_offset, const std::string buf)</td></tr>
<tr class="memdesc:a3900d37e951b83c938669f5fa0255866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write EEPROM on motherboard or any daughterboard.  <a href="#a3900d37e951b83c938669f5fa0255866">More...</a><br /></td></tr>
<tr class="separator:a3900d37e951b83c938669f5fa0255866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe7a2f10626831304091babff21dc0d"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aefe7a2f10626831304091babff21dc0d">read_eeprom</a> (int i2c_addr, int eeprom_offset, int len)</td></tr>
<tr class="memdesc:aefe7a2f10626831304091babff21dc0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read EEPROM on motherboard or any daughterboard.  <a href="#aefe7a2f10626831304091babff21dc0d">More...</a><br /></td></tr>
<tr class="separator:aefe7a2f10626831304091babff21dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664e5aa3a3fb8a4c50b752906fcb79a0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a664e5aa3a3fb8a4c50b752906fcb79a0">write_i2c</a> (int i2c_addr, const std::string buf)</td></tr>
<tr class="memdesc:a664e5aa3a3fb8a4c50b752906fcb79a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to I2C peripheral.  <a href="#a664e5aa3a3fb8a4c50b752906fcb79a0">More...</a><br /></td></tr>
<tr class="separator:a664e5aa3a3fb8a4c50b752906fcb79a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab284caa2e15464f62aa80ad1f540ecc5"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab284caa2e15464f62aa80ad1f540ecc5">read_i2c</a> (int i2c_addr, int len)</td></tr>
<tr class="memdesc:ab284caa2e15464f62aa80ad1f540ecc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from I2C peripheral.  <a href="#ab284caa2e15464f62aa80ad1f540ecc5">More...</a><br /></td></tr>
<tr class="separator:ab284caa2e15464f62aa80ad1f540ecc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e07c8d85aa220aaf150e27dd8b545f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad0e07c8d85aa220aaf150e27dd8b545f">set_adc_offset</a> (int which_adc, int offset)</td></tr>
<tr class="memdesc:ad0e07c8d85aa220aaf150e27dd8b545f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set ADC offset correction.  <a href="#ad0e07c8d85aa220aaf150e27dd8b545f">More...</a><br /></td></tr>
<tr class="separator:ad0e07c8d85aa220aaf150e27dd8b545f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18f4a02c0efcac10f8e9406ca7a57a7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab18f4a02c0efcac10f8e9406ca7a57a7">set_dac_offset</a> (int which_dac, int offset, int offset_pin)</td></tr>
<tr class="memdesc:ab18f4a02c0efcac10f8e9406ca7a57a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DAC offset correction.  <a href="#ab18f4a02c0efcac10f8e9406ca7a57a7">More...</a><br /></td></tr>
<tr class="separator:ab18f4a02c0efcac10f8e9406ca7a57a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fc801cbafa85040a3d39be03d27a62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a97fc801cbafa85040a3d39be03d27a62">set_adc_buffer_bypass</a> (int which_adc, bool bypass)</td></tr>
<tr class="memdesc:a97fc801cbafa85040a3d39be03d27a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control ADC input buffer.  <a href="#a97fc801cbafa85040a3d39be03d27a62">More...</a><br /></td></tr>
<tr class="separator:a97fc801cbafa85040a3d39be03d27a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20cc324fca8d089226d5a6dfc3d3668"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#af20cc324fca8d089226d5a6dfc3d3668">set_dc_offset_cl_enable</a> (int bits, int mask)</td></tr>
<tr class="memdesc:af20cc324fca8d089226d5a6dfc3d3668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disable automatic DC offset removal control loop in FPGA.  <a href="#af20cc324fca8d089226d5a6dfc3d3668">More...</a><br /></td></tr>
<tr class="separator:af20cc324fca8d089226d5a6dfc3d3668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a71308412a67eaf825c13399faa078"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a70a71308412a67eaf825c13399faa078">serial_number</a> ()</td></tr>
<tr class="memdesc:a70a71308412a67eaf825c13399faa078"><td class="mdescLeft">&#160;</td><td class="mdescRight">return the usrp's serial number.  <a href="#a70a71308412a67eaf825c13399faa078">More...</a><br /></td></tr>
<tr class="separator:a70a71308412a67eaf825c13399faa078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d639e50633c165b23e0c4770b26bec2"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a6d639e50633c165b23e0c4770b26bec2">daughterboard_id</a> (int which_side) const =0</td></tr>
<tr class="memdesc:a6d639e50633c165b23e0c4770b26bec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return daughterboard ID for given side [0,1].  <a href="#a6d639e50633c165b23e0c4770b26bec2">More...</a><br /></td></tr>
<tr class="separator:a6d639e50633c165b23e0c4770b26bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f4070830b0db3fd0c3addb97ce966e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a70f4070830b0db3fd0c3addb97ce966e">write_atr_tx_delay</a> (int value)</td></tr>
<tr class="memdesc:a70f4070830b0db3fd0c3addb97ce966e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock ticks to delay rising of T/R signal.  <a href="#a70f4070830b0db3fd0c3addb97ce966e">More...</a><br /></td></tr>
<tr class="separator:a70f4070830b0db3fd0c3addb97ce966e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b95b1ca0e2616c1b3808892fdda1b0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad9b95b1ca0e2616c1b3808892fdda1b0">write_atr_rx_delay</a> (int value)</td></tr>
<tr class="memdesc:ad9b95b1ca0e2616c1b3808892fdda1b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock ticks to delay falling edge of T/R signal.  <a href="#ad9b95b1ca0e2616c1b3808892fdda1b0">More...</a><br /></td></tr>
<tr class="separator:ad9b95b1ca0e2616c1b3808892fdda1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f96a90c91ed6e74bfc6a91691a7fa2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_amp, double gain_in_db)</td></tr>
<tr class="memdesc:a52f96a90c91ed6e74bfc6a91691a7fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Programmable Gain Amplifier(PGA)  <a href="#a52f96a90c91ed6e74bfc6a91691a7fa2">More...</a><br /></td></tr>
<tr class="separator:a52f96a90c91ed6e74bfc6a91691a7fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25d56e74572309a87397f0fce1a102b"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_amp) const </td></tr>
<tr class="memdesc:ac25d56e74572309a87397f0fce1a102b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return programmable gain amplifier gain setting in dB.  <a href="#ac25d56e74572309a87397f0fce1a102b">More...</a><br /></td></tr>
<tr class="separator:ac25d56e74572309a87397f0fce1a102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95453e5bb4d0ed4c05b1ea64c880170a"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a95453e5bb4d0ed4c05b1ea64c880170a">common_pga_min</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx) const </td></tr>
<tr class="memdesc:a95453e5bb4d0ed4c05b1ea64c880170a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return minimum legal PGA gain in dB.  <a href="#a95453e5bb4d0ed4c05b1ea64c880170a">More...</a><br /></td></tr>
<tr class="separator:a95453e5bb4d0ed4c05b1ea64c880170a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd5c384b9d2cd4e412939c3b7b7ac79"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a7dd5c384b9d2cd4e412939c3b7b7ac79">common_pga_max</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx) const </td></tr>
<tr class="memdesc:a7dd5c384b9d2cd4e412939c3b7b7ac79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return maximum legal PGA gain in dB.  <a href="#a7dd5c384b9d2cd4e412939c3b7b7ac79">More...</a><br /></td></tr>
<tr class="separator:a7dd5c384b9d2cd4e412939c3b7b7ac79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cfd0e5675618f773c5466bd235a369"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a06cfd0e5675618f773c5466bd235a369">common_pga_db_per_step</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx) const </td></tr>
<tr class="memdesc:a06cfd0e5675618f773c5466bd235a369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return hardware step size of PGA(linear in dB).  <a href="#a06cfd0e5675618f773c5466bd235a369">More...</a><br /></td></tr>
<tr class="separator:a06cfd0e5675618f773c5466bd235a369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ce78134eea035e42464123356096e4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a09ce78134eea035e42464123356096e4">_common_write_oe</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value, int mask)</td></tr>
<tr class="memdesc:a09ce78134eea035e42464123356096e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write direction register(output enables) for pins that go to daughterboard.  <a href="#a09ce78134eea035e42464123356096e4">More...</a><br /></td></tr>
<tr class="separator:a09ce78134eea035e42464123356096e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3120592af4df79d38d253c98c633ae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#acf3120592af4df79d38d253c98c633ae">common_write_io</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value, int mask)</td></tr>
<tr class="memdesc:acf3120592af4df79d38d253c98c633ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard i/o pin value.  <a href="#acf3120592af4df79d38d253c98c633ae">More...</a><br /></td></tr>
<tr class="separator:acf3120592af4df79d38d253c98c633ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e33b5762cd9c80a714806fa6fa2244"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">common_read_io</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int *value)</td></tr>
<tr class="memdesc:af7e33b5762cd9c80a714806fa6fa2244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#af7e33b5762cd9c80a714806fa6fa2244">More...</a><br /></td></tr>
<tr class="separator:af7e33b5762cd9c80a714806fa6fa2244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217f6865ef04d1111c2c1d3e7b4260f5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a217f6865ef04d1111c2c1d3e7b4260f5">common_read_io</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side)</td></tr>
<tr class="memdesc:a217f6865ef04d1111c2c1d3e7b4260f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#a217f6865ef04d1111c2c1d3e7b4260f5">More...</a><br /></td></tr>
<tr class="separator:a217f6865ef04d1111c2c1d3e7b4260f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad673bc49b311e29ab01727c5933ea028"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad673bc49b311e29ab01727c5933ea028">common_write_refclk</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="memdesc:ad673bc49b311e29ab01727c5933ea028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard refclk config register.  <a href="#ad673bc49b311e29ab01727c5933ea028">More...</a><br /></td></tr>
<tr class="separator:ad673bc49b311e29ab01727c5933ea028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0997e93568c71e5432c2445b1ebcc991"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a0997e93568c71e5432c2445b1ebcc991">common_write_atr_mask</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="memdesc:a0997e93568c71e5432c2445b1ebcc991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic Transmit/Receive switching.  <a href="#a0997e93568c71e5432c2445b1ebcc991">More...</a><br /></td></tr>
<tr class="separator:a0997e93568c71e5432c2445b1ebcc991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e38a0f9f98390b712709812e3387af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a26e38a0f9f98390b712709812e3387af">common_write_atr_txval</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="separator:a26e38a0f9f98390b712709812e3387af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89eda6a96bc7f4d2d634da793eccbc20"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a89eda6a96bc7f4d2d634da793eccbc20">common_write_atr_rxval</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int value)</td></tr>
<tr class="separator:a89eda6a96bc7f4d2d634da793eccbc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7354a9c4f7e961cb1b541c970a8d009"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac7354a9c4f7e961cb1b541c970a8d009">common_write_aux_dac</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int which_dac, int value)</td></tr>
<tr class="memdesc:ac7354a9c4f7e961cb1b541c970a8d009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write auxiliary digital to analog converter.  <a href="#ac7354a9c4f7e961cb1b541c970a8d009">More...</a><br /></td></tr>
<tr class="separator:ac7354a9c4f7e961cb1b541c970a8d009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bd03473a98cf3776f1988914c1a5ce"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a37bd03473a98cf3776f1988914c1a5ce">common_read_aux_adc</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int which_adc, int *value)</td></tr>
<tr class="memdesc:a37bd03473a98cf3776f1988914c1a5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a37bd03473a98cf3776f1988914c1a5ce">More...</a><br /></td></tr>
<tr class="separator:a37bd03473a98cf3776f1988914c1a5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84d66e92dc16fdc104fae9341f1e64f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab84d66e92dc16fdc104fae9341f1e64f">common_read_aux_adc</a> (<a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a> txrx, int which_side, int which_adc)</td></tr>
<tr class="memdesc:ab84d66e92dc16fdc104fae9341f1e64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#ab84d66e92dc16fdc104fae9341f1e64f">More...</a><br /></td></tr>
<tr class="separator:ab84d66e92dc16fdc104fae9341f1e64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcf0497f2554589b36a57806e239a07"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#afdcf0497f2554589b36a57806e239a07">set_pga</a> (int which_amp, double gain_in_db)=0</td></tr>
<tr class="memdesc:afdcf0497f2554589b36a57806e239a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Programmable Gain Amplifier (PGA)  <a href="#afdcf0497f2554589b36a57806e239a07">More...</a><br /></td></tr>
<tr class="separator:afdcf0497f2554589b36a57806e239a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731389d216c7232020041f7cecd3d581"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a731389d216c7232020041f7cecd3d581">pga</a> (int which_amp) const =0</td></tr>
<tr class="memdesc:a731389d216c7232020041f7cecd3d581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return programmable gain amplifier gain setting in dB.  <a href="#a731389d216c7232020041f7cecd3d581">More...</a><br /></td></tr>
<tr class="separator:a731389d216c7232020041f7cecd3d581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcab635a411c57f16820e44a83bfe259"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259">pga_min</a> () const =0</td></tr>
<tr class="memdesc:afcab635a411c57f16820e44a83bfe259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return minimum legal PGA gain in dB.  <a href="#afcab635a411c57f16820e44a83bfe259">More...</a><br /></td></tr>
<tr class="separator:afcab635a411c57f16820e44a83bfe259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a0027c59862dcc2d4da73d50b6a598"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae6a0027c59862dcc2d4da73d50b6a598">pga_max</a> () const =0</td></tr>
<tr class="memdesc:ae6a0027c59862dcc2d4da73d50b6a598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return maximum legal PGA gain in dB.  <a href="#ae6a0027c59862dcc2d4da73d50b6a598">More...</a><br /></td></tr>
<tr class="separator:ae6a0027c59862dcc2d4da73d50b6a598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67abb570f10f1216c001f2409fe3331"><td class="memItemLeft" align="right" valign="top">virtual double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331">pga_db_per_step</a> () const =0</td></tr>
<tr class="memdesc:ae67abb570f10f1216c001f2409fe3331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return hardware step size of PGA (linear in dB).  <a href="#ae67abb570f10f1216c001f2409fe3331">More...</a><br /></td></tr>
<tr class="separator:ae67abb570f10f1216c001f2409fe3331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac540c04b719f1ce30426ecb2214107ef"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac540c04b719f1ce30426ecb2214107ef">_write_oe</a> (int which_side, int value, int mask)=0</td></tr>
<tr class="memdesc:ac540c04b719f1ce30426ecb2214107ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write direction register (output enables) for pins that go to daughterboard.  <a href="#ac540c04b719f1ce30426ecb2214107ef">More...</a><br /></td></tr>
<tr class="separator:ac540c04b719f1ce30426ecb2214107ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aca6cca672ac2deedf14fb2c04ab0e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a75aca6cca672ac2deedf14fb2c04ab0e">write_io</a> (int which_side, int value, int mask)=0</td></tr>
<tr class="memdesc:a75aca6cca672ac2deedf14fb2c04ab0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard i/o pin value.  <a href="#a75aca6cca672ac2deedf14fb2c04ab0e">More...</a><br /></td></tr>
<tr class="separator:a75aca6cca672ac2deedf14fb2c04ab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad443caee9815e7c69a8b39a29cf8846a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad443caee9815e7c69a8b39a29cf8846a">read_io</a> (int which_side, int *value)=0</td></tr>
<tr class="memdesc:ad443caee9815e7c69a8b39a29cf8846a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#ad443caee9815e7c69a8b39a29cf8846a">More...</a><br /></td></tr>
<tr class="separator:ad443caee9815e7c69a8b39a29cf8846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166feedb83f6425d3bbbbf65f29bf42c"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a166feedb83f6425d3bbbbf65f29bf42c">read_io</a> (int which_side)=0</td></tr>
<tr class="memdesc:a166feedb83f6425d3bbbbf65f29bf42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read daughterboard i/o pin value.  <a href="#a166feedb83f6425d3bbbbf65f29bf42c">More...</a><br /></td></tr>
<tr class="separator:a166feedb83f6425d3bbbbf65f29bf42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a4f8800742b6b06ec6f1908a448fc8"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a80a4f8800742b6b06ec6f1908a448fc8">write_refclk</a> (int which_side, int value)=0</td></tr>
<tr class="memdesc:a80a4f8800742b6b06ec6f1908a448fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write daughterboard refclk config register.  <a href="#a80a4f8800742b6b06ec6f1908a448fc8">More...</a><br /></td></tr>
<tr class="separator:a80a4f8800742b6b06ec6f1908a448fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49074783b3757b6af17ddf8e8f56be6c"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a49074783b3757b6af17ddf8e8f56be6c">write_atr_mask</a> (int which_side, int value)=0</td></tr>
<tr class="separator:a49074783b3757b6af17ddf8e8f56be6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504bf45d241c56ddf00ee07fc946207e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a504bf45d241c56ddf00ee07fc946207e">write_atr_txval</a> (int which_side, int value)=0</td></tr>
<tr class="separator:a504bf45d241c56ddf00ee07fc946207e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5466590dd7ec5646fefbb82d92ad899"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae5466590dd7ec5646fefbb82d92ad899">write_atr_rxval</a> (int which_side, int value)=0</td></tr>
<tr class="separator:ae5466590dd7ec5646fefbb82d92ad899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332790fa84b6b64f82de8983b45b611a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a332790fa84b6b64f82de8983b45b611a">write_aux_dac</a> (int which_side, int which_dac, int value)=0</td></tr>
<tr class="memdesc:a332790fa84b6b64f82de8983b45b611a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write auxiliary digital to analog converter.  <a href="#a332790fa84b6b64f82de8983b45b611a">More...</a><br /></td></tr>
<tr class="separator:a332790fa84b6b64f82de8983b45b611a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e90fb51366e9d6a8f2c844dbca2798a"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a7e90fb51366e9d6a8f2c844dbca2798a">read_aux_adc</a> (int which_side, int which_adc, int *value)=0</td></tr>
<tr class="memdesc:a7e90fb51366e9d6a8f2c844dbca2798a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a7e90fb51366e9d6a8f2c844dbca2798a">More...</a><br /></td></tr>
<tr class="separator:a7e90fb51366e9d6a8f2c844dbca2798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b3158fe7448c951ad78bb54a06f5c5"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab8b3158fe7448c951ad78bb54a06f5c5">read_aux_adc</a> (int which_side, int which_adc)=0</td></tr>
<tr class="memdesc:ab8b3158fe7448c951ad78bb54a06f5c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#ab8b3158fe7448c951ad78bb54a06f5c5">More...</a><br /></td></tr>
<tr class="separator:ab8b3158fe7448c951ad78bb54a06f5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f769dc9ea28d701fa2f7da2be82325d"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a1f769dc9ea28d701fa2f7da2be82325d">block_size</a> () const =0</td></tr>
<tr class="memdesc:a1f769dc9ea28d701fa2f7da2be82325d"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns current fusb block size  <a href="#a1f769dc9ea28d701fa2f7da2be82325d">More...</a><br /></td></tr>
<tr class="separator:a1f769dc9ea28d701fa2f7da2be82325d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551a0912d265427e595ba826858cf3d0"><td class="memItemLeft" align="right" valign="top">virtual long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a551a0912d265427e595ba826858cf3d0">converter_rate</a> () const =0</td></tr>
<tr class="memdesc:a551a0912d265427e595ba826858cf3d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns A/D or D/A converter rate in Hz  <a href="#a551a0912d265427e595ba826858cf3d0">More...</a><br /></td></tr>
<tr class="separator:a551a0912d265427e595ba826858cf3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585f9c7df7084a6acb29bd6d7950892"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4585f9c7df7084a6acb29bd6d7950892">_set_led</a> (int which_led, bool on)</td></tr>
<tr class="separator:a4585f9c7df7084a6acb29bd6d7950892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5bdb9be69f27eb3a0530cba9536d0f4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg</a> (int regno, int value)</td></tr>
<tr class="memdesc:ac5bdb9be69f27eb3a0530cba9536d0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write FPGA register.  <a href="#ac5bdb9be69f27eb3a0530cba9536d0f4">More...</a><br /></td></tr>
<tr class="separator:ac5bdb9be69f27eb3a0530cba9536d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa26bd8164bd5782adf7fbe00b3d411"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4fa26bd8164bd5782adf7fbe00b3d411">_read_fpga_reg</a> (int regno, int *value)</td></tr>
<tr class="memdesc:a4fa26bd8164bd5782adf7fbe00b3d411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FPGA register.  <a href="#a4fa26bd8164bd5782adf7fbe00b3d411">More...</a><br /></td></tr>
<tr class="separator:a4fa26bd8164bd5782adf7fbe00b3d411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1f167a1c96dd0ed4589afc6c9fad6c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#abf1f167a1c96dd0ed4589afc6c9fad6c">_read_fpga_reg</a> (int regno)</td></tr>
<tr class="memdesc:abf1f167a1c96dd0ed4589afc6c9fad6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read FPGA register.  <a href="#abf1f167a1c96dd0ed4589afc6c9fad6c">More...</a><br /></td></tr>
<tr class="separator:abf1f167a1c96dd0ed4589afc6c9fad6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c200dc2d39d68d7a77e92859c5228a0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked</a> (int regno, int value, int mask)</td></tr>
<tr class="memdesc:a0c200dc2d39d68d7a77e92859c5228a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write FPGA register with mask.  <a href="#a0c200dc2d39d68d7a77e92859c5228a0">More...</a><br /></td></tr>
<tr class="separator:a0c200dc2d39d68d7a77e92859c5228a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a25444c83f59f7517d0ff687d2ff053"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862</a> (int which_codec, int regno, unsigned char value)</td></tr>
<tr class="memdesc:a8a25444c83f59f7517d0ff687d2ff053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write AD9862 register.  <a href="#a8a25444c83f59f7517d0ff687d2ff053">More...</a><br /></td></tr>
<tr class="separator:a8a25444c83f59f7517d0ff687d2ff053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3814dc28edce07e3b5cb48bb3ebdf244"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862</a> (int which_codec, int regno, unsigned char *value) const </td></tr>
<tr class="memdesc:a3814dc28edce07e3b5cb48bb3ebdf244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read AD9862 register.  <a href="#a3814dc28edce07e3b5cb48bb3ebdf244">More...</a><br /></td></tr>
<tr class="separator:a3814dc28edce07e3b5cb48bb3ebdf244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28278c9ff7a33b3a151c561ab037b9f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ad28278c9ff7a33b3a151c561ab037b9f">_read_9862</a> (int which_codec, int regno) const </td></tr>
<tr class="memdesc:ad28278c9ff7a33b3a151c561ab037b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read AD9862 register.  <a href="#ad28278c9ff7a33b3a151c561ab037b9f">More...</a><br /></td></tr>
<tr class="separator:ad28278c9ff7a33b3a151c561ab037b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf100fafc406ef75faafcf3e38df7849"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aaf100fafc406ef75faafcf3e38df7849">_write_spi</a> (int optional_header, int enables, int format, std::string buf)</td></tr>
<tr class="memdesc:aaf100fafc406ef75faafcf3e38df7849"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to SPI bus peripheral.  <a href="#aaf100fafc406ef75faafcf3e38df7849">More...</a><br /></td></tr>
<tr class="separator:aaf100fafc406ef75faafcf3e38df7849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b54622fec87c2ed9c7808078931371f"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a9b54622fec87c2ed9c7808078931371f">_read_spi</a> (int optional_header, int enables, int format, int len)</td></tr>
<tr class="separator:a9b54622fec87c2ed9c7808078931371f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4291ecf3cc0870baaa12644143182db4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4291ecf3cc0870baaa12644143182db4">start</a> ()</td></tr>
<tr class="memdesc:a4291ecf3cc0870baaa12644143182db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start data transfers. Called in base class to derived class order.  <a href="#a4291ecf3cc0870baaa12644143182db4">More...</a><br /></td></tr>
<tr class="separator:a4291ecf3cc0870baaa12644143182db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69292bbc3b47b5ca85d4c0404dc4a58a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a69292bbc3b47b5ca85d4c0404dc4a58a">stop</a> ()</td></tr>
<tr class="memdesc:a69292bbc3b47b5ca85d4c0404dc4a58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop data transfers. Called in base class to derived class order.  <a href="#a69292bbc3b47b5ca85d4c0404dc4a58a">More...</a><br /></td></tr>
<tr class="separator:a69292bbc3b47b5ca85d4c0404dc4a58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a364d3e56a0749a90cc5de2ac378e6863"><td class="memItemLeft" align="right" valign="top">static const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a> = -99999</td></tr>
<tr class="memdesc:a364d3e56a0749a90cc5de2ac378e6863"><td class="mdescLeft">&#160;</td><td class="mdescRight">magic value used on alternate register read interfaces  <a href="#a364d3e56a0749a90cc5de2ac378e6863">More...</a><br /></td></tr>
<tr class="separator:a364d3e56a0749a90cc5de2ac378e6863"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:afaae41796f1468062d4ad237322baf9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#afaae41796f1468062d4ad237322baf9e">shutdown_daughterboards</a> ()</td></tr>
<tr class="separator:afaae41796f1468062d4ad237322baf9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4d1ef184ad622c7f84a6f940614b9b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a9d4d1ef184ad622c7f84a6f940614b9b">init_db</a> (<a class="el" href="db__base_8h.html#a4847231f7e2f85d0a0f4a5ed78b25ee7">usrp_basic_sptr</a> u)</td></tr>
<tr class="separator:a9d4d1ef184ad622c7f84a6f940614b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72f072eb9220e798019b60b3fe48af6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ac72f072eb9220e798019b60b3fe48af6">usrp_basic</a> (int which_board, <a class="el" href="libusb__types_8h.html#a7d5bb463830eeed919dfb59dc54eeb2b">libusb_device_handle</a> *open_interface(<a class="el" href="libusb__types_8h.html#a6a41e56fed0168fbd7abd9359c805bf1">libusb_device</a> *dev), const std::string fpga_filename=&quot;&quot;, const std::string firmware_filename=&quot;&quot;)</td></tr>
<tr class="separator:ac72f072eb9220e798019b60b3fe48af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77535750946e7d8443a76941a9611cae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a77535750946e7d8443a76941a9611cae">set_usb_data_rate</a> (int <a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate</a>)</td></tr>
<tr class="memdesc:a77535750946e7d8443a76941a9611cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">advise <a class="el" href="classusrp__basic.html" title="abstract base class for usrp operations ">usrp_basic</a> of usb data rate (bytes/sec)  <a href="#a77535750946e7d8443a76941a9611cae">More...</a><br /></td></tr>
<tr class="separator:a77535750946e7d8443a76941a9611cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8870a35e0bdc63ee6655b5264a6d142"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ab8870a35e0bdc63ee6655b5264a6d142">_write_aux_dac</a> (int slot, int which_dac, int value)</td></tr>
<tr class="memdesc:ab8870a35e0bdc63ee6655b5264a6d142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write auxiliary digital to analog converter.  <a href="#ab8870a35e0bdc63ee6655b5264a6d142">More...</a><br /></td></tr>
<tr class="separator:ab8870a35e0bdc63ee6655b5264a6d142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f92d2e9630ec614eedc61858756cce1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc</a> (int slot, int which_adc, int *value)</td></tr>
<tr class="memdesc:a8f92d2e9630ec614eedc61858756cce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a8f92d2e9630ec614eedc61858756cce1">More...</a><br /></td></tr>
<tr class="separator:a8f92d2e9630ec614eedc61858756cce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aadef5c105459794b22a135730e7480"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a2aadef5c105459794b22a135730e7480">_read_aux_adc</a> (int slot, int which_adc)</td></tr>
<tr class="memdesc:a2aadef5c105459794b22a135730e7480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read auxiliary analog to digital converter.  <a href="#a2aadef5c105459794b22a135730e7480">More...</a><br /></td></tr>
<tr class="separator:a2aadef5c105459794b22a135730e7480"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:aad5f6f17a9fde484c67e7dbdd0491f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="libusb__types_8h.html#a7d5bb463830eeed919dfb59dc54eeb2b">libusb_device_handle</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a></td></tr>
<tr class="separator:aad5f6f17a9fde484c67e7dbdd0491f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747a3cfca6d00b8d2960b4692ae36bc2"><td class="memItemLeft" align="right" valign="top">struct libusb_context *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a747a3cfca6d00b8d2960b4692ae36bc2">d_ctx</a></td></tr>
<tr class="separator:a747a3cfca6d00b8d2960b4692ae36bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5297f0010c8f39cfe4fff838b113a4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a4e5297f0010c8f39cfe4fff838b113a4">d_usb_data_rate</a></td></tr>
<tr class="separator:a4e5297f0010c8f39cfe4fff838b113a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6b6839b9ba385d93684c3497c3fb16"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a1d6b6839b9ba385d93684c3497c3fb16">d_bytes_per_poll</a></td></tr>
<tr class="separator:a1d6b6839b9ba385d93684c3497c3fb16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0fecbe64f35fef20293c27dc33a0b0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a6d0fecbe64f35fef20293c27dc33a0b0">d_verbose</a></td></tr>
<tr class="separator:a6d0fecbe64f35fef20293c27dc33a0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa81d2ee842dd6eef04c422276f52d1d"><td class="memItemLeft" align="right" valign="top">long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#afa81d2ee842dd6eef04c422276f52d1d">d_fpga_master_clock_freq</a></td></tr>
<tr class="separator:afa81d2ee842dd6eef04c422276f52d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d08c8bcdd0ed116e76ffa5449004f2"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a> [<a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a>]</td></tr>
<tr class="separator:af3d08c8bcdd0ed116e76ffa5449004f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686ea66e3f43c9ab6df60bd80f41ac3b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#a686ea66e3f43c9ab6df60bd80f41ac3b">d_dbid</a> [2]</td></tr>
<tr class="separator:a686ea66e3f43c9ab6df60bd80f41ac3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45df525ed16ee0c885a4972ac7908b4"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a></td></tr>
<tr class="separator:aa45df525ed16ee0c885a4972ac7908b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:ae9277f41b745b1c96c422804fafd058a"><td class="memItemLeft" align="right" valign="top">static const int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a> = 128</td></tr>
<tr class="separator:ae9277f41b745b1c96c422804fafd058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>abstract base class for usrp operations </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ac72f072eb9220e798019b60b3fe48af6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">usrp_basic::usrp_basic </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_board</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="libusb__types_8h.html#a7d5bb463830eeed919dfb59dc54eeb2b">libusb_device_handle</a> *&#160;</td>
          <td class="paramname"><em>open_interface</em>libusb_device *dev, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>fpga_filename</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>firmware_filename</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#a747a3cfca6d00b8d2960b4692ae36bc2">d_ctx</a>, <a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, <a class="el" href="usrp__prims_8h.html#a4ffbe7a8f1f34c079f4e48dd63d5332b">usrp_9862_write_many_all()</a>, <a class="el" href="usrp__prims_8h.html#a91bc9c618e75323cfb96673a135269a9">usrp_find_device()</a>, <a class="el" href="usrp__prims_8h.html#a8928959b2e2d3ab52d7b6ad115baaff3">usrp_hw_rev()</a>, <a class="el" href="usrp__prims_8h.html#afad83bab2ee742d3f69298e4b4ff87e0">usrp_load_standard_bits()</a>, <a class="el" href="usrp__prims_8h.html#a7db6e7c1e881f53aca6f36d07c340d12">usrp_one_time_init()</a>, and <a class="el" href="usrp__prims_8h.html#a3f3e8476e3c78ba61820edde38477ac6">usrp_usrp_p()</a>.</p>

</div>
</div>
<a class="anchor" id="a01313a5f1c8e0eea1a1ff26388e25f78"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">usrp_basic::~usrp_basic </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#a747a3cfca6d00b8d2960b4692ae36bc2">d_ctx</a>, <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, <a class="el" href="usrp__prims_8h.html#a5b0fcfee6e1328858c7927d386d0c92a">usrp_close_interface()</a>, and <a class="el" href="usrp__prims_8h.html#a7c4d28881ccd609e2dc48e76aaacf26f">usrp_deinit()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a09ce78134eea035e42464123356096e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_common_write_oe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write direction register(output enables) for pins that go to daughterboard. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which size </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register </td></tr>
    <tr><td class="paramname">mask</td><td>which bits of value to write into reg</td></tr>
  </table>
  </dd>
</dl>
<p>Each d'board has 16-bits of general purpose i/o. Setting the bit makes it an output from the FPGA to the d'board.</p>
<p>This register is initialized based on a value stored in the d'board EEPROM. In general, you shouldn't be using this routine without a very good reason. Using this method incorrectly will kill your USRP motherboard and/or daughterboard. </p>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a83f39a101787d86a0850e72499286c00">usrp_basic_rx::_write_oe()</a>, <a class="el" href="classusrp__basic__tx.html#a0ecdfcb63c28d66b2f036156e33f20d8">usrp_basic_tx::_write_oe()</a>, <a class="el" href="classxcvr2450.html#ada5ef351be289341d53ff1d8b70c1d13">xcvr2450::set_gpio()</a>, and <a class="el" href="classxcvr2450.html#a6fdaa4251e0b78a74aa3a35abca4f020">xcvr2450::xcvr2450()</a>.</p>

</div>
</div>
<a class="anchor" id="a3814dc28edce07e3b5cb48bb3ebdf244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_read_9862 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_codec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read AD9862 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_codec</td><td>0 or 1 </td></tr>
    <tr><td class="paramname">regno</td><td>6-bit register number </td></tr>
    <tr><td class="paramname">value</td><td>8-bit value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#ab68e752026fa29aab0b24b31d440cbe3">usrp_9862_read()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#ad28278c9ff7a33b3a151c561ab037b9f">_read_9862()</a>, <a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga()</a>, <a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga()</a>, and <a class="el" href="classusrp__basic.html#a97fc801cbafa85040a3d39be03d27a62">set_adc_buffer_bypass()</a>.</p>

</div>
</div>
<a class="anchor" id="ad28278c9ff7a33b3a151c561ab037b9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::_read_9862 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_codec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read AD9862 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_codec</td><td>0 or 1 </td></tr>
    <tr><td class="paramname">regno</td><td>6-bit register number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>register value if successful, else READ_FAILED </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862()</a>, and <a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a>.</p>

</div>
</div>
<a class="anchor" id="a8f92d2e9630ec614eedc61858756cce1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_read_aux_adc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">slot</td><td>2-bit slot number. E.g., SLOT_TX_A </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
    <tr><td class="paramname">value</td><td>return 12-bit value [0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a0c6f8c0f7a46bc4fe82029657d6f9be6">usrp_read_aux_adc()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a2aadef5c105459794b22a135730e7480">_read_aux_adc()</a>, and <a class="el" href="classusrp__basic.html#a37bd03473a98cf3776f1988914c1a5ce">common_read_aux_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="a2aadef5c105459794b22a135730e7480"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::_read_aux_adc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">slot</td><td>2-bit slot number. E.g., SLOT_TX_A </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value in the range [0,4095] if successful, else READ_FAILED. </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc()</a>, and <a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a>.</p>

</div>
</div>
<a class="anchor" id="a4fa26bd8164bd5782adf7fbe00b3d411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_read_fpga_reg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read FPGA register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regno</td><td>7-bit register number </td></tr>
    <tr><td class="paramname">value</td><td>32-bit value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a7e80adc49e58e5acb7a69b0458ac7095">usrp_read_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#abf1f167a1c96dd0ed4589afc6c9fad6c">_read_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">common_read_io()</a>, and <a class="el" href="classusrp__standard__common.html#a084f39cd160734d41e6c1cb8f6513dd6">usrp_standard_common::usrp_standard_common()</a>.</p>

</div>
</div>
<a class="anchor" id="abf1f167a1c96dd0ed4589afc6c9fad6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::_read_fpga_reg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read FPGA register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regno</td><td>7-bit register number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>register value if successful, else READ_FAILED </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a4fa26bd8164bd5782adf7fbe00b3d411">_read_fpga_reg()</a>, and <a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a>.</p>

</div>
</div>
<a class="anchor" id="a9b54622fec87c2ed9c7808078931371f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string usrp_basic::_read_spi </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>optional_header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>enables</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a53e607aa5d7526e5da357ac2ee8d499b">usrp_spi_read()</a>.</p>

</div>
</div>
<a class="anchor" id="a4585f9c7df7084a6acb29bd6d7950892"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_set_led </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_led</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>on</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#ac856910e04aa0da0a7e1d946a268b7f2">usrp_set_led()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a25444c83f59f7517d0ff687d2ff053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_write_9862 </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_codec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write AD9862 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_codec</td><td>0 or 1 </td></tr>
    <tr><td class="paramname">regno</td><td>6-bit register number </td></tr>
    <tr><td class="paramname">value</td><td>8-bit value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, <a class="el" href="classusrp__basic.html#a6d0fecbe64f35fef20293c27dc33a0b0">d_verbose</a>, and <a class="el" href="usrp__prims_8h.html#a5038d35fe755b8a3863082371b64782e">usrp_9862_write()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga()</a>, <a class="el" href="classusrp__basic.html#a97fc801cbafa85040a3d39be03d27a62">set_adc_buffer_bypass()</a>, <a class="el" href="classusrp__basic.html#ab18f4a02c0efcac10f8e9406ca7a57a7">set_dac_offset()</a>, and <a class="el" href="classusrp__standard__tx.html#ae75deb35fef49d5e647b2141443d7106">usrp_standard_tx::set_tx_freq()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8870a35e0bdc63ee6655b5264a6d142"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_write_aux_dac </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write auxiliary digital to analog converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">slot</td><td>Which Tx or Rx slot to write. N.B., SLOT_TX_A and SLOT_RX_A share the same AUX DAC's. SLOT_TX_B and SLOT_RX_B share the same AUX DAC's. </td></tr>
    <tr><td class="paramname">which_dac</td><td>[0,3] RX slots must use only 0 and 1. TX slots must use only 2 and 3. </td></tr>
    <tr><td class="paramname">value</td><td>[0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a5047027d21b7c1ca49b0decb855282ce">usrp_write_aux_dac()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#ac7354a9c4f7e961cb1b541c970a8d009">common_write_aux_dac()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5bdb9be69f27eb3a0530cba9536d0f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_write_fpga_reg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write FPGA register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regno</td><td>7-bit register number </td></tr>
    <tr><td class="paramname">value</td><td>32-bit value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, <a class="el" href="classusrp__basic.html#a6d0fecbe64f35fef20293c27dc33a0b0">d_verbose</a>, <a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a>, and <a class="el" href="usrp__prims_8h.html#aaef8715cc33a0cd06fb53e76de13d1eb">usrp_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a09ce78134eea035e42464123356096e4">_common_write_oe()</a>, <a class="el" href="classusrp__basic.html#a0997e93568c71e5432c2445b1ebcc991">common_write_atr_mask()</a>, <a class="el" href="classusrp__basic.html#a89eda6a96bc7f4d2d634da793eccbc20">common_write_atr_rxval()</a>, <a class="el" href="classusrp__basic.html#a26e38a0f9f98390b712709812e3387af">common_write_atr_txval()</a>, <a class="el" href="classusrp__basic.html#acf3120592af4df79d38d253c98c633ae">common_write_io()</a>, <a class="el" href="classusrp__basic.html#ad673bc49b311e29ab01727c5933ea028">common_write_refclk()</a>, <a class="el" href="classusrp__standard__tx.html#a24a7b471679b8e2485bfff5cce7adb96">usrp_standard_tx::determine_tx_mux_value()</a>, <a class="el" href="classusrp__basic__rx.html#a9edf0c0a2aeab58f7f12483a02dd14ee">usrp_basic_rx::probe_rx_slots()</a>, <a class="el" href="classusrp__basic__tx.html#ac9e8934cb2136fd9c1f0bb2677991df0">usrp_basic_tx::probe_tx_slots()</a>, <a class="el" href="classusrp__basic.html#ad0e07c8d85aa220aaf150e27dd8b545f">set_adc_offset()</a>, <a class="el" href="classusrp__basic.html#af20cc324fca8d089226d5a6dfc3d3668">set_dc_offset_cl_enable()</a>, <a class="el" href="classusrp__standard__rx.html#a71a1352e5b799f798ea528a09f240b7d">usrp_standard_rx::set_ddc_phase()</a>, <a class="el" href="classusrp__standard__rx.html#af75a82a32f50117b4acfe518b0c31e89">usrp_standard_rx::set_decim_rate()</a>, <a class="el" href="classusrp__standard__rx.html#ad196898bb518333f3ce753905d3cfd0a">usrp_standard_rx::set_format()</a>, <a class="el" href="classusrp__standard__rx.html#aafcd5898e3cddfaacd0535a6a678aafd">usrp_standard_rx::set_fpga_mode()</a>, <a class="el" href="classusrp__basic__rx.html#aba133cd0d5c853a51beb96776e7030fc">usrp_basic_rx::set_fpga_rx_sample_rate_divisor()</a>, <a class="el" href="classusrp__basic__tx.html#a51d29f5416c2db61e74e1938aa22af72">usrp_basic_tx::set_fpga_tx_sample_rate_divisor()</a>, <a class="el" href="classusrp__standard__tx.html#a7b092ae2811927291ffc3491e4461282">usrp_standard_tx::set_interp_rate()</a>, <a class="el" href="classusrp__standard__rx.html#a4f3584afcc01962580cf420015d93cda">usrp_standard_rx::set_rx_freq()</a>, <a class="el" href="classusrp__basic.html#ac72f072eb9220e798019b60b3fe48af6">usrp_basic()</a>, <a class="el" href="classusrp__basic.html#ad9b95b1ca0e2616c1b3808892fdda1b0">write_atr_rx_delay()</a>, <a class="el" href="classusrp__basic.html#a70f4070830b0db3fd0c3addb97ce966e">write_atr_tx_delay()</a>, <a class="el" href="classusrp__standard__rx.html#a182048083827bf3e2efddb918677e51e">usrp_standard_rx::write_hw_mux_reg()</a>, and <a class="el" href="classusrp__standard__tx.html#abd05aee7bbd18ef62bcc8dc18a11a960">usrp_standard_tx::write_hw_mux_reg()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c200dc2d39d68d7a77e92859c5228a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_write_fpga_reg_masked </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regno</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write FPGA register with mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regno</td><td>7-bit register number </td></tr>
    <tr><td class="paramname">value</td><td>16-bit value </td></tr>
    <tr><td class="paramname">mask</td><td>16-bit value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if successful Only use this for registers who actually implement a mask in the verilog firmware, like FR_RX_MASTER_SLAVE </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a>, <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, <a class="el" href="classusrp__basic.html#a6d0fecbe64f35fef20293c27dc33a0b0">d_verbose</a>, <a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a>, and <a class="el" href="usrp__prims_8h.html#aaef8715cc33a0cd06fb53e76de13d1eb">usrp_write_fpga_reg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac540c04b719f1ce30426ecb2214107ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::_write_oe </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write direction register (output enables) for pins that go to daughterboard. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which size </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register </td></tr>
    <tr><td class="paramname">mask</td><td>which bits of value to write into reg</td></tr>
  </table>
  </dd>
</dl>
<p>Each d'board has 16-bits of general purpose i/o. Setting the bit makes it an output from the FPGA to the d'board.</p>
<p>This register is initialized based on a value stored in the d'board EEPROM. In general, you shouldn't be using this routine without a very good reason. Using this method incorrectly will kill your USRP motherboard and/or daughterboard. </p>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a0ecdfcb63c28d66b2f036156e33f20d8">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a83f39a101787d86a0850e72499286c00">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#a7a076785965c3252a663b762b4a25d73">db_base::_enable_refclk()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__bitshark__rx.html#a880c7e45bb15ba64d1dfa0d6b81c059d">db_bitshark_rx::db_bitshark_rx()</a>, <a class="el" href="classdb__dbs__rx.html#a790afd3aebe133fb356734446bd1abf0">db_dbs_rx::db_dbs_rx()</a>, <a class="el" href="classdb__wbxng__rx.html#a9778dac1e79a6c22ab1b1933a7fc9068">db_wbxng_rx::db_wbxng_rx()</a>, <a class="el" href="classdb__wbxng__tx.html#aff7a3717c7d8f7ac53889714a189610a">db_wbxng_tx::db_wbxng_tx()</a>, <a class="el" href="classflexrf__base.html#a2aef72cd74675f352110ea881321e74b">flexrf_base::flexrf_base()</a>, <a class="el" href="classflexrf__base__rx.html#ab5d4d0369f5799e982b83eb6299ea9e5">flexrf_base_rx::flexrf_base_rx()</a>, <a class="el" href="classflexrf__base__tx.html#ac71b0a3845470a03bc7dd72667cf23ea">flexrf_base_tx::flexrf_base_tx()</a>, and <a class="el" href="classwbxng__base.html#a5aff8f4f88f2aaaf00865f5776c16745">wbxng_base::wbxng_base()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf100fafc406ef75faafcf3e38df7849"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::_write_spi </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>optional_header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>enables</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data to SPI bus peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">optional_header</td><td>0,1 or 2 bytes to write before buf. </td></tr>
    <tr><td class="paramname">enables</td><td>bitmask of peripherals to write. See usrp_spi_defs.h </td></tr>
    <tr><td class="paramname">format</td><td>transaction format. See usrp_spi_defs.h SPI_FMT_* </td></tr>
    <tr><td class="paramname">buf</td><td>the data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful Writes are limited to a maximum of 64 bytes.</dd></dl>
<p>If <code>format</code> specifies that optional_header bytes are present, they are written to the peripheral immediately prior to writing <code>buf</code>. </p>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a19684ae63c0ce40110e347152742e898">usrp_spi_write()</a>.</p>

<p>Referenced by <a class="el" href="classflexrf__base.html#a4da803ee0702b047ecf6f10f3d87b62b">flexrf_base::_write_it()</a>, <a class="el" href="classwbxng__base.html#a8a8d421e91573350da1369977534301f">wbxng_base::_write_spi()</a>, and <a class="el" href="classxcvr2450.html#a0e66795ccbc6e66306f36f6a6b215f81">xcvr2450::send_reg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f769dc9ea28d701fa2f7da2be82325d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int usrp_basic::block_size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>returns current fusb block size </p>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a3d88f6bddfb24f2ad375b65b935ac6e9">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#ab42bca6a45be1e18e074b494905db7db">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, and <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>.</p>

</div>
</div>
<a class="anchor" id="ac25d56e74572309a87397f0fce1a102b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic::common_pga </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_amp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return programmable gain amplifier gain setting in dB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_amp</td><td>which amp [0,3] </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862()</a>, <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, <a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331">pga_db_per_step()</a>, <a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259">pga_min()</a>, <a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a>, <a class="el" href="ad9862_8h.html#a352d9229a931bb505d950a48814277d2">REG_RX_A</a>, <a class="el" href="ad9862_8h.html#a5c07b49353ec7cbd3e89c7c651bcf4b2">REG_RX_B</a>, and <a class="el" href="ad9862_8h.html#aee4e6ec7888ad313b8e17bb0ae0133d1">REG_TX_PGA</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a982d36d1f8d64a5bb2604cf04caa22d4">usrp_basic_rx::pga()</a>, and <a class="el" href="classusrp__basic__tx.html#aa7764a14b980820287ebe3d50a303fbd">usrp_basic_tx::pga()</a>.</p>

</div>
</div>
<a class="anchor" id="a06cfd0e5675618f773c5466bd235a369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic::common_pga_db_per_step </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return hardware step size of PGA(linear in dB). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga()</a>, <a class="el" href="classusrp__basic__rx.html#a7c570ad5c2cb879f1b9f2073117ecf51">usrp_basic_rx::pga_db_per_step()</a>, and <a class="el" href="classusrp__basic__tx.html#ac8f1b5ab8940fba58fe01d64727deb40">usrp_basic_tx::pga_db_per_step()</a>.</p>

</div>
</div>
<a class="anchor" id="a7dd5c384b9d2cd4e412939c3b7b7ac79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic::common_pga_max </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return maximum legal PGA gain in dB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga()</a>, <a class="el" href="classusrp__basic__rx.html#a2089bd929d76f28a620fc66726b525f4">usrp_basic_rx::pga_max()</a>, and <a class="el" href="classusrp__basic__tx.html#ac451445ef6cffdffb9e7817c3885f367">usrp_basic_tx::pga_max()</a>.</p>

</div>
</div>
<a class="anchor" id="a95453e5bb4d0ed4c05b1ea64c880170a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double usrp_basic::common_pga_min </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return minimum legal PGA gain in dB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a52f96a90c91ed6e74bfc6a91691a7fa2">common_set_pga()</a>, <a class="el" href="classusrp__basic__rx.html#a984a57196c26958e2927667ab3abe4cf">usrp_basic_rx::pga_min()</a>, and <a class="el" href="classusrp__basic__tx.html#a7cae37094ad8d1a0095fc058649829d0">usrp_basic_tx::pga_min()</a>.</p>

</div>
</div>
<a class="anchor" id="a37bd03473a98cf3776f1988914c1a5ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_read_aux_adc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
    <tr><td class="paramname">value</td><td>return 12-bit value [0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#acffe1b022ad3ba669ab2131896ebafbf">usrp_basic_rx::read_aux_adc()</a>, and <a class="el" href="classusrp__basic__tx.html#a237f04837e77f428551b6b66217f8d9b">usrp_basic_tx::read_aux_adc()</a>.</p>

</div>
</div>
<a class="anchor" id="ab84d66e92dc16fdc104fae9341f1e64f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::common_read_aux_adc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value in the range [0,4095] if successful, else READ_FAILED. </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc()</a>, <a class="el" href="ad9862_8h.html#a352d9229a931bb505d950a48814277d2">REG_RX_A</a>, <a class="el" href="ad9862_8h.html#a5c07b49353ec7cbd3e89c7c651bcf4b2">REG_RX_B</a>, <a class="el" href="ad9862_8h.html#a8b35b0c812c818a644f8966f21027422">REG_RX_DIGITAL</a>, <a class="el" href="ad9862_8h.html#aed50e1acd0eefbf22c5a79721978b5c4">REG_RX_IF</a>, <a class="el" href="ad9862_8h.html#a7839c897aec7022649f0ef0b7b6df147">REG_RX_MISC</a>, <a class="el" href="ad9862_8h.html#aa0fcba5d524230a122c57078342ad852">REG_RX_PWR_DN</a>, <a class="el" href="ad9862_8h.html#adbaadc89051d16191457762da66b50ad">RX_DIGITAL_2_CHAN</a>, <a class="el" href="ad9862_8h.html#aea120935b5150760d867ff07205f7d83">RX_IF_2S_COMP</a>, <a class="el" href="ad9862_8h.html#a86ec19d2fa84b41e91783de4206133da">RX_IF_USE_CLKOUT1</a>, <a class="el" href="ad9862_8h.html#a04badee77c413edc98c2791502645ad1">RX_MISC_CLK_DUTY</a>, and <a class="el" href="ad9862_8h.html#a348c82f7026c109f2bbd413fc8300b7e">RX_MISC_HS_DUTY_CYCLE</a>.</p>

</div>
</div>
<a class="anchor" id="af7e33b5762cd9c80a714806fa6fa2244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_read_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>output </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#a4fa26bd8164bd5782adf7fbe00b3d411">_read_fpga_reg()</a>, and <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a217f6865ef04d1111c2c1d3e7b4260f5">common_read_io()</a>, <a class="el" href="classusrp__basic__rx.html#a275d14df1506faa570fd5cc231a14ee9">usrp_basic_rx::read_io()</a>, and <a class="el" href="classusrp__basic__tx.html#ad5b21bcc2798026f5a1555e9ca4c899f">usrp_basic_tx::read_io()</a>.</p>

</div>
</div>
<a class="anchor" id="a217f6865ef04d1111c2c1d3e7b4260f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::common_read_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>register value if successful, else READ_FAILED </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#af7e33b5762cd9c80a714806fa6fa2244">common_read_io()</a>, and <a class="el" href="classusrp__basic.html#a364d3e56a0749a90cc5de2ac378e6863">READ_FAILED</a>.</p>

</div>
</div>
<a class="anchor" id="a52f96a90c91ed6e74bfc6a91691a7fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_set_pga </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_amp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>gain_in_db</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Programmable Gain Amplifier(PGA) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_amp</td><td>which amp [0,3] </td></tr>
    <tr><td class="paramname">gain_in_db</td><td>gain value(linear in dB)</td></tr>
  </table>
  </dd>
</dl>
<p>gain is rounded to closest setting supported by hardware.</p>
<dl class="section return"><dt>Returns</dt><dd>true iff sucessful.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259" title="Return minimum legal PGA gain in dB. ">pga_min()</a>, <a class="el" href="classusrp__basic.html#ae6a0027c59862dcc2d4da73d50b6a598" title="Return maximum legal PGA gain in dB. ">pga_max()</a>, <a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331" title="Return hardware step size of PGA (linear in dB). ">pga_db_per_step()</a> </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862()</a>, <a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862()</a>, <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a9228bc40e4bcfb1b7363f686515e1846">C_TX</a>, <a class="el" href="classusrp__basic.html#a06cfd0e5675618f773c5466bd235a369">common_pga_db_per_step()</a>, <a class="el" href="classusrp__basic.html#a7dd5c384b9d2cd4e412939c3b7b7ac79">common_pga_max()</a>, <a class="el" href="classusrp__basic.html#a95453e5bb4d0ed4c05b1ea64c880170a">common_pga_min()</a>, <a class="el" href="ad9862_8h.html#a352d9229a931bb505d950a48814277d2">REG_RX_A</a>, <a class="el" href="ad9862_8h.html#a5c07b49353ec7cbd3e89c7c651bcf4b2">REG_RX_B</a>, <a class="el" href="ad9862_8h.html#aee4e6ec7888ad313b8e17bb0ae0133d1">REG_TX_PGA</a>, and <a class="el" href="ad9862_8h.html#a70fa5d8ba37244a77fabdd30be2adc4d">RX_X_BYPASS_INPUT_BUFFER</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a85804ff6612a34c800a7181ea90de6b4">usrp_basic_rx::set_pga()</a>, and <a class="el" href="classusrp__basic__tx.html#a5d950d5f8a8969e17525cee918d9bd06">usrp_basic_tx::set_pga()</a>.</p>

</div>
</div>
<a class="anchor" id="a0997e93568c71e5432c2445b1ebcc991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_write_atr_mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Automatic Transmit/Receive switching. </p>
<pre></pre><pre>If automatic transmit/receive (ATR) switching is enabled in the
FR_ATR_CTL register, the presence or absence of data in the FPGA
transmit fifo selects between two sets of values for each of the 4
banks of daughterboard i/o pins.</pre><pre>Each daughterboard slot has 3 16-bit registers associated with it:
  FR_ATR_MASK_*, FR_ATR_TXVAL_* and FR_ATR_RXVAL_*</pre><pre>FR_ATR_MASK_{0,1,2,3}:</pre><pre>  These registers determine which of the daugherboard i/o pins are
  affected by ATR switching.  If a bit in the mask is set, the
  corresponding i/o bit is controlled by ATR, else it's output
  value comes from the normal i/o pin output register:
  FR_IO_{0,1,2,3}.</pre><pre>FR_ATR_TXVAL_{0,1,2,3}:
FR_ATR_RXVAL_{0,1,2,3}:</pre><pre>  If the Tx fifo contains data, then the bits from TXVAL that are
  selected by MASK are output.  Otherwise, the bits from RXVAL that
  are selected by MASK are output.
</pre> 
<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classxcvr2450.html#ada5ef351be289341d53ff1d8b70c1d13">xcvr2450::set_gpio()</a>, <a class="el" href="classusrp__basic__rx.html#a0974bedf9b0406709e83e839f40e2b36">usrp_basic_rx::write_atr_mask()</a>, <a class="el" href="classusrp__basic__tx.html#a8cfd094ce093e5d46fcad5531ee20570">usrp_basic_tx::write_atr_mask()</a>, and <a class="el" href="classxcvr2450.html#a6fdaa4251e0b78a74aa3a35abca4f020">xcvr2450::xcvr2450()</a>.</p>

</div>
</div>
<a class="anchor" id="a89eda6a96bc7f4d2d634da793eccbc20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_write_atr_rxval </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classxcvr2450.html#ada5ef351be289341d53ff1d8b70c1d13">xcvr2450::set_gpio()</a>, <a class="el" href="classxcvr2450.html#a8b1ed01aff5a323683b1fcb926c23ab9">xcvr2450::shutdown()</a>, <a class="el" href="classusrp__basic__rx.html#a7cb8b45ce6815d3ee3c97a064a63e9ee">usrp_basic_rx::write_atr_rxval()</a>, <a class="el" href="classusrp__basic__tx.html#a01b222b0ba0a365db87ab74731325d5b">usrp_basic_tx::write_atr_rxval()</a>, and <a class="el" href="classxcvr2450.html#a6fdaa4251e0b78a74aa3a35abca4f020">xcvr2450::xcvr2450()</a>.</p>

</div>
</div>
<a class="anchor" id="a26e38a0f9f98390b712709812e3387af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_write_atr_txval </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classxcvr2450.html#ada5ef351be289341d53ff1d8b70c1d13">xcvr2450::set_gpio()</a>, <a class="el" href="classxcvr2450.html#a8b1ed01aff5a323683b1fcb926c23ab9">xcvr2450::shutdown()</a>, <a class="el" href="classusrp__basic__rx.html#a914e9b61a4b1441dc955b1dc9cd17742">usrp_basic_rx::write_atr_txval()</a>, <a class="el" href="classusrp__basic__tx.html#af4c224f2e92a07ded29fc6dedba8c2d7">usrp_basic_tx::write_atr_txval()</a>, and <a class="el" href="classxcvr2450.html#a6fdaa4251e0b78a74aa3a35abca4f020">xcvr2450::xcvr2450()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7354a9c4f7e961cb1b541c970a8d009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_write_aux_dac </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write auxiliary digital to analog converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board N.B., SLOT_TX_A and SLOT_RX_A share the same AUX DAC's. SLOT_TX_B and SLOT_RX_B share the same AUX DAC's. </td></tr>
    <tr><td class="paramname">which_dac</td><td>[2,3] TX slots must use only 2 and 3. </td></tr>
    <tr><td class="paramname">value</td><td>[0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#ab8870a35e0bdc63ee6655b5264a6d142">_write_aux_dac()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#ae5cbeedfd6df52cdc4b13c87e2521b97">usrp_basic_rx::write_aux_dac()</a>, and <a class="el" href="classusrp__basic__tx.html#a2d3f6eda1859921bb7c0f26d2dd1163d">usrp_basic_tx::write_aux_dac()</a>.</p>

</div>
</div>
<a class="anchor" id="acf3120592af4df79d38d253c98c633ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_write_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register </td></tr>
    <tr><td class="paramname">mask</td><td>which bits of value to write into reg </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classxcvr2450.html#ada5ef351be289341d53ff1d8b70c1d13">xcvr2450::set_gpio()</a>, <a class="el" href="classflexrf__base__rx.html#afc203def2c43ea338fa00ae95401591c">flexrf_base_rx::shutdown()</a>, <a class="el" href="classusrp__basic__rx.html#a5ab1edec410f1d5399c187cb243905a5">usrp_basic_rx::write_io()</a>, <a class="el" href="classusrp__basic__tx.html#a19a1a1db062ac7d3d4625c95770353ff">usrp_basic_tx::write_io()</a>, and <a class="el" href="classxcvr2450.html#a6fdaa4251e0b78a74aa3a35abca4f020">xcvr2450::xcvr2450()</a>.</p>

</div>
</div>
<a class="anchor" id="ad673bc49b311e29ab01727c5933ea028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::common_write_refclk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71">txrx_t</a>&#160;</td>
          <td class="paramname"><em>txrx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write daughterboard refclk config register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txrx</td><td>Tx or Rx? </td></tr>
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register, see below</td></tr>
  </table>
  </dd>
</dl>
<pre>
Control whether a reference clock is sent to the daughterboards,
and what frequency.  The refclk is sent on d'board i/o pin 0.
<pre class="fragment">3                   2                   1                       
</pre>
  1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
 +--------------------------------------------&mdash;+-+---------&mdash;+
 |             Reserved (Must be zero)           |E|   DIVISOR  |
 +--------------------------------------------&mdash;+-+---------&mdash;+</pre><pre> Bit 7  &ndash; 1 turns on refclk, 0 allows IO use
 Bits 6:0 Divider value
</pre> 
<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#ac6c7387f1bf488ee22c79be22e3f48dd">usrp_basic_rx::write_refclk()</a>, and <a class="el" href="classusrp__basic__tx.html#a6076561547b3912ea535334e6e6d4c2f">usrp_basic_tx::write_refclk()</a>.</p>

</div>
</div>
<a class="anchor" id="a551a0912d265427e595ba826858cf3d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual long usrp_basic::converter_rate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>returns A/D or D/A converter rate in Hz </p>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a4eefc136417ea3a75a296c1b6dbbd470">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#afd14b376f2449cfb71865c9980ea2358">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#ace4aa6537246ecf948ec0ae35e1d6e48">usrp_basic_rx::adc_rate()</a>, and <a class="el" href="classusrp__basic__tx.html#a618be27f79f9ab769f33ead42c9283a7">usrp_basic_tx::dac_rate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d639e50633c165b23e0c4770b26bec2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int usrp_basic::daughterboard_id </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return daughterboard ID for given side [0,1]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which daughterboard</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>daughterboard id &gt;= 0 if successful </dd>
<dd>
-1 if no daugherboard </dd>
<dd>
-2 if invalid EEPROM on daughterboard </dd></dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#a6c70380b8abff2d051eece9d2b208408">db_base::dbid()</a>.</p>

</div>
</div>
<a class="anchor" id="a8eb1f58ca819437d7f43ad87574bd6da"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::vector&lt;<a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a>&gt; &gt; usrp_basic::db </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return a vector of vectors that contain shared pointers to the daughterboard instance(s) associated with the specified side.</p>
<p>It is an error to use the returned objects after the <a class="el" href="classusrp__basic.html" title="abstract base class for usrp operations ">usrp_basic</a> object has been destroyed. </p>

<p>References <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>, <a class="el" href="classusrp__basic.html#a61af504df443a9d846ecf909871f1481">is_valid()</a>, and <a class="el" href="classusrp__basic.html#a648de1479d7632b59bf2732f231ddbe0">selected_subdev()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__rx.html#a1b1d513ec9017203d3d2eede645093d5">usrp_standard_rx::determine_rx_mux_value()</a>, and <a class="el" href="classusrp__standard__tx.html#a386da4e76f7b2393563e48555c613a96">usrp_standard_tx::determine_tx_mux_value()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e3dfe1821b5aa2438a014fd7ca579f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> &gt; usrp_basic::db </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return a vector of size &gt;= 1 that contains shared pointers to the daughterboard instance(s) associated with the specified side.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which daughterboard</td></tr>
  </table>
  </dd>
</dl>
<p>It is an error to use the returned objects after the <a class="el" href="classusrp__basic.html" title="abstract base class for usrp operations ">usrp_basic</a> object has been destroyed. </p>

<p>References <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>.</p>

</div>
</div>
<a class="anchor" id="a244d4aa01bb6a054cd5bd0998ce2a09a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">long usrp_basic::fpga_master_clock_freq </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return frequency of master oscillator on USRP </p>

<p>References <a class="el" href="classusrp__basic.html#afa81d2ee842dd6eef04c422276f52d1d">d_fpga_master_clock_freq</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#a5f8f3e592b85cb3151b5d2c81802f6ed">db_base::_refclk_freq()</a>, <a class="el" href="classusrp__basic__rx.html#afd14b376f2449cfb71865c9980ea2358">usrp_basic_rx::converter_rate()</a>, <a class="el" href="classusrp__basic__tx.html#a4eefc136417ea3a75a296c1b6dbbd470">usrp_basic_tx::converter_rate()</a>, and <a class="el" href="classxcvr2450.html#ad2d195dab47cfee0437738bab86b5254">xcvr2450::set_freq()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d4d1ef184ad622c7f84a6f940614b9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic::init_db </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="db__base_8h.html#a4847231f7e2f85d0a0f4a5ed78b25ee7">usrp_basic_sptr</a>&#160;</td>
          <td class="paramname"><em>u</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>, <a class="el" href="classusrp__basic.html#a686ea66e3f43c9ab6df60bd80f41ac3b">d_dbid</a>, and <a class="el" href="db__boards_8cc.html#a907da1c1e1143e5c2fe68ec8e5704faa">instantiate_dbs()</a>.</p>

</div>
</div>
<a class="anchor" id="a61af504df443a9d846ecf909871f1481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::is_valid </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structusrp__subdev__spec.html">usrp_subdev_spec</a> &amp;&#160;</td>
          <td class="paramname"><em>ss</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>is the subdev_spec valid? </p>

<p>References <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>, <a class="el" href="structusrp__subdev__spec.html#aeff15f40736fb2af3e1eddb85a243252">usrp_subdev_spec::side</a>, and <a class="el" href="structusrp__subdev__spec.html#abb7b7dbdca4355d0957b2233a32119ef">usrp_subdev_spec::subdev</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a8eb1f58ca819437d7f43ad87574bd6da">db()</a>, <a class="el" href="classusrp__standard__rx.html#a1b1d513ec9017203d3d2eede645093d5">usrp_standard_rx::determine_rx_mux_value()</a>, <a class="el" href="classusrp__standard__tx.html#a386da4e76f7b2393563e48555c613a96">usrp_standard_tx::determine_tx_mux_value()</a>, and <a class="el" href="classusrp__basic.html#a648de1479d7632b59bf2732f231ddbe0">selected_subdev()</a>.</p>

</div>
</div>
<a class="anchor" id="a731389d216c7232020041f7cecd3d581"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double usrp_basic::pga </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_amp</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return programmable gain amplifier gain setting in dB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_amp</td><td>which amp [0,3] </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#aa7764a14b980820287ebe3d50a303fbd">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a982d36d1f8d64a5bb2604cf04caa22d4">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, and <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>.</p>

</div>
</div>
<a class="anchor" id="ae67abb570f10f1216c001f2409fe3331"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double usrp_basic::pga_db_per_step </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return hardware step size of PGA (linear in dB). </p>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#ac8f1b5ab8940fba58fe01d64727deb40">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a7c570ad5c2cb879f1b9f2073117ecf51">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__basic__tx.html#afbdf85ff00ab18986d630ce310dff016">db_basic_tx::gain_db_per_step()</a>, and <a class="el" href="classdb__basic__rx.html#a8adce7c51695647ff2554ba9026514b1">db_basic_rx::gain_db_per_step()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6a0027c59862dcc2d4da73d50b6a598"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double usrp_basic::pga_max </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return maximum legal PGA gain in dB. </p>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#ac451445ef6cffdffb9e7817c3885f367">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a2089bd929d76f28a620fc66726b525f4">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__basic__tx.html#ad3aa9e1b4736dd31461a1a68fb821fae">db_basic_tx::gain_max()</a>, <a class="el" href="classdb__basic__rx.html#aabf66f2516d95c5699efd2db993fe4d5">db_basic_rx::gain_max()</a>, <a class="el" href="classflexrf__base__tx.html#a8de317c574ceb426ba13d4f73a08c02d">flexrf_base_tx::gain_max()</a>, <a class="el" href="classdb__wbxng__rx.html#a3e14d62b70c3f8f88a7daa85d025e58b">db_wbxng_rx::gain_max()</a>, <a class="el" href="classdb__flexrf__2200__rx.html#aa17e8f9d37bdcbb33f9fc513b35966d1">db_flexrf_2200_rx::gain_max()</a>, <a class="el" href="classdb__flexrf__2400__rx.html#a25ea0c7495b1336a71e543e546b6cc43">db_flexrf_2400_rx::gain_max()</a>, <a class="el" href="classdb__flexrf__1200__rx.html#a692351f555baf66053f271e538c1010b">db_flexrf_1200_rx::gain_max()</a>, <a class="el" href="classdb__flexrf__1800__rx.html#a503d62ead7515cf182eca2553a081d12">db_flexrf_1800_rx::gain_max()</a>, <a class="el" href="classdb__flexrf__900__rx.html#a737fb111ef70ade8c4327cd4722caa98">db_flexrf_900_rx::gain_max()</a>, <a class="el" href="classdb__flexrf__400__rx.html#a6909930eca017abac077b14062a04c91">db_flexrf_400_rx::gain_max()</a>, <a class="el" href="classflexrf__base__tx.html#ac7ff81bcbc594530a22ad7862a263c56">flexrf_base_tx::gain_min()</a>, <a class="el" href="classdb__wbxng__rx.html#a595900e96c84910c1596197a3534cba4">db_wbxng_rx::set_gain()</a>, and <a class="el" href="classflexrf__base__rx.html#adf868f5dabdd1014824c731a5a2cd8ec">flexrf_base_rx::set_gain()</a>.</p>

</div>
</div>
<a class="anchor" id="afcab635a411c57f16820e44a83bfe259"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual double usrp_basic::pga_min </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return minimum legal PGA gain in dB. </p>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a7cae37094ad8d1a0095fc058649829d0">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a984a57196c26958e2927667ab3abe4cf">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__basic__tx.html#a7c0d95c9d9cc3df8b145dd26785f08f6">db_basic_tx::gain_min()</a>, <a class="el" href="classdb__basic__rx.html#ab5aa4b36e059b11f886b44f1f1f57610">db_basic_rx::gain_min()</a>, <a class="el" href="classdb__wbxng__rx.html#a2c116e2717bd6dc48506c8b6f14d84ac">db_wbxng_rx::gain_min()</a>, <a class="el" href="classdb__flexrf__2200__rx.html#aa82368c82cdce77b7decefb464432429">db_flexrf_2200_rx::gain_min()</a>, <a class="el" href="classdb__flexrf__2400__rx.html#a9cd2ffbf157af774e4194773a2e174fb">db_flexrf_2400_rx::gain_min()</a>, <a class="el" href="classdb__flexrf__1200__rx.html#a4bba16d730980863eaf8cb67a77b2d2a">db_flexrf_1200_rx::gain_min()</a>, <a class="el" href="classdb__flexrf__1800__rx.html#a6470ffeb8d829529ec44dc7d9292f52c">db_flexrf_1800_rx::gain_min()</a>, <a class="el" href="classdb__flexrf__900__rx.html#a30ad09367074b8d2c02fcd3a2cd12c65">db_flexrf_900_rx::gain_min()</a>, and <a class="el" href="classdb__flexrf__400__rx.html#a5878620b1b7a9daaad40bf222c3c324c">db_flexrf_400_rx::gain_min()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e90fb51366e9d6a8f2c844dbca2798a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::read_aux_adc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
    <tr><td class="paramname">value</td><td>return 12-bit value [0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a237f04837e77f428551b6b66217f8d9b">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#acffe1b022ad3ba669ab2131896ebafbf">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, and <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8b3158fe7448c951ad78bb54a06f5c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int usrp_basic::read_aux_adc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read auxiliary analog to digital converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">which_adc</td><td>[0,1] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value in the range [0,4095] if successful, else READ_FAILED. </dd></dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a1037a256b87c10e54e5650f80052cdc0">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#aedc2bc043ad6fed139274328a39a11be">usrp_basic_rx</a>.</p>

</div>
</div>
<a class="anchor" id="aefe7a2f10626831304091babff21dc0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string usrp_basic::read_eeprom </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i2c_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>eeprom_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read EEPROM on motherboard or any daughterboard. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c_addr</td><td>I2C bus address of EEPROM </td></tr>
    <tr><td class="paramname">eeprom_offset</td><td>byte offset in EEPROM to begin reading </td></tr>
    <tr><td class="paramname">len</td><td>number of bytes to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the data read if successful, else a zero length string. </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#afe37e9b1905cf7dc986c6c992d5f35a0">usrp_eeprom_read()</a>.</p>

</div>
</div>
<a class="anchor" id="ab284caa2e15464f62aa80ad1f540ecc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string usrp_basic::read_i2c </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i2c_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read from I2C peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c_addr</td><td>I2C bus address (7-bits) </td></tr>
    <tr><td class="paramname">len</td><td>number of bytes to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the data read if successful, else a zero length string. Reads are limited to a maximum of 64 bytes. </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a67b5af6739c0f41abeae074d2d9821cc">usrp_i2c_read()</a>.</p>

<p>Referenced by <a class="el" href="classdb__dbs__rx.html#a772ca7aea92c7223d4749ff6600f2d29">db_dbs_rx::shutdown()</a>.</p>

</div>
</div>
<a class="anchor" id="ad443caee9815e7c69a8b39a29cf8846a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::read_io </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>output </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#ad5b21bcc2798026f5a1555e9ca4c899f">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a275d14df1506faa570fd5cc231a14ee9">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classwbxng__base.html#a1bc680a65ad2272582c1764e1aff37dd">wbxng_base::_get_locked()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, and <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>.</p>

</div>
</div>
<a class="anchor" id="a166feedb83f6425d3bbbbf65f29bf42c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual int usrp_basic::read_io </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>register value if successful, else READ_FAILED </dd></dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a98999c00a4d121c09a234b23c63d8b42">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a67b0c263712cd5bd56f48e6bd8754bc6">usrp_basic_rx</a>.</p>

</div>
</div>
<a class="anchor" id="a648de1479d7632b59bf2732f231ddbe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a> usrp_basic::selected_subdev </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structusrp__subdev__spec.html">usrp_subdev_spec</a> &amp;&#160;</td>
          <td class="paramname"><em>ss</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>given a subdev_spec, return the corresponding daughterboard object. </p>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname">std::invalid_</td><td>argument if ss is invalid.</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ss</td><td>specifies the side and subdevice </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>, <a class="el" href="classusrp__basic.html#a61af504df443a9d846ecf909871f1481">is_valid()</a>, <a class="el" href="structusrp__subdev__spec.html#aeff15f40736fb2af3e1eddb85a243252">usrp_subdev_spec::side</a>, and <a class="el" href="structusrp__subdev__spec.html#abb7b7dbdca4355d0957b2233a32119ef">usrp_subdev_spec::subdev</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a8eb1f58ca819437d7f43ad87574bd6da">db()</a>.</p>

</div>
</div>
<a class="anchor" id="a70a71308412a67eaf825c13399faa078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string usrp_basic::serial_number </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>return the usrp's serial number. </p>
<dl class="section return"><dt>Returns</dt><dd>non-zero length string iff successful. </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#ae687fb1de69502d465285db77cfe3830">usrp_serial_number()</a>.</p>

</div>
</div>
<a class="anchor" id="a97fc801cbafa85040a3d39be03d27a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::set_adc_buffer_bypass </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bypass</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control ADC input buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_adc</td><td>which ADC[0,3] </td></tr>
    <tr><td class="paramname">bypass</td><td>if non-zero, bypass input buffer and connect input directly to switched cap SHA input of RxPGA. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862()</a>, <a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862()</a>, <a class="el" href="ad9862_8h.html#a352d9229a931bb505d950a48814277d2">REG_RX_A</a>, <a class="el" href="ad9862_8h.html#a5c07b49353ec7cbd3e89c7c651bcf4b2">REG_RX_B</a>, <a class="el" href="ad9862_8h.html#aa0fcba5d524230a122c57078342ad852">REG_RX_PWR_DN</a>, <a class="el" href="ad9862_8h.html#af2efb4effcf6cd63a1a0e1df8a9d9cd0">RX_PWR_DN_BUF_A</a>, <a class="el" href="ad9862_8h.html#a34fe55f02c3cf1592f6d36693ec88710">RX_PWR_DN_BUF_B</a>, and <a class="el" href="ad9862_8h.html#a70fa5d8ba37244a77fabdd30be2adc4d">RX_X_BYPASS_INPUT_BUFFER</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#a159a4f97c1c6ecc966b6822174e58735">db_base::bypass_adc_buffers()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0e07c8d85aa220aaf150e27dd8b545f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::set_adc_offset </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_adc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set ADC offset correction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_adc</td><td>which ADC[0,3]: 0 = RX_A I, 1 = RX_A Q... </td></tr>
    <tr><td class="paramname">offset</td><td>16-bit value to subtract from raw ADC input. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a9edf0c0a2aeab58f7f12483a02dd14ee">usrp_basic_rx::probe_rx_slots()</a>.</p>

</div>
</div>
<a class="anchor" id="ab18f4a02c0efcac10f8e9406ca7a57a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::set_dac_offset </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset_pin</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DAC offset correction. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_dac</td><td>which DAC[0,3]: 0 = TX_A I, 1 = TX_A Q... </td></tr>
    <tr><td class="paramname">offset</td><td>10-bit offset value (ambiguous format: See AD9862 datasheet). </td></tr>
    <tr><td class="paramname">offset_pin</td><td>1-bit value. If 0 offset applied to -ve differential pin; If 1 offset applied to +ve differential pin. </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862()</a>, <a class="el" href="ad9862_8h.html#ac236ff04655754a05ea0545d1d9e60a6">REG_TX_A_OFFSET_HI</a>, <a class="el" href="ad9862_8h.html#aa838959013a994bf938c13153dbef54c">REG_TX_A_OFFSET_LO</a>, <a class="el" href="ad9862_8h.html#a8552a8e3355c0a8eb0bd075f42725dc4">REG_TX_B_OFFSET_HI</a>, and <a class="el" href="ad9862_8h.html#ac5615da62a25b00ba3847d69d1a65d58">REG_TX_B_OFFSET_LO</a>.</p>

</div>
</div>
<a class="anchor" id="af20cc324fca8d089226d5a6dfc3d3668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::set_dc_offset_cl_enable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/disable automatic DC offset removal control loop in FPGA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bits</td><td>which control loops to enable </td></tr>
    <tr><td class="paramname">mask</td><td>which <code>bits</code> to pay attention to</td></tr>
  </table>
  </dd>
</dl>
<p>If the corresponding bit is set, enable the automatic DC offset correction control loop.</p>
<pre>
The 4 low bits are significant:</pre><pre>  ADC0 = (1 &lt;&lt; 0)
  ADC1 = (1 &lt;&lt; 1)
  ADC2 = (1 &lt;&lt; 2)
  ADC3 = (1 &lt;&lt; 3)
</pre><p>By default the control loop is enabled on all ADC's. </p>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, and <a class="el" href="classusrp__basic.html#af3d08c8bcdd0ed116e76ffa5449004f2">d_fpga_shadows</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#acbda9587edf161df5aa2c504e42096ff">usrp_basic_rx::usrp_basic_rx()</a>.</p>

</div>
</div>
<a class="anchor" id="a825640d1de15253b5bae18762a0e403e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic::set_fpga_master_clock_freq </td>
          <td>(</td>
          <td class="paramtype">long&#160;</td>
          <td class="paramname"><em>master_clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Tell API that the master oscillator on the USRP is operating at a non-standard fixed frequency. This is only needed for custom USRP hardware modified to operate at a different frequency from the default factory configuration. This function must be called prior to any other API function. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">master_clock</td><td>USRP2 FPGA master clock frequency in Hz (10..64 MHz) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="afdcf0497f2554589b36a57806e239a07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::set_pga </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_amp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>gain_in_db</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set Programmable Gain Amplifier (PGA) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_amp</td><td>which amp [0,3] </td></tr>
    <tr><td class="paramname">gain_in_db</td><td>gain value (linear in dB)</td></tr>
  </table>
  </dd>
</dl>
<p>gain is rounded to closest setting supported by hardware.</p>
<dl class="section return"><dt>Returns</dt><dd>true iff sucessful.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classusrp__basic.html#afcab635a411c57f16820e44a83bfe259" title="Return minimum legal PGA gain in dB. ">pga_min()</a>, <a class="el" href="classusrp__basic.html#ae6a0027c59862dcc2d4da73d50b6a598" title="Return maximum legal PGA gain in dB. ">pga_max()</a>, <a class="el" href="classusrp__basic.html#ae67abb570f10f1216c001f2409fe3331" title="Return hardware step size of PGA (linear in dB). ">pga_db_per_step()</a> </dd></dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a5d950d5f8a8969e17525cee918d9bd06">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a85804ff6612a34c800a7181ea90de6b4">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classwbxng__base.html#a98f8ea722f6146dca866306d68bb9fed">wbxng_base::_set_pga()</a>, <a class="el" href="classflexrf__base.html#a200870dd8643ad072067c7bdbdf5568d">flexrf_base::_set_pga()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__dtt754.html#aa6e9679476c6dd1d925df24506c42a7b">db_dtt754::set_bw()</a>, <a class="el" href="classdb__dtt768.html#aec00134aa18ddbe0f8b3fd8a3b950a9b">db_dtt768::set_bw()</a>, <a class="el" href="classdb__dbs__rx.html#a99fd704247a94997cc81b4c998feff64">db_dbs_rx::set_bw()</a>, <a class="el" href="classdb__basic__tx.html#a42ee65ad9d8092dc4134b9a1d46c6bf7">db_basic_tx::set_gain()</a>, <a class="el" href="classdb__basic__rx.html#a9f5e21b5284778d5d124a22da6e3cb1f">db_basic_rx::set_gain()</a>, <a class="el" href="classdb__bitshark__rx.html#a2d833936b1fd09b1278c46c02e64db5f">db_bitshark_rx::~db_bitshark_rx()</a>, and <a class="el" href="classdb__tv__rx.html#abe6bd97cdb36e7635933568b5453130a">db_tv_rx::~db_tv_rx()</a>.</p>

</div>
</div>
<a class="anchor" id="a77535750946e7d8443a76941a9611cae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic::set_usb_data_rate </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>usb_data_rate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>advise <a class="el" href="classusrp__basic.html" title="abstract base class for usrp operations ">usrp_basic</a> of usb data rate (bytes/sec) </p>
<p>N.B., this doesn't tweak any hardware. Derived classes should call this to inform us of the data rate whenever it's first set or if it changes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">usb_data_rate</td><td>bytes/sec </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="classusrp__basic.html#a1d6b6839b9ba385d93684c3497c3fb16">d_bytes_per_poll</a>, <a class="el" href="classusrp__basic.html#a4e5297f0010c8f39cfe4fff838b113a4">d_usb_data_rate</a>, and <a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate()</a>.</p>

<p>Referenced by <a class="el" href="classusrp__standard__rx.html#af75a82a32f50117b4acfe518b0c31e89">usrp_standard_rx::set_decim_rate()</a>, and <a class="el" href="classusrp__standard__tx.html#a7b092ae2811927291ffc3491e4461282">usrp_standard_tx::set_interp_rate()</a>.</p>

</div>
</div>
<a class="anchor" id="ae200e6eb7dbbaf81a3c1353a401f97d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic::set_verbose </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>on</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaae41796f1468062d4ad237322baf9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void usrp_basic::shutdown_daughterboards </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>References <a class="el" href="classusrp__basic.html#aa45df525ed16ee0c885a4972ac7908b4">d_db</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#ae50eef2481209ecaa7eb73bfd0cb513d">usrp_basic_rx::~usrp_basic_rx()</a>, and <a class="el" href="classusrp__basic__tx.html#a1742407fda891ebf3eea8f297310e455">usrp_basic_tx::~usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a4291ecf3cc0870baaa12644143182db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::start </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start data transfers. Called in base class to derived class order. </p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__rx.html#a6097b0d8b2cac9a67237368d1a81b7f4">usrp_basic_rx::start()</a>, and <a class="el" href="classusrp__basic__tx.html#a3d16b0d8e96d5124b6392bc44014124d">usrp_basic_tx::start()</a>.</p>

</div>
</div>
<a class="anchor" id="a69292bbc3b47b5ca85d4c0404dc4a58a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::stop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop data transfers. Called in base class to derived class order. </p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__rx.html#a094cb05d34da15711c6ca5c4b24defe9">usrp_basic_rx::stop()</a>, and <a class="el" href="classusrp__basic__tx.html#ab1c5851e72e29e86af914da5c7f62cf8">usrp_basic_tx::stop()</a>.</p>

</div>
</div>
<a class="anchor" id="a530c23ff633c630530ec491c368a755d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::usb_data_rate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>usb data rate in bytes/sec </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#a4e5297f0010c8f39cfe4fff838b113a4">d_usb_data_rate</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a77535750946e7d8443a76941a9611cae">set_usb_data_rate()</a>.</p>

</div>
</div>
<a class="anchor" id="a49074783b3757b6af17ddf8e8f56be6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::write_atr_mask </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a8cfd094ce093e5d46fcad5531ee20570">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a0974bedf9b0406709e83e839f40e2b36">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, and <a class="el" href="classdb__base.html#a13d2573892b4acea9fc0f6125aaee4f2">db_base::set_atr_mask()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9b95b1ca0e2616c1b3808892fdda1b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::write_atr_rx_delay </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock ticks to delay falling edge of T/R signal. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classusrp__basic.html#a49074783b3757b6af17ddf8e8f56be6c">write_atr_mask</a>, <a class="el" href="classusrp__basic.html#a504bf45d241c56ddf00ee07fc946207e">write_atr_txval</a>, <a class="el" href="classusrp__basic.html#ae5466590dd7ec5646fefbb82d92ad899">write_atr_rxval</a> </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, and <a class="el" href="usrp__basic_8h.html#a62f19b5a3751ce085242fa46f8761f71a29836aad5b486173ae3f31b3cb59f6b9">C_RX</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#aec8010d1f2412ffe33bb0f27ee6d8275">db_base::set_atr_rx_delay()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5466590dd7ec5646fefbb82d92ad899"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::write_atr_rxval </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a01b222b0ba0a365db87ab74731325d5b">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a7cb8b45ce6815d3ee3c97a064a63e9ee">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, and <a class="el" href="classdb__base.html#aa74f9ee4316672004876d1f2c81728ce">db_base::set_atr_rxval()</a>.</p>

</div>
</div>
<a class="anchor" id="a70f4070830b0db3fd0c3addb97ce966e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::write_atr_tx_delay </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock ticks to delay rising of T/R signal. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classusrp__basic.html#a49074783b3757b6af17ddf8e8f56be6c">write_atr_mask</a>, <a class="el" href="classusrp__basic.html#a504bf45d241c56ddf00ee07fc946207e">write_atr_txval</a>, <a class="el" href="classusrp__basic.html#ae5466590dd7ec5646fefbb82d92ad899">write_atr_rxval</a> </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#a01586c74a2cab95c3e12951402fab1a3">db_base::set_atr_tx_delay()</a>.</p>

</div>
</div>
<a class="anchor" id="a504bf45d241c56ddf00ee07fc946207e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::write_atr_txval </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#af4c224f2e92a07ded29fc6dedba8c2d7">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a914e9b61a4b1441dc955b1dc9cd17742">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, and <a class="el" href="classdb__base.html#a9722d03f078d1206539ad097c28a9562">db_base::set_atr_txval()</a>.</p>

</div>
</div>
<a class="anchor" id="a332790fa84b6b64f82de8983b45b611a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::write_aux_dac </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_dac</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write auxiliary digital to analog converter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board N.B., SLOT_TX_A and SLOT_RX_A share the same AUX DAC's. SLOT_TX_B and SLOT_RX_B share the same AUX DAC's. </td></tr>
    <tr><td class="paramname">which_dac</td><td>[2,3] TX slots must use only 2 and 3. </td></tr>
    <tr><td class="paramname">value</td><td>[0,4095] </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful </dd></dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a2d3f6eda1859921bb7c0f26d2dd1163d">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#ae5cbeedfd6df52cdc4b13c87e2521b97">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__dtt754.html#aa6e9679476c6dd1d925df24506c42a7b">db_dtt754::set_bw()</a>, <a class="el" href="classdb__dtt768.html#aec00134aa18ddbe0f8b3fd8a3b950a9b">db_dtt768::set_bw()</a>, <a class="el" href="classdb__dbs__rx.html#a99fd704247a94997cc81b4c998feff64">db_dbs_rx::set_bw()</a>, and <a class="el" href="classdb__tv__rx.html#abe6bd97cdb36e7635933568b5453130a">db_tv_rx::~db_tv_rx()</a>.</p>

</div>
</div>
<a class="anchor" id="a3900d37e951b83c938669f5fa0255866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::write_eeprom </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i2c_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>eeprom_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write EEPROM on motherboard or any daughterboard. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c_addr</td><td>I2C bus address of EEPROM </td></tr>
    <tr><td class="paramname">eeprom_offset</td><td>byte offset in EEPROM to begin writing </td></tr>
    <tr><td class="paramname">buf</td><td>the data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff sucessful </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a452984e181f220c9ed68f0f93d9831ee">usrp_eeprom_write()</a>.</p>

</div>
</div>
<a class="anchor" id="a664e5aa3a3fb8a4c50b752906fcb79a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::write_i2c </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i2c_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string&#160;</td>
          <td class="paramname"><em>buf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to I2C peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i2c_addr</td><td>I2C bus address (7-bits) </td></tr>
    <tr><td class="paramname">buf</td><td>the data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff successful Writes are limited to a maximum of of 64 bytes. </dd></dl>

<p>References <a class="el" href="classusrp__basic.html#aad5f6f17a9fde484c67e7dbdd0491f74">d_udh</a>, and <a class="el" href="usrp__prims_8h.html#a9b367498154b59e4b03fd3d4677734cb">usrp_i2c_write()</a>.</p>

<p>Referenced by <a class="el" href="classdb__bitshark__rx.html#ae8b8f942df5c56d3ce7c9653c98ac701">db_bitshark_rx::set_bw()</a>, <a class="el" href="classdb__bitshark__rx.html#aed98afdec32fd066bd4ed833390c9cc9">db_bitshark_rx::set_clock_scheme()</a>, <a class="el" href="classdb__dtt768.html#a286c356823a4914045e89bfac81ab4ef">db_dtt768::set_freq()</a>, <a class="el" href="classdb__dtt754.html#a92258314599337578b552d457d816e30">db_dtt754::set_freq()</a>, <a class="el" href="classdb__bitshark__rx.html#aa1b71b8cecd0e4f72c16fe15e480d59c">db_bitshark_rx::set_freq()</a>, <a class="el" href="classdb__tv__rx.html#adcbac7d83d1f3a14d3e6ca653e71b2d6">db_tv_rx::set_freq()</a>, <a class="el" href="classdb__bitshark__rx.html#a2bffea86cc9c569523f4c2169bd2b918">db_bitshark_rx::set_gain()</a>, and <a class="el" href="classdb__dbs__rx.html#a772ca7aea92c7223d4749ff6600f2d29">db_dbs_rx::shutdown()</a>.</p>

</div>
</div>
<a class="anchor" id="a75aca6cca672ac2deedf14fb2c04ab0e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::write_io </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write daughterboard i/o pin value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register </td></tr>
    <tr><td class="paramname">mask</td><td>which bits of value to write into reg </td></tr>
  </table>
  </dd>
</dl>

<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a19a1a1db062ac7d3d4625c95770353ff">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#a5ab1edec410f1d5399c187cb243905a5">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classdb__wbxng__rx.html#a28ad8d2be4101e0c2616beda249a5acf">db_wbxng_rx::_set_attn()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>, <a class="el" href="classdb__wbxng__rx.html#a9778dac1e79a6c22ab1b1933a7fc9068">db_wbxng_rx::db_wbxng_rx()</a>, <a class="el" href="classdb__wbxng__tx.html#aff7a3717c7d8f7ac53889714a189610a">db_wbxng_tx::db_wbxng_tx()</a>, <a class="el" href="classflexrf__base__rx.html#ab5d4d0369f5799e982b83eb6299ea9e5">flexrf_base_rx::flexrf_base_rx()</a>, <a class="el" href="classflexrf__base__tx.html#ac71b0a3845470a03bc7dd72667cf23ea">flexrf_base_tx::flexrf_base_tx()</a>, <a class="el" href="classdb__wbxng__rx.html#aee4e97531ff30353c15444aa72c77948">db_wbxng_rx::select_rx_antenna()</a>, <a class="el" href="classflexrf__base__rx.html#a3c3c6dd1ca47bee08a251e6c19d7ead9">flexrf_base_rx::select_rx_antenna()</a>, <a class="el" href="classdb__wbxng__tx.html#a93f7d0d939d9e5e6ee3f03fa1d907e66">db_wbxng_tx::set_enable()</a>, <a class="el" href="classflexrf__base__tx.html#ab49f99f5f41b7066a8a06a34f5efbdd5">flexrf_base_tx::set_enable()</a>, <a class="el" href="classdb__wbxng__tx.html#ab4d1a667a20dbdc3699013e932e7bf1e">db_wbxng_tx::shutdown()</a>, <a class="el" href="classflexrf__base__tx.html#ae751608de601b11c0c067f4e0ce654bc">flexrf_base_tx::shutdown()</a>, and <a class="el" href="classdb__wbxng__rx.html#ab45fea965789fa0da8125ca2df198e46">db_wbxng_rx::shutdown()</a>.</p>

</div>
</div>
<a class="anchor" id="a80a4f8800742b6b06ec6f1908a448fc8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool usrp_basic::write_refclk </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>which_side</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write daughterboard refclk config register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">which_side</td><td>[0,1] which d'board </td></tr>
    <tr><td class="paramname">value</td><td>value to write into register, see below</td></tr>
  </table>
  </dd>
</dl>
<pre>
Control whether a reference clock is sent to the daughterboards,
and what frequency.  The refclk is sent on d'board i/o pin 0.
<pre class="fragment">3                   2                   1                       
</pre>
  1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
 +--------------------------------------------&mdash;+-+---------&mdash;+
 |             Reserved (Must be zero)           |E|   DIVISOR  |
 +--------------------------------------------&mdash;+-+---------&mdash;+</pre><pre> Bit 7  &ndash; 1 turns on refclk, 0 allows IO use
 Bits 6:0 Divider value
</pre> 
<p>Implemented in <a class="el" href="classusrp__basic__tx.html#a6076561547b3912ea535334e6e6d4c2f">usrp_basic_tx</a>, and <a class="el" href="classusrp__basic__rx.html#ac6c7387f1bf488ee22c79be22e3f48dd">usrp_basic_rx</a>.</p>

<p>Referenced by <a class="el" href="classdb__base.html#a7a076785965c3252a663b762b4a25d73">db_base::_enable_refclk()</a>, <a class="el" href="classusrp__basic__rx.html#a34128f4864ece7fafc011786c42b9994">usrp_basic_rx::daughterboard_id()</a>, and <a class="el" href="classusrp__basic__tx.html#a25ef6153080bcd83637c87df6ea1d478">usrp_basic_tx::daughterboard_id()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a1d6b6839b9ba385d93684c3497c3fb16"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::d_bytes_per_poll</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic__rx.html#ac339662f98db1292b636baf9f2db3d0a">usrp_basic_rx::read()</a>, <a class="el" href="classusrp__basic.html#a77535750946e7d8443a76941a9611cae">set_usb_data_rate()</a>, and <a class="el" href="classusrp__basic__tx.html#a0dd15899a23869336f455fa948b725af">usrp_basic_tx::write()</a>.</p>

</div>
</div>
<a class="anchor" id="a747a3cfca6d00b8d2960b4692ae36bc2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct libusb_context* usrp_basic::d_ctx</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#ac72f072eb9220e798019b60b3fe48af6">usrp_basic()</a>, <a class="el" href="classusrp__basic__rx.html#acbda9587edf161df5aa2c504e42096ff">usrp_basic_rx::usrp_basic_rx()</a>, <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx::usrp_basic_tx()</a>, and <a class="el" href="classusrp__basic.html#a01313a5f1c8e0eea1a1ff26388e25f78">~usrp_basic()</a>.</p>

</div>
</div>
<a class="anchor" id="aa45df525ed16ee0c885a4972ac7908b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; std::vector&lt;<a class="el" href="db__base_8h.html#a61ead10400f658a22128a321e14ae0ac">db_base_sptr</a>&gt; &gt; usrp_basic::d_db</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Shared pointers to subclasses of <a class="el" href="classdb__base.html" title="Abstract base class for all USRP daughterboards. ">db_base</a>.</p>
<p>The outer vector is of length 2 (0 = side A, 1 = side B). The inner vectors are of length 1, 2 or 3 depending on the number of subdevices implemented by the daugherboard. At this time, only the Basic Rx and LF Rx implement more than 1 subdevice. </p>

<p>Referenced by <a class="el" href="classusrp__basic.html#a9e3dfe1821b5aa2438a014fd7ca579f4">db()</a>, <a class="el" href="classusrp__basic.html#a9d4d1ef184ad622c7f84a6f940614b9b">init_db()</a>, <a class="el" href="classusrp__basic.html#a61af504df443a9d846ecf909871f1481">is_valid()</a>, <a class="el" href="classusrp__basic.html#a648de1479d7632b59bf2732f231ddbe0">selected_subdev()</a>, <a class="el" href="classusrp__basic.html#afaae41796f1468062d4ad237322baf9e">shutdown_daughterboards()</a>, and <a class="el" href="classusrp__basic.html#a01313a5f1c8e0eea1a1ff26388e25f78">~usrp_basic()</a>.</p>

</div>
</div>
<a class="anchor" id="a686ea66e3f43c9ab6df60bd80f41ac3b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::d_dbid[2]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#a9d4d1ef184ad622c7f84a6f940614b9b">init_db()</a>, <a class="el" href="classusrp__basic__rx.html#a9edf0c0a2aeab58f7f12483a02dd14ee">usrp_basic_rx::probe_rx_slots()</a>, and <a class="el" href="classusrp__basic__tx.html#ac9e8934cb2136fd9c1f0bb2677991df0">usrp_basic_tx::probe_tx_slots()</a>.</p>

</div>
</div>
<a class="anchor" id="afa81d2ee842dd6eef04c422276f52d1d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">long usrp_basic::d_fpga_master_clock_freq</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#a244d4aa01bb6a054cd5bd0998ce2a09a">fpga_master_clock_freq()</a>.</p>

</div>
</div>
<a class="anchor" id="af3d08c8bcdd0ed116e76ffa5449004f2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int usrp_basic::d_fpga_shadows[<a class="el" href="classusrp__basic.html#ae9277f41b745b1c96c422804fafd058a">MAX_REGS</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked()</a>, <a class="el" href="classusrp__standard__rx.html#a138542206516dba75c5c90af984dcf84">usrp_standard_rx::format()</a>, <a class="el" href="classusrp__basic.html#af20cc324fca8d089226d5a6dfc3d3668">set_dc_offset_cl_enable()</a>, and <a class="el" href="classusrp__basic.html#ac72f072eb9220e798019b60b3fe48af6">usrp_basic()</a>.</p>

</div>
</div>
<a class="anchor" id="aad5f6f17a9fde484c67e7dbdd0491f74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="libusb__types_8h.html#a7d5bb463830eeed919dfb59dc54eeb2b">libusb_device_handle</a>* usrp_basic::d_udh</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#a3814dc28edce07e3b5cb48bb3ebdf244">_read_9862()</a>, <a class="el" href="classusrp__basic.html#a8f92d2e9630ec614eedc61858756cce1">_read_aux_adc()</a>, <a class="el" href="classusrp__basic.html#a4fa26bd8164bd5782adf7fbe00b3d411">_read_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#a9b54622fec87c2ed9c7808078931371f">_read_spi()</a>, <a class="el" href="classusrp__basic.html#a4585f9c7df7084a6acb29bd6d7950892">_set_led()</a>, <a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862()</a>, <a class="el" href="classusrp__basic.html#ab8870a35e0bdc63ee6655b5264a6d142">_write_aux_dac()</a>, <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked()</a>, <a class="el" href="classusrp__basic.html#aaf100fafc406ef75faafcf3e38df7849">_write_spi()</a>, <a class="el" href="classusrp__basic__rx.html#a9edf0c0a2aeab58f7f12483a02dd14ee">usrp_basic_rx::probe_rx_slots()</a>, <a class="el" href="classusrp__basic__tx.html#ac9e8934cb2136fd9c1f0bb2677991df0">usrp_basic_tx::probe_tx_slots()</a>, <a class="el" href="classusrp__basic__rx.html#ac339662f98db1292b636baf9f2db3d0a">usrp_basic_rx::read()</a>, <a class="el" href="classusrp__basic.html#aefe7a2f10626831304091babff21dc0d">read_eeprom()</a>, <a class="el" href="classusrp__basic.html#ab284caa2e15464f62aa80ad1f540ecc5">read_i2c()</a>, <a class="el" href="classusrp__basic.html#a70a71308412a67eaf825c13399faa078">serial_number()</a>, <a class="el" href="classusrp__basic__rx.html#a14fa02bdeea1bc11d5611b879dae5405">usrp_basic_rx::set_rx_enable()</a>, <a class="el" href="classusrp__basic__tx.html#a13148a03a6d6df2be95679bc2bbea896">usrp_basic_tx::set_tx_enable()</a>, <a class="el" href="classusrp__basic.html#ac72f072eb9220e798019b60b3fe48af6">usrp_basic()</a>, <a class="el" href="classusrp__basic__rx.html#acbda9587edf161df5aa2c504e42096ff">usrp_basic_rx::usrp_basic_rx()</a>, <a class="el" href="classusrp__basic__tx.html#ab8bb942f1c956624553ac18b0a838bd6">usrp_basic_tx::usrp_basic_tx()</a>, <a class="el" href="classusrp__standard__tx.html#ab3ebe65a0203867b6c71edcf2d4ffb88">usrp_standard_tx::usrp_standard_tx()</a>, <a class="el" href="classusrp__basic__tx.html#a0dd15899a23869336f455fa948b725af">usrp_basic_tx::write()</a>, <a class="el" href="classusrp__basic.html#a3900d37e951b83c938669f5fa0255866">write_eeprom()</a>, <a class="el" href="classusrp__basic.html#a664e5aa3a3fb8a4c50b752906fcb79a0">write_i2c()</a>, <a class="el" href="classusrp__basic.html#a01313a5f1c8e0eea1a1ff26388e25f78">~usrp_basic()</a>, <a class="el" href="classusrp__basic__rx.html#ae50eef2481209ecaa7eb73bfd0cb513d">usrp_basic_rx::~usrp_basic_rx()</a>, and <a class="el" href="classusrp__basic__tx.html#a1742407fda891ebf3eea8f297310e455">usrp_basic_tx::~usrp_basic_tx()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e5297f0010c8f39cfe4fff838b113a4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int usrp_basic::d_usb_data_rate</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#a77535750946e7d8443a76941a9611cae">set_usb_data_rate()</a>, and <a class="el" href="classusrp__basic.html#a530c23ff633c630530ec491c368a755d">usb_data_rate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d0fecbe64f35fef20293c27dc33a0b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool usrp_basic::d_verbose</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#a8a25444c83f59f7517d0ff687d2ff053">_write_9862()</a>, <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked()</a>, <a class="el" href="classusrp__standard__tx.html#a24a7b471679b8e2485bfff5cce7adb96">usrp_standard_tx::determine_tx_mux_value()</a>, <a class="el" href="classusrp__standard__rx.html#a4f3584afcc01962580cf420015d93cda">usrp_standard_rx::set_rx_freq()</a>, and <a class="el" href="classusrp__standard__tx.html#ae75deb35fef49d5e647b2141443d7106">usrp_standard_tx::set_tx_freq()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9277f41b745b1c96c422804fafd058a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const int usrp_basic::MAX_REGS = 128</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="classusrp__basic.html#ac5bdb9be69f27eb3a0530cba9536d0f4">_write_fpga_reg()</a>, and <a class="el" href="classusrp__basic.html#a0c200dc2d39d68d7a77e92859c5228a0">_write_fpga_reg_masked()</a>.</p>

</div>
</div>
<a class="anchor" id="a364d3e56a0749a90cc5de2ac378e6863"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const int usrp_basic::READ_FAILED = -99999</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>magic value used on alternate register read interfaces </p>

<p>Referenced by <a class="el" href="classusrp__basic.html#ad28278c9ff7a33b3a151c561ab037b9f">_read_9862()</a>, <a class="el" href="classusrp__basic.html#a2aadef5c105459794b22a135730e7480">_read_aux_adc()</a>, <a class="el" href="classusrp__basic.html#abf1f167a1c96dd0ed4589afc6c9fad6c">_read_fpga_reg()</a>, <a class="el" href="classusrp__basic.html#ac25d56e74572309a87397f0fce1a102b">common_pga()</a>, and <a class="el" href="classusrp__basic.html#a217f6865ef04d1111c2c1d3e7b4260f5">common_read_io()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="usrp__basic_8h_source.html">usrp_basic.h</a></li>
<li><a class="el" href="usrp__basic_8cc.html">usrp_basic.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
