INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:07:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 buffer104/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            buffer108/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.824ns (13.633%)  route 5.220ns (86.367%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2287, unset)         0.508     0.508    buffer104/clk
                         FDRE                                         r  buffer104/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer104/dataReg_reg[3]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer104/control/Q[3]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.271 r  buffer104/control/Memory[0][3]_i_1__14/O
                         net (fo=11, unplaced)        0.751     2.022    buffer104/control/dataReg_reg[3]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.065 r  buffer104/control/Memory[0][4]_i_2__8/O
                         net (fo=4, unplaced)         0.358     2.423    buffer104/control/addi24_result[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.466 f  buffer104/control/Memory[2][0]_i_2__11/O
                         net (fo=43, unplaced)        0.323     2.789    init42/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.832 f  init42/control/Memory[2][0]_i_2__10/O
                         net (fo=25, unplaced)        0.309     3.141    buffer176/fifo/init42_outs
                         LUT6 (Prop_lut6_I0_O)        0.043     3.184 r  buffer176/fifo/transmitValue_i_3__51/O
                         net (fo=3, unplaced)         0.262     3.446    buffer176/fifo/Empty_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     3.489 r  buffer176/fifo/i__i_6__0/O
                         net (fo=1, unplaced)         0.705     4.194    buffer176/fifo/i__i_6__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.237 r  buffer176/fifo/i__i_4__0/O
                         net (fo=5, unplaced)         0.272     4.509    buffer119/control/join_inputs/Head[0]_i_2__2_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.552 f  buffer119/control/join_inputs//i___18/O
                         net (fo=5, unplaced)         0.272     4.824    buffer196/fifo/addi40_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.867 f  buffer196/fifo/join_inputs/Head[0]_i_2__2/O
                         net (fo=5, unplaced)         0.272     5.139    fork83/control/generateBlocks[2].regblock/buffer197_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     5.182 r  fork83/control/generateBlocks[2].regblock/transmitValue_i_2__15/O
                         net (fo=2, unplaced)         0.716     5.898    fork83/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     5.941 r  fork83/control/generateBlocks[3].regblock/transmitValue_i_3__8/O
                         net (fo=13, unplaced)        0.294     6.235    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     6.278 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__5/O
                         net (fo=5, unplaced)         0.274     6.552    buffer108/E[0]
                         FDRE                                         r  buffer108/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2287, unset)         0.483    14.683    buffer108/clk
                         FDRE                                         r  buffer108/dataReg_reg[0]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.455    buffer108/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  7.903    




