// Code your design here
module counter(clk,rest,count);
	parameter n=4;
	parameter k=16;
	input clk,rest;
	output reg[n-1:0]count;
	initial 
      begin
      count=0;
      end
	always@(posedge clk)
	if (!rest)
		count<=0;
  else if ((count<k-1))
		count=count+1;
  else if ((count==k-1))
		count=0;
		
endmodule
	
