// Seed: 3721408335
module module_0;
  always @(id_1 == 1'b0) begin
    disable id_2;
    id_2 = id_1 != id_1;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wor id_4,
    output tri id_5,
    input uwire id_6,
    output wand id_7,
    output tri0 id_8,
    output logic id_9,
    input wand id_10,
    output supply0 id_11,
    output tri0 id_12,
    output supply0 id_13,
    output supply1 id_14,
    input tri0 id_15,
    output wand id_16,
    output wire id_17,
    input logic id_18,
    input tri id_19,
    input supply0 id_20,
    output tri1 id_21
);
  always @(*) id_9 <= id_18;
  assign id_14 = 1;
  module_0();
endmodule
