
3
%s %s
*	simulator2
Vivado Simulator2
2012.4
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
š
Running: %s
333*	simulator2î
ë/opt/Xilinx/14.4/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab -v 0 -debug typical -s ./out.xsim -prj /tmp/xsim.prj.IFa5Na -sourcelibdir rtl -sourcelibdir /opt/Bluespec/Bluespec-2013.01.beta5/lib/Libraries -sourcelibdir /opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog -sourcelibext .v -d TOP=mkCRT_TB1 -L unisims_ver -t work_mkCRT_TB1.glbl -t work_mkCRT_TB1.main Z43-3449
P
.Multi-threading is on. Using %s slave threads
406*	simulator2
6Z43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
–
+Analyzing Verilog file "%s" into library %s165*xsimverific29
7/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/main.v2
work_mkCRT_TB1Z10-165
i
+Analyzing Verilog file "%s" into library %s165*xsimverific2
rtl/mkCRT_TB1.v2
	library 2Z10-165
@
      Resolving module %s1*xsimverific2
	mkCRT_TB1Z10-1
f
+Analyzing Verilog file "%s" into library %s165*xsimverific2
rtl/mkA4LS.v2
	library 2Z10-165
=
      Resolving module %s1*xsimverific2
mkA4LSZ10-1
o
+Analyzing Verilog file "%s" into library %s165*xsimverific2
rtl/mkCRTServToA4LM.v2
	library 2Z10-165
F
      Resolving module %s1*xsimverific2
mkCRTServToA4LMZ10-1
’
+Analyzing Verilog file "%s" into library %s165*xsimverific2:
8/opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/FIFO2.v2
	library 2Z10-165
<
      Resolving module %s1*xsimverific2
FIFO2Z10-1
–
+Analyzing Verilog file "%s" into library %s165*xsimverific2>
</opt/Bluespec/Bluespec-2013.01.beta5/lib/Verilog/SizedFIFO.v2
	library 2Z10-165
@
      Resolving module %s1*xsimverific2
	SizedFIFOZ10-1
Š
+Analyzing Verilog file "%s" into library %s165*xsimverific2-
+/home/shep/projects/hotline/rtl/mkCRT_TB1.v2
work_mkCRT_TB1Z10-165
–
,overwriting previous definition of module %s1195*xsimverific2
	mkCRT_TB12/
+/home/shep/projects/hotline/rtl/mkCRT_TB1.v2
318@Z10-1195

+Analyzing Verilog file "%s" into library %s165*xsimverific20
./opt/Xilinx/14.4/ISE_DS/ISE/verilog/src/glbl.v2
work_mkCRT_TB1Z10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
H
Compiling module %s405*	simulator2
work_mkCRT_TB1.glbl
Z43-3953
g
Compiling module %s405*	simulator25
3work_mkCRT_TB1.FIFO2(width=32'b0100011,guarded=...
Z43-3953
g
Compiling module %s405*	simulator25
3work_mkCRT_TB1.FIFO2(width=32'b0100100,guarded=...
Z43-3953
^
Compiling module %s405*	simulator2,
*work_mkCRT_TB1.mkA4LS(hasDebugLogic=1'b1)
Z43-3953
g
Compiling module %s405*	simulator25
3work_mkCRT_TB1.FIFO2(width=32'b0100010,guarded=...
Z43-3953
g
Compiling module %s405*	simulator25
3work_mkCRT_TB1.FIFO2(width=32'b010,guarded=32'b...
Z43-3953
g
Compiling module %s405*	simulator25
3work_mkCRT_TB1.FIFO2(width=32'b0100000,guarded=...
Z43-3953
g
Compiling module %s405*	simulator25
3work_mkCRT_TB1.SizedFIFO(p1width=32'b0100000,p2...
Z43-3953
S
Compiling module %s405*	simulator2!
work_mkCRT_TB1.mkCRTServToA4LM
Z43-3953
M
Compiling module %s405*	simulator2
work_mkCRT_TB1.mkCRT_TB1
Z43-3953
H
Compiling module %s405*	simulator2
work_mkCRT_TB1.main
Z43-3953
H
Built simulation snapshot %s
278*	simulator2

./out.xsimZ43-3394


End Record