-- Single Port RAM
u_ram_sp : entity work.ram_sp(rtl)
   generic map (
      G_DAT_N_COL  => C_DAT_N_COL,
      G_DAT_COL_W  => C_DAT_COL_W,
      G_DEPTH      => C_DEPTH    ,
      G_RD_LATENCY => C_RD_LATENCY,
      G_MEM_STYLE  => C_RAM_STYLE,
      G_RD_LATENCY => C_RD_LATENCY, 
      G_MEM_INIT   => C_MEM_INIT 
   )
   port map (
      i_en  => i_en ,
      i_we  => i_we ,
      i_adr => i_adr,
      i_dat => i_dat,
      o_dat => o_dat,

      i_clk  => i_clk
   );