   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f4xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	SystemCoreClock
  16              		.section	.data.SystemCoreClock,"aw",%progbits
  17              		.align	2
  20              	SystemCoreClock:
  21 0000 007A030A 		.word	168000000
  22              		.global	AHBPrescTable
  23              		.section	.data.AHBPrescTable,"aw",%progbits
  24              		.align	2
  27              	AHBPrescTable:
  28 0000 00       		.byte	0
  29 0001 00       		.byte	0
  30 0002 00       		.byte	0
  31 0003 00       		.byte	0
  32 0004 00       		.byte	0
  33 0005 00       		.byte	0
  34 0006 00       		.byte	0
  35 0007 00       		.byte	0
  36 0008 01       		.byte	1
  37 0009 02       		.byte	2
  38 000a 03       		.byte	3
  39 000b 04       		.byte	4
  40 000c 06       		.byte	6
  41 000d 07       		.byte	7
  42 000e 08       		.byte	8
  43 000f 09       		.byte	9
  44              		.section	.text.SystemInit,"ax",%progbits
  45              		.align	1
  46              		.global	SystemInit
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  50              		.fpu fpv4-sp-d16
  52              	SystemInit:
  53              	.LFB123:
  54              		.file 1 "/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Devi
   1:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
   2:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   ******************************************************************************
   3:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @version V1.1.0
   6:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @date    11-January-2013
   7:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices,
   9:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *          and is generated by the clock configuration tool
  10:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *          stm32f4xx_Clock_Configuration_V1.1.0.xls
  11:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *             
  12:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *     user application:
  14:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  18:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  19:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  20:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  21:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  23:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  24:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                                     
  25:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  27:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                                 during program execution.
  28:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  29:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  30:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  31:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  32:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  33:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  37:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  38:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  39:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    value to your own configuration.
  41:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  42:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  43:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *=============================================================================
  44:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *=============================================================================
  45:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *               Supported STM32F40xx/41xx/427x/437x devices
  46:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  48:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  50:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  52:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  54:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  56:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  58:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 8000000
  60:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        PLL_M                                  | 10
  62:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        PLL_N                                  | 420
  64:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  66:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  68:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  70:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  72:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  74:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  76:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  78:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  80:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
  82:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  84:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        Data cache                             | ON
  86:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  87:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Enabled
  88:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  89:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  90:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *=============================================================================
  91:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   ****************************************************************************** 
  92:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @attention
  93:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  94:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
  95:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
  96:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  97:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * You may not use this file except in compliance with the License.
  98:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * You may obtain a copy of the License at:
  99:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
 100:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 101:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
 102:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * Unless required by applicable law or agreed to in writing, software 
 103:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 104:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 105:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * See the License for the specific language governing permissions and
 106:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * limitations under the License.
 107:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *
 108:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   ******************************************************************************
 109:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 110:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 111:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup CMSIS
 112:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 113:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 114:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 115:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 116:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 117:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */  
 118:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   
 119:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 120:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 121:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 122:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 123:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #include "stm32f4xx.h"
 124:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 125:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 126:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @}
 127:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 128:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 129:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 130:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 131:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 132:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 133:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 134:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @}
 135:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 136:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 137:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 138:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 139:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 140:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 141:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 142:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 143:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****      on STM324xG_EVAL/STM324x7I_EVAL boards as data memory  */
 144:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 145:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 146:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 147:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****      Internal SRAM. */
 148:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 149:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 150:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 151:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /******************************************************************************/
 152:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 153:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 154:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 155:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #define PLL_M      10
 156:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #define PLL_N      420
 157:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 158:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 159:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #define PLL_P      2
 160:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 161:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 162:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #define PLL_Q      7
 163:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 164:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /******************************************************************************/
 165:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 166:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 167:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @}
 168:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 169:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 170:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 171:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 172:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 173:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 174:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 175:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @}
 176:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 177:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 178:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 179:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 180:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 181:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 182:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 183:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 184:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 185:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 186:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 187:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @}
 188:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 189:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 190:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 191:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 192:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 193:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 194:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** static void SetSysClock(void);
 195:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 196:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 197:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 198:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 199:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 200:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @}
 201:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 202:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 203:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 204:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @{
 205:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 206:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 207:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 208:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 209:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 210:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         SystemFrequency variable.
 211:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @param  None
 212:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @retval None
 213:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 214:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** void SystemInit(void)
 215:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** {
  55              		.loc 1 215 0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59 0000 08B5     		push	{r3, lr}
  60              	.LCFI0:
  61              		.cfi_def_cfa_offset 8
  62              		.cfi_offset 3, -8
  63              		.cfi_offset 14, -4
 216:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 217:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 218:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  64              		.loc 1 218 0
  65 0002 164B     		ldr	r3, .L2
  66 0004 D3F88830 		ldr	r3, [r3, #136]
  67 0008 144A     		ldr	r2, .L2
  68 000a 43F47003 		orr	r3, r3, #15728640
  69 000e C2F88830 		str	r3, [r2, #136]
 219:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   #endif
 220:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 221:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Set HSION bit */
 222:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  70              		.loc 1 222 0
  71 0012 134B     		ldr	r3, .L2+4
  72 0014 1B68     		ldr	r3, [r3]
  73 0016 124A     		ldr	r2, .L2+4
  74 0018 43F00103 		orr	r3, r3, #1
  75 001c 1360     		str	r3, [r2]
 223:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 224:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Reset CFGR register */
 225:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  76              		.loc 1 225 0
  77 001e 104B     		ldr	r3, .L2+4
  78 0020 0022     		movs	r2, #0
  79 0022 9A60     		str	r2, [r3, #8]
 226:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 227:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 228:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  80              		.loc 1 228 0
  81 0024 0E4B     		ldr	r3, .L2+4
  82 0026 1B68     		ldr	r3, [r3]
  83 0028 0D4A     		ldr	r2, .L2+4
  84 002a 23F08473 		bic	r3, r3, #17301504
  85 002e 23F48033 		bic	r3, r3, #65536
  86 0032 1360     		str	r3, [r2]
 229:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 230:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 231:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  87              		.loc 1 231 0
  88 0034 0A4B     		ldr	r3, .L2+4
  89 0036 0B4A     		ldr	r2, .L2+8
  90 0038 5A60     		str	r2, [r3, #4]
 232:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 233:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 234:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  91              		.loc 1 234 0
  92 003a 094B     		ldr	r3, .L2+4
  93 003c 1B68     		ldr	r3, [r3]
  94 003e 084A     		ldr	r2, .L2+4
  95 0040 23F48023 		bic	r3, r3, #262144
  96 0044 1360     		str	r3, [r2]
 235:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 236:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Disable all interrupts */
 237:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
  97              		.loc 1 237 0
  98 0046 064B     		ldr	r3, .L2+4
  99 0048 0022     		movs	r2, #0
 100 004a DA60     		str	r2, [r3, #12]
 238:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 239:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 240:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 241:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 242:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****          
 243:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 244:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 245:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   SetSysClock();
 101              		.loc 1 245 0
 102 004c FFF7FEFF 		bl	SetSysClock
 246:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 247:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 248:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 249:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 250:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #else
 251:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 103              		.loc 1 251 0
 104 0050 024B     		ldr	r3, .L2
 105 0052 4FF00062 		mov	r2, #134217728
 106 0056 9A60     		str	r2, [r3, #8]
 252:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** #endif
 253:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** }
 107              		.loc 1 253 0
 108 0058 00BF     		nop
 109 005a 08BD     		pop	{r3, pc}
 110              	.L3:
 111              		.align	2
 112              	.L2:
 113 005c 00ED00E0 		.word	-536810240
 114 0060 00380240 		.word	1073887232
 115 0064 10300024 		.word	603992080
 116              		.cfi_endproc
 117              	.LFE123:
 119              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 120              		.align	1
 121              		.global	SystemCoreClockUpdate
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv4-sp-d16
 127              	SystemCoreClockUpdate:
 128              	.LFB124:
 254:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 255:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 256:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 257:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 258:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 259:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         other parameters.
 260:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           
 261:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 262:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 263:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 264:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *     
 265:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 266:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 267:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           constant and the selected clock source:
 268:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *             
 269:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 270:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                                              
 271:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 272:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                          
 273:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 274:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 275:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         
 276:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 277:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 278:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *             in voltage and temperature.   
 279:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *    
 280:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 281:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 282:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 283:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *              have wrong result.
 284:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *                
 285:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 286:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *           value for HSE crystal.
 287:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *     
 288:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @param  None
 289:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @retval None
 290:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 291:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 292:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** {
 129              		.loc 1 292 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 24
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134 0000 86B0     		sub	sp, sp, #24
 135              	.LCFI1:
 136              		.cfi_def_cfa_offset 24
 293:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 137              		.loc 1 293 0
 138 0002 0023     		movs	r3, #0
 139 0004 0493     		str	r3, [sp, #16]
 140 0006 0023     		movs	r3, #0
 141 0008 0593     		str	r3, [sp, #20]
 142 000a 0223     		movs	r3, #2
 143 000c 0393     		str	r3, [sp, #12]
 144 000e 0023     		movs	r3, #0
 145 0010 0293     		str	r3, [sp, #8]
 146 0012 0223     		movs	r3, #2
 147 0014 0193     		str	r3, [sp, #4]
 294:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   
 295:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 296:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 148              		.loc 1 296 0
 149 0016 304B     		ldr	r3, .L13
 150 0018 9B68     		ldr	r3, [r3, #8]
 151 001a 03F00C03 		and	r3, r3, #12
 152 001e 0493     		str	r3, [sp, #16]
 297:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 298:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   switch (tmp)
 153              		.loc 1 298 0
 154 0020 049B     		ldr	r3, [sp, #16]
 155 0022 042B     		cmp	r3, #4
 156 0024 07D0     		beq	.L6
 157 0026 082B     		cmp	r3, #8
 158 0028 09D0     		beq	.L7
 159 002a 002B     		cmp	r3, #0
 160 002c 3DD1     		bne	.L12
 299:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   {
 300:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 301:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 161              		.loc 1 301 0
 162 002e 2B4B     		ldr	r3, .L13+4
 163 0030 2B4A     		ldr	r2, .L13+8
 164 0032 1A60     		str	r2, [r3]
 302:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       break;
 165              		.loc 1 302 0
 166 0034 3DE0     		b	.L9
 167              	.L6:
 303:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 304:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 168              		.loc 1 304 0
 169 0036 294B     		ldr	r3, .L13+4
 170 0038 2A4A     		ldr	r2, .L13+12
 171 003a 1A60     		str	r2, [r3]
 305:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       break;
 172              		.loc 1 305 0
 173 003c 39E0     		b	.L9
 174              	.L7:
 306:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 307:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 308:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 309:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 310:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****          */    
 311:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 175              		.loc 1 311 0
 176 003e 264B     		ldr	r3, .L13
 177 0040 5B68     		ldr	r3, [r3, #4]
 178 0042 9B0D     		lsrs	r3, r3, #22
 179 0044 03F00103 		and	r3, r3, #1
 180 0048 0293     		str	r3, [sp, #8]
 312:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 181              		.loc 1 312 0
 182 004a 234B     		ldr	r3, .L13
 183 004c 5B68     		ldr	r3, [r3, #4]
 184 004e 03F03F03 		and	r3, r3, #63
 185 0052 0193     		str	r3, [sp, #4]
 313:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       
 314:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       if (pllsource != 0)
 186              		.loc 1 314 0
 187 0054 029B     		ldr	r3, [sp, #8]
 188 0056 002B     		cmp	r3, #0
 189 0058 0CD0     		beq	.L10
 315:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       {
 316:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 317:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 190              		.loc 1 317 0
 191 005a 224A     		ldr	r2, .L13+12
 192 005c 019B     		ldr	r3, [sp, #4]
 193 005e B2FBF3F3 		udiv	r3, r2, r3
 194 0062 1D4A     		ldr	r2, .L13
 195 0064 5268     		ldr	r2, [r2, #4]
 196 0066 9209     		lsrs	r2, r2, #6
 197 0068 C2F30802 		ubfx	r2, r2, #0, #9
 198 006c 02FB03F3 		mul	r3, r2, r3
 199 0070 0593     		str	r3, [sp, #20]
 200 0072 0BE0     		b	.L11
 201              	.L10:
 318:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       }
 319:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       else
 320:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       {
 321:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 322:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 202              		.loc 1 322 0
 203 0074 1A4A     		ldr	r2, .L13+8
 204 0076 019B     		ldr	r3, [sp, #4]
 205 0078 B2FBF3F3 		udiv	r3, r2, r3
 206 007c 164A     		ldr	r2, .L13
 207 007e 5268     		ldr	r2, [r2, #4]
 208 0080 9209     		lsrs	r2, r2, #6
 209 0082 C2F30802 		ubfx	r2, r2, #0, #9
 210 0086 02FB03F3 		mul	r3, r2, r3
 211 008a 0593     		str	r3, [sp, #20]
 212              	.L11:
 323:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       }
 324:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 325:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 213              		.loc 1 325 0
 214 008c 124B     		ldr	r3, .L13
 215 008e 5B68     		ldr	r3, [r3, #4]
 216 0090 1B0C     		lsrs	r3, r3, #16
 217 0092 03F00303 		and	r3, r3, #3
 218 0096 0133     		adds	r3, r3, #1
 219 0098 5B00     		lsls	r3, r3, #1
 220 009a 0393     		str	r3, [sp, #12]
 326:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 221              		.loc 1 326 0
 222 009c 059A     		ldr	r2, [sp, #20]
 223 009e 039B     		ldr	r3, [sp, #12]
 224 00a0 B2FBF3F3 		udiv	r3, r2, r3
 225 00a4 0D4A     		ldr	r2, .L13+4
 226 00a6 1360     		str	r3, [r2]
 327:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       break;
 227              		.loc 1 327 0
 228 00a8 03E0     		b	.L9
 229              	.L12:
 328:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     default:
 329:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 230              		.loc 1 329 0
 231 00aa 0C4B     		ldr	r3, .L13+4
 232 00ac 0C4A     		ldr	r2, .L13+8
 233 00ae 1A60     		str	r2, [r3]
 330:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       break;
 234              		.loc 1 330 0
 235 00b0 00BF     		nop
 236              	.L9:
 331:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   }
 332:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 333:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 334:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 237              		.loc 1 334 0
 238 00b2 094B     		ldr	r3, .L13
 239 00b4 9B68     		ldr	r3, [r3, #8]
 240 00b6 1B09     		lsrs	r3, r3, #4
 241 00b8 03F00F03 		and	r3, r3, #15
 242 00bc 0A4A     		ldr	r2, .L13+16
 243 00be D35C     		ldrb	r3, [r2, r3]
 244 00c0 DBB2     		uxtb	r3, r3
 245 00c2 0493     		str	r3, [sp, #16]
 335:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* HCLK frequency */
 336:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 246              		.loc 1 336 0
 247 00c4 054B     		ldr	r3, .L13+4
 248 00c6 1A68     		ldr	r2, [r3]
 249 00c8 049B     		ldr	r3, [sp, #16]
 250 00ca 22FA03F3 		lsr	r3, r2, r3
 251 00ce 034A     		ldr	r2, .L13+4
 252 00d0 1360     		str	r3, [r2]
 337:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** }
 253              		.loc 1 337 0
 254 00d2 00BF     		nop
 255 00d4 06B0     		add	sp, sp, #24
 256              	.LCFI2:
 257              		.cfi_def_cfa_offset 0
 258              		@ sp needed
 259 00d6 7047     		bx	lr
 260              	.L14:
 261              		.align	2
 262              	.L13:
 263 00d8 00380240 		.word	1073887232
 264 00dc 00000000 		.word	SystemCoreClock
 265 00e0 0024F400 		.word	16000000
 266 00e4 00127A00 		.word	8000000
 267 00e8 00000000 		.word	AHBPrescTable
 268              		.cfi_endproc
 269              	.LFE124:
 271              		.section	.text.SetSysClock,"ax",%progbits
 272              		.align	1
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu fpv4-sp-d16
 278              	SetSysClock:
 279              	.LFB125:
 338:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 339:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /**
 340:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 341:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 342:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 343:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 344:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @param  None
 345:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   * @retval None
 346:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   */
 347:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** static void SetSysClock(void)
 348:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** {
 280              		.loc 1 348 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 8
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285 0000 82B0     		sub	sp, sp, #8
 286              	.LCFI3:
 287              		.cfi_def_cfa_offset 8
 349:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /******************************************************************************/
 350:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 351:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** /******************************************************************************/
 352:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 288              		.loc 1 352 0
 289 0002 0023     		movs	r3, #0
 290 0004 0193     		str	r3, [sp, #4]
 291 0006 0023     		movs	r3, #0
 292 0008 0093     		str	r3, [sp]
 353:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   
 354:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Enable HSE */
 355:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 293              		.loc 1 355 0
 294 000a 344B     		ldr	r3, .L24
 295 000c 1B68     		ldr	r3, [r3]
 296 000e 334A     		ldr	r2, .L24
 297 0010 43F48033 		orr	r3, r3, #65536
 298 0014 1360     		str	r3, [r2]
 299              	.L17:
 356:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****  
 357:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 358:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   do
 359:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   {
 360:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 300              		.loc 1 360 0 discriminator 2
 301 0016 314B     		ldr	r3, .L24
 302 0018 1B68     		ldr	r3, [r3]
 303 001a 03F40033 		and	r3, r3, #131072
 304 001e 0093     		str	r3, [sp]
 361:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     StartUpCounter++;
 305              		.loc 1 361 0 discriminator 2
 306 0020 019B     		ldr	r3, [sp, #4]
 307 0022 0133     		adds	r3, r3, #1
 308 0024 0193     		str	r3, [sp, #4]
 362:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 309              		.loc 1 362 0 discriminator 2
 310 0026 009B     		ldr	r3, [sp]
 311 0028 002B     		cmp	r3, #0
 312 002a 03D1     		bne	.L16
 313              		.loc 1 362 0 is_stmt 0 discriminator 1
 314 002c 019B     		ldr	r3, [sp, #4]
 315 002e B3F5A04F 		cmp	r3, #20480
 316 0032 F0D1     		bne	.L17
 317              	.L16:
 363:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 364:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 318              		.loc 1 364 0 is_stmt 1
 319 0034 294B     		ldr	r3, .L24
 320 0036 1B68     		ldr	r3, [r3]
 321 0038 03F40033 		and	r3, r3, #131072
 322 003c 002B     		cmp	r3, #0
 323 003e 02D0     		beq	.L18
 365:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   {
 366:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 324              		.loc 1 366 0
 325 0040 0123     		movs	r3, #1
 326 0042 0093     		str	r3, [sp]
 327 0044 01E0     		b	.L19
 328              	.L18:
 367:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   }
 368:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   else
 369:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   {
 370:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 329              		.loc 1 370 0
 330 0046 0023     		movs	r3, #0
 331 0048 0093     		str	r3, [sp]
 332              	.L19:
 371:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   }
 372:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 373:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 333              		.loc 1 373 0
 334 004a 009B     		ldr	r3, [sp]
 335 004c 012B     		cmp	r3, #1
 336 004e 42D1     		bne	.L23
 374:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   {
 375:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
 376:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 337              		.loc 1 376 0
 338 0050 224B     		ldr	r3, .L24
 339 0052 1B6C     		ldr	r3, [r3, #64]
 340 0054 214A     		ldr	r2, .L24
 341 0056 43F08053 		orr	r3, r3, #268435456
 342 005a 1364     		str	r3, [r2, #64]
 377:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 343              		.loc 1 377 0
 344 005c 204B     		ldr	r3, .L24+4
 345 005e 1B68     		ldr	r3, [r3]
 346 0060 1F4A     		ldr	r2, .L24+4
 347 0062 43F44043 		orr	r3, r3, #49152
 348 0066 1360     		str	r3, [r2]
 378:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 379:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 380:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 349              		.loc 1 380 0
 350 0068 1C4B     		ldr	r3, .L24
 351 006a 1C4A     		ldr	r2, .L24
 352 006c 9B68     		ldr	r3, [r3, #8]
 353 006e 9360     		str	r3, [r2, #8]
 381:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****       
 382:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 383:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 354              		.loc 1 383 0
 355 0070 1A4B     		ldr	r3, .L24
 356 0072 9B68     		ldr	r3, [r3, #8]
 357 0074 194A     		ldr	r2, .L24
 358 0076 43F40043 		orr	r3, r3, #32768
 359 007a 9360     		str	r3, [r2, #8]
 384:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     
 385:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 386:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 360              		.loc 1 386 0
 361 007c 174B     		ldr	r3, .L24
 362 007e 9B68     		ldr	r3, [r3, #8]
 363 0080 164A     		ldr	r2, .L24
 364 0082 43F4A053 		orr	r3, r3, #5120
 365 0086 9360     		str	r3, [r2, #8]
 387:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 388:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Configure the main PLL */
 389:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 366              		.loc 1 389 0
 367 0088 144B     		ldr	r3, .L24
 368 008a 164A     		ldr	r2, .L24+8
 369 008c 5A60     		str	r2, [r3, #4]
 390:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 391:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 392:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Enable the main PLL */
 393:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 370              		.loc 1 393 0
 371 008e 134B     		ldr	r3, .L24
 372 0090 1B68     		ldr	r3, [r3]
 373 0092 124A     		ldr	r2, .L24
 374 0094 43F08073 		orr	r3, r3, #16777216
 375 0098 1360     		str	r3, [r2]
 394:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 395:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 396:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 376              		.loc 1 396 0
 377 009a 00BF     		nop
 378              	.L21:
 379              		.loc 1 396 0 is_stmt 0 discriminator 1
 380 009c 0F4B     		ldr	r3, .L24
 381 009e 1B68     		ldr	r3, [r3]
 382 00a0 03F00073 		and	r3, r3, #33554432
 383 00a4 002B     		cmp	r3, #0
 384 00a6 F9D0     		beq	.L21
 397:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     {
 398:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     }
 399:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****    
 400:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 401:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 385              		.loc 1 401 0 is_stmt 1
 386 00a8 0F4B     		ldr	r3, .L24+12
 387 00aa 40F20572 		movw	r2, #1797
 388 00ae 1A60     		str	r2, [r3]
 402:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 403:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 404:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 389              		.loc 1 404 0
 390 00b0 0A4B     		ldr	r3, .L24
 391 00b2 9B68     		ldr	r3, [r3, #8]
 392 00b4 094A     		ldr	r2, .L24
 393 00b6 23F00303 		bic	r3, r3, #3
 394 00ba 9360     		str	r3, [r2, #8]
 405:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 395              		.loc 1 405 0
 396 00bc 074B     		ldr	r3, .L24
 397 00be 9B68     		ldr	r3, [r3, #8]
 398 00c0 064A     		ldr	r2, .L24
 399 00c2 43F00203 		orr	r3, r3, #2
 400 00c6 9360     		str	r3, [r2, #8]
 406:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 407:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 408:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 401              		.loc 1 408 0
 402 00c8 00BF     		nop
 403              	.L22:
 404              		.loc 1 408 0 is_stmt 0 discriminator 1
 405 00ca 044B     		ldr	r3, .L24
 406 00cc 9B68     		ldr	r3, [r3, #8]
 407 00ce 03F00C03 		and	r3, r3, #12
 408 00d2 082B     		cmp	r3, #8
 409 00d4 F9D1     		bne	.L22
 410              	.L23:
 409:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     {
 410:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****     }
 411:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   }
 412:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   else
 413:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 414:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 415:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c ****   }
 416:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** 
 417:/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Device/ST/STM32F4xx/Source/system_stm32f4xx.c **** }
 411              		.loc 1 417 0 is_stmt 1
 412 00d6 00BF     		nop
 413 00d8 02B0     		add	sp, sp, #8
 414              	.LCFI4:
 415              		.cfi_def_cfa_offset 0
 416              		@ sp needed
 417 00da 7047     		bx	lr
 418              	.L25:
 419              		.align	2
 420              	.L24:
 421 00dc 00380240 		.word	1073887232
 422 00e0 00700040 		.word	1073770496
 423 00e4 0A694007 		.word	121661706
 424 00e8 003C0240 		.word	1073888256
 425              		.cfi_endproc
 426              	.LFE125:
 428              		.text
 429              	.Letext0:
 430              		.file 2 "/home/rdu/Software/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_defau
 431              		.file 3 "/home/rdu/Software/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 432              		.file 4 "/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Incl
 433              		.file 5 "/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Devi
 434              		.file 6 "/home/rdu/Workspace/project_templates/mcu/stm32_ws/src/libraries/CMSIS/CMSIS_STM32F4/Devi
DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccKZx8W5.s:20     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccKZx8W5.s:17     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccKZx8W5.s:27     .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccKZx8W5.s:24     .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccKZx8W5.s:45     .text.SystemInit:0000000000000000 $t
     /tmp/ccKZx8W5.s:52     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccKZx8W5.s:278    .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccKZx8W5.s:113    .text.SystemInit:000000000000005c $d
     /tmp/ccKZx8W5.s:120    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccKZx8W5.s:127    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccKZx8W5.s:263    .text.SystemCoreClockUpdate:00000000000000d8 $d
     /tmp/ccKZx8W5.s:272    .text.SetSysClock:0000000000000000 $t
     /tmp/ccKZx8W5.s:421    .text.SetSysClock:00000000000000dc $d

NO UNDEFINED SYMBOLS
