Analysis & Synthesis report for clock_top
Wed Jan 18 20:26:49 2017
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jan 18 20:26:49 2017          ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; clock_top                                  ;
; Top-level Entity Name              ; tuner_ctrl                                 ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; tuner_ctrl         ; clock_top          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Jan 18 20:26:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_top -c clock_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file sec_gen.vhd
    Info (12022): Found design unit 1: sec_gen-behavioral
    Info (12023): Found entity 1: sec_gen
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file tb_i2c_master.vhd
    Info (12022): Found design unit 1: tb_i2c_master-tb
    Info (12023): Found entity 1: tb_i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file time_keep.vhd
    Info (12022): Found design unit 1: time_keep-rtl
    Info (12023): Found entity 1: time_keep
Info (12021): Found 4 design units, including 2 entities, in source file altasmi.vhd
    Info (12022): Found design unit 1: altasmi_altasmi_parallel_3kj2-rtl
    Info (12022): Found design unit 2: altasmi-rtl
    Info (12023): Found entity 1: altasmi_altasmi_parallel_3kj2
    Info (12023): Found entity 2: altasmi
Info (12021): Found 2 design units, including 1 entities, in source file menu_fsm.vhd
    Info (12022): Found design unit 1: menu_fsm-rtl
    Info (12023): Found entity 1: menu_fsm
Info (12021): Found 0 design units, including 0 entities, in source file enc_int.vhd
Info (12021): Found 2 design units, including 1 entities, in source file button_int.vhd
    Info (12022): Found design unit 1: button_int-rtl
    Info (12023): Found entity 1: button_int
Info (12021): Found 2 design units, including 1 entities, in source file bklght_int.vhd
    Info (12022): Found design unit 1: disp_mux_test-arch
    Info (12023): Found entity 1: disp_mux_test
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 0 design units, including 0 entities, in source file smi_int.vhd
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(30) near text ` File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 30
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(30) near text "`";  expecting ":", or "," File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 30
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(59) near text ")"; mismatched closing parenthesis  File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 59
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(78) near text "in";  expecting an identifier ("in" is a reserved keyword), or a string literal File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 78
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(84) near text ")"; mismatched closing parenthesis  File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 84
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(103) near text ")";  expecting ":", or "," File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 103
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(170) near text "cout_ena";  expecting ")", or "," File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 170
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(185) near text "d_out";  expecting "!", or "=>" File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 185
Error (10500): VHDL syntax error at tb_i2c_ctrl.vhd(198) near text "rw";  expecting "!", or "=>" File: C:/altera/13.1/CLOCK/tb_i2c_ctrl.vhd Line: 198
Info (12021): Found 0 design units, including 0 entities, in source file tb_i2c_ctrl.vhd
Error (10500): VHDL syntax error at tuner_ctrl.vhd(57) near text "radio_state";  expecting "when" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 57
Error (10500): VHDL syntax error at tuner_ctrl.vhd(126) near text "process";  expecting "if" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 126
Error (10500): VHDL syntax error at tuner_ctrl.vhd(130) near text "begin";  expecting ":=", or "<=" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 130
Error (10500): VHDL syntax error at tuner_ctrl.vhd(136) near text "process";  expecting "if" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 136
Error (10500): VHDL syntax error at tuner_ctrl.vhd(140) near text "begin";  expecting ":=", or "<=" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 140
Error (10500): VHDL syntax error at tuner_ctrl.vhd(146) near text "process";  expecting "if" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 146
Error (10500): VHDL syntax error at tuner_ctrl.vhd(150) near text "begin";  expecting ":=", or "<=" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 150
Error (10500): VHDL syntax error at tuner_ctrl.vhd(167) near text "process";  expecting "if" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 167
Error (10500): VHDL syntax error at tuner_ctrl.vhd(173) near text "rtl";  expecting "if" File: C:/altera/13.1/CLOCK/tuner_ctrl.vhd Line: 173
Info (12021): Found 0 design units, including 0 entities, in source file tuner_ctrl.vhd
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 18 errors, 0 warnings
    Error: Peak virtual memory: 394 megabytes
    Error: Processing ended: Wed Jan 18 20:26:49 2017
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


