/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 232 224)
	(text "cdr_decision_v4" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Reset" (rect 0 0 24 12)(font "Arial" ))
		(text "Reset" (rect 21 27 45 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "Data_in" (rect 0 0 30 12)(font "Arial" ))
		(text "Data_in" (rect 21 43 51 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "Clk" (rect 0 0 12 12)(font "Arial" ))
		(text "Clk" (rect 21 59 33 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 216 32)
		(output)
		(text "CDR_Clk_En" (rect 0 0 59 12)(font "Arial" ))
		(text "CDR_Clk_En" (rect 136 27 195 39)(font "Arial" ))
		(line (pt 216 32)(pt 200 32)(line_width 1))
	)
	(port
		(pt 216 48)
		(output)
		(text "clk_div4_out" (rect 0 0 51 12)(font "Arial" ))
		(text "clk_div4_out" (rect 144 43 195 55)(font "Arial" ))
		(line (pt 216 48)(pt 200 48)(line_width 1))
	)
	(port
		(pt 216 64)
		(output)
		(text "ResultState[1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "ResultState[1..0]" (rect 131 59 195 71)(font "Arial" ))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "debug" (rect 0 0 23 12)(font "Arial" ))
		(text "debug" (rect 172 75 195 87)(font "Arial" ))
		(line (pt 216 80)(pt 200 80)(line_width 1))
	)
	(port
		(pt 216 96)
		(output)
		(text "Data_SHP" (rect 0 0 43 12)(font "Arial" ))
		(text "Data_SHP" (rect 152 91 195 103)(font "Arial" ))
		(line (pt 216 96)(pt 200 96)(line_width 1))
	)
	(port
		(pt 216 112)
		(output)
		(text "clk_tap[3..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "clk_tap[3..0]" (rect 147 107 195 119)(font "Arial" ))
		(line (pt 216 112)(pt 200 112)(line_width 3))
	)
	(port
		(pt 216 128)
		(output)
		(text "clk_div4_tap[3..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "clk_div4_tap[3..0]" (rect 124 123 195 135)(font "Arial" ))
		(line (pt 216 128)(pt 200 128)(line_width 3))
	)
	(port
		(pt 216 144)
		(output)
		(text "result_tap[3..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "result_tap[3..0]" (rect 136 139 195 151)(font "Arial" ))
		(line (pt 216 144)(pt 200 144)(line_width 3))
	)
	(port
		(pt 216 160)
		(output)
		(text "DataDelayTAP[7..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "DataDelayTAP[7..0]" (rect 113 155 195 167)(font "Arial" ))
		(line (pt 216 160)(pt 200 160)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 192)(line_width 1))
	)
)
