// Seed: 1318002304
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  uwire id_3 = 1 * id_3;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  id_4(
      {-1{id_3}}, id_3
  );
  wire id_5;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1
);
  initial $display(id_1);
  localparam id_3 = 1;
  assign id_0 = -1'd0;
  wor id_4 = id_1, id_5;
  assign id_0 = (1 + id_1);
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_4 = -1;
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2
);
  wire id_4;
  always_ff begin : LABEL_0
    id_5(.id_0(1'b0), .id_1(~-1), .id_2((id_0)), .id_3(id_1), .id_4(id_1), .id_5(id_0), .id_6(1'd0),
         .id_7(id_0), .id_8(), .id_9(1), .id_10());
  end
endmodule
