#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010650d0 .scope module, "CPU_test" "CPU_test" 2 13;
 .timescale -9 -12;
P_0000000001031aa0 .param/l "T" 0 2 53, +C4<00000000000000000000000000001010>;
v00000000010bda80_0 .var "clock", 0 0;
v00000000010bd120_0 .var "d_datain", 31 0;
v00000000010bdee0_0 .net "d_dataout", 31 0, L_00000000010bea20;  1 drivers
v00000000010be7a0_0 .var "i_datain", 31 0;
S_0000000001065260 .scope module, "uut" "alu" 2 20, 3 28 0, S_00000000010650d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /OUTPUT 32 "writeData";
v00000000010653f0_0 .var "ALUResult", 31 0;
v0000000001033c00_0 .var/i "ALUctrl", 31 0;
v00000000001770b0_0 .var "PC", 31 0;
v0000000000177150_0 .var "PCSrc", 0 0;
v00000000001771f0_0 .net *"_s0", 31 0, L_00000000010be160;  1 drivers
L_00000000010f0088 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000000000177290_0 .net *"_s2", 31 0, L_00000000010f0088;  1 drivers
v0000000000177330_0 .var "branchEQ", 0 0;
v00000000001773d0_0 .var "branchNE", 0 0;
v00000000010647f0_0 .net "clock", 0 0, v00000000010bda80_0;  1 drivers
v00000000010bc930_0 .var "funct", 5 0;
v00000000010bcf70 .array "gr", 0 7, 31 0;
v00000000010bccf0_0 .var "imm", 15 0;
v00000000010bcd90_0 .net "instr", 31 0, v00000000010be7a0_0;  1 drivers
v00000000010bca70_0 .var "memToReg", 0 0;
v00000000010bcbb0_0 .var "memWrite", 0 0;
v00000000010bc2f0_0 .var "negFlag", 0 0;
v00000000010bce30_0 .var "opcode", 5 0;
v00000000010bced0_0 .var "overFlag", 0 0;
v00000000010bc070_0 .var "rd_no", 5 0;
v00000000010bc110_0 .net "readData", 31 0, v00000000010bd120_0;  1 drivers
v00000000010bcb10_0 .var "regDst", 0 0;
v00000000010bc7f0_0 .var "regWrite", 0 0;
v00000000010bcc50_0 .var "result", 31 0;
v00000000010bc1b0_0 .var "rs_no", 5 0;
v00000000010bc250_0 .var "rt_no", 5 0;
v00000000010bc6b0_0 .var "shamt", 5 0;
v00000000010bc390_0 .var "signImm", 31 0;
v00000000010bc430_0 .var "srcA", 31 0;
v00000000010bc4d0_0 .var "srcActrl", 0 0;
v00000000010bc570_0 .var "srcB", 31 0;
v00000000010bc610_0 .var/i "srcBctrl", 31 0;
o00000000010666f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010bc750_0 .net "start", 0 0, o00000000010666f8;  0 drivers
v00000000010bc890_0 .net "writeData", 31 0, L_00000000010bea20;  alias, 1 drivers
v00000000010bc9d0_0 .var "zeroFlag", 0 0;
E_0000000001033660 .event edge, v00000000001770b0_0;
E_00000000010339a0 .event posedge, v00000000010647f0_0;
E_0000000001033560 .event edge, v00000000010bc750_0;
L_00000000010be160 .array/port v00000000010bcf70, v00000000010bc250_0;
L_00000000010bea20 .functor MUXZ 32, L_00000000010f0088, L_00000000010be160, v00000000010bcbb0_0, C4<>;
    .scope S_0000000001065260;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000177150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000001770b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000001065260;
T_1 ;
    %wait E_0000000001033560;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010bcf70, 4, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001065260;
T_2 ;
    %wait E_00000000010339a0;
    %load/vec4 v0000000000177150_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v00000000001770b0_0;
    %addi 4, 0, 32;
    %load/vec4 v00000000010bc390_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000000001770b0_0;
    %addi 4, 0, 32;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v00000000001770b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001065260;
T_3 ;
    %wait E_0000000001033660;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 6, 26, 6;
    %store/vec4 v00000000010bce30_0, 0, 6;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000000010bc930_0, 0, 6;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 5, 21, 6;
    %pad/u 6;
    %store/vec4 v00000000010bc1b0_0, 0, 6;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 5, 16, 6;
    %pad/u 6;
    %store/vec4 v00000000010bc250_0, 0, 6;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 5, 11, 5;
    %pad/u 6;
    %store/vec4 v00000000010bc070_0, 0, 6;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %store/vec4 v00000000010bc6b0_0, 0, 6;
    %load/vec4 v00000000010bcd90_0;
    %parti/s 16, 0, 2;
    %store/vec4 v00000000010bccf0_0, 0, 16;
    %load/vec4 v00000000010bccf0_0;
    %pad/s 32;
    %store/vec4 v00000000010bc390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000177330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000001773d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bca70_0, 0, 1;
    %load/vec4 v00000000010bce30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %load/vec4 v00000000010bc930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.13 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.14 ;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.15 ;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.16 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.17 ;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.18 ;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.21 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.22 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.23 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.24 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.25 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.12;
T_3.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000177330_0, 0, 1;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000001773d0_0, 0, 1;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bca70_0, 0, 1;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001033c00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bc4d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000000010bc610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bc7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcbb0_0, 0, 1;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %load/vec4 v00000000010bc4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %jmp T_3.32;
T_3.30 ;
    %ix/getv 4, v00000000010bc1b0_0;
    %load/vec4a v00000000010bcf70, 4;
    %store/vec4 v00000000010bc430_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %ix/getv 4, v00000000010bc250_0;
    %load/vec4a v00000000010bcf70, 4;
    %store/vec4 v00000000010bc430_0, 0, 32;
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %load/vec4 v00000000010bc610_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.33 ;
    %ix/getv 4, v00000000010bc1b0_0;
    %load/vec4a v00000000010bcf70, 4;
    %store/vec4 v00000000010bc570_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %ix/getv 4, v00000000010bc250_0;
    %load/vec4a v00000000010bcf70, 4;
    %store/vec4 v00000000010bc570_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v00000000010bccf0_0;
    %pad/u 32;
    %store/vec4 v00000000010bc570_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v00000000010bc6b0_0;
    %pad/u 32;
    %store/vec4 v00000000010bc570_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v00000000010bc390_0;
    %store/vec4 v00000000010bc570_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %load/vec4 v0000000001033c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %jmp T_3.50;
T_3.39 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %add;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %load/vec4 v00000000010bc430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000010bc570_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bc430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000010653f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000000010bced0_0, 0, 1;
    %jmp T_3.50;
T_3.40 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %sub;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %load/vec4 v00000000010bc430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000010bc570_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bc430_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000010653f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v00000000010bced0_0, 0, 1;
    %jmp T_3.50;
T_3.41 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %and;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.42 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %nor;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.43 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %or;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.44 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %xor;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.45 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.46 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.47 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.48 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.49 ;
    %load/vec4 v00000000010bc430_0;
    %load/vec4 v00000000010bc570_0;
    %pushi/vec4 31, 0, 32;
    %and;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000000010653f0_0, 0, 32;
    %jmp T_3.50;
T_3.50 ;
    %pop/vec4 1;
    %load/vec4 v00000000010653f0_0;
    %nor/r;
    %store/vec4 v00000000010bc9d0_0, 0, 1;
    %load/vec4 v00000000010653f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000000010bc2f0_0, 0, 1;
    %load/vec4 v0000000000177330_0;
    %load/vec4 v00000000010bc9d0_0;
    %and;
    %load/vec4 v00000000001773d0_0;
    %load/vec4 v00000000010bc9d0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0000000000177150_0, 0, 1;
    %load/vec4 v00000000010bca70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.51, 8;
    %load/vec4 v00000000010bc110_0;
    %jmp/1 T_3.52, 8;
T_3.51 ; End of true expr.
    %load/vec4 v00000000010653f0_0;
    %jmp/0 T_3.52, 8;
 ; End of false expr.
    %blend;
T_3.52;
    %store/vec4 v00000000010bcc50_0, 0, 32;
    %load/vec4 v00000000010bc7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.53, 8;
    %load/vec4 v00000000010bcc50_0;
    %load/vec4 v00000000010bcb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.55, 8;
    %load/vec4 v00000000010bc070_0;
    %jmp/1 T_3.56, 8;
T_3.55 ; End of true expr.
    %load/vec4 v00000000010bc250_0;
    %jmp/0 T_3.56, 8;
 ; End of false expr.
    %blend;
T_3.56;
    %ix/vec4 4;
    %store/vec4a v00000000010bcf70, 4, 0;
T_3.53 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000010650d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bda80_0, 0, 1;
    %vpi_call 2 31 "$display", "pc      :  instr :  srcA  :  srcB  :ALUreslt: result :readData:writData:  gr1   :  gr2   :  gr3   :rW" {0 0 0};
    %vpi_call 2 32 "$monitor", "%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h", v00000000001770b0_0, v00000000010bcd90_0, v00000000010bc430_0, v00000000010bc570_0, v00000000010653f0_0, v00000000010bcc50_0, v00000000010bd120_0, v00000000010bc890_0, &A<v00000000010bcf70, 1>, &A<v00000000010bcf70, 2>, &A<v00000000010bcf70, 3>, v00000000010bc7f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 171, 0, 32;
    %assign/vec4 v00000000010bd120_0, 0;
    %pushi/vec4 2348875777, 0, 32;
    %assign/vec4 v00000000010be7a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 15360, 0, 32;
    %assign/vec4 v00000000010bd120_0, 0;
    %pushi/vec4 2348941314, 0, 32;
    %assign/vec4 v00000000010be7a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2234400, 0, 32;
    %assign/vec4 v00000000010be7a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2885943295, 0, 32;
    %assign/vec4 v00000000010be7a0_0, 0;
    %delay 10000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000010650d0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v00000000010bda80_0;
    %inv;
    %store/vec4 v00000000010bda80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_CPU.v";
    "ALU.v";
