// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_19 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_320_p2;
reg   [0:0] icmp_ln86_reg_1235;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1235_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1235_pp0_iter2_reg;
wire   [0:0] icmp_ln86_539_fu_326_p2;
reg   [0:0] icmp_ln86_539_reg_1246;
wire   [0:0] icmp_ln86_540_fu_332_p2;
reg   [0:0] icmp_ln86_540_reg_1252;
reg   [0:0] icmp_ln86_540_reg_1252_pp0_iter1_reg;
wire   [0:0] icmp_ln86_541_fu_338_p2;
reg   [0:0] icmp_ln86_541_reg_1258;
wire   [0:0] icmp_ln86_542_fu_344_p2;
reg   [0:0] icmp_ln86_542_reg_1264;
wire   [0:0] icmp_ln86_543_fu_350_p2;
reg   [0:0] icmp_ln86_543_reg_1271;
reg   [0:0] icmp_ln86_543_reg_1271_pp0_iter1_reg;
reg   [0:0] icmp_ln86_543_reg_1271_pp0_iter2_reg;
wire   [0:0] icmp_ln86_544_fu_356_p2;
reg   [0:0] icmp_ln86_544_reg_1277;
reg   [0:0] icmp_ln86_544_reg_1277_pp0_iter1_reg;
reg   [0:0] icmp_ln86_544_reg_1277_pp0_iter2_reg;
reg   [0:0] icmp_ln86_544_reg_1277_pp0_iter3_reg;
wire   [0:0] icmp_ln86_545_fu_362_p2;
reg   [0:0] icmp_ln86_545_reg_1283;
reg   [0:0] icmp_ln86_545_reg_1283_pp0_iter1_reg;
wire   [0:0] icmp_ln86_546_fu_368_p2;
reg   [0:0] icmp_ln86_546_reg_1289;
reg   [0:0] icmp_ln86_546_reg_1289_pp0_iter1_reg;
wire   [0:0] icmp_ln86_547_fu_374_p2;
reg   [0:0] icmp_ln86_547_reg_1295;
reg   [0:0] icmp_ln86_547_reg_1295_pp0_iter1_reg;
reg   [0:0] icmp_ln86_547_reg_1295_pp0_iter2_reg;
wire   [0:0] icmp_ln86_548_fu_380_p2;
reg   [0:0] icmp_ln86_548_reg_1301;
reg   [0:0] icmp_ln86_548_reg_1301_pp0_iter1_reg;
reg   [0:0] icmp_ln86_548_reg_1301_pp0_iter2_reg;
reg   [0:0] icmp_ln86_548_reg_1301_pp0_iter3_reg;
wire   [0:0] icmp_ln86_549_fu_386_p2;
reg   [0:0] icmp_ln86_549_reg_1307;
reg   [0:0] icmp_ln86_549_reg_1307_pp0_iter1_reg;
reg   [0:0] icmp_ln86_549_reg_1307_pp0_iter2_reg;
reg   [0:0] icmp_ln86_549_reg_1307_pp0_iter3_reg;
wire   [0:0] icmp_ln86_550_fu_392_p2;
reg   [0:0] icmp_ln86_550_reg_1313;
reg   [0:0] icmp_ln86_550_reg_1313_pp0_iter1_reg;
reg   [0:0] icmp_ln86_550_reg_1313_pp0_iter2_reg;
reg   [0:0] icmp_ln86_550_reg_1313_pp0_iter3_reg;
reg   [0:0] icmp_ln86_550_reg_1313_pp0_iter4_reg;
wire   [0:0] icmp_ln86_551_fu_398_p2;
reg   [0:0] icmp_ln86_551_reg_1319;
reg   [0:0] icmp_ln86_551_reg_1319_pp0_iter1_reg;
reg   [0:0] icmp_ln86_551_reg_1319_pp0_iter2_reg;
reg   [0:0] icmp_ln86_551_reg_1319_pp0_iter3_reg;
reg   [0:0] icmp_ln86_551_reg_1319_pp0_iter4_reg;
reg   [0:0] icmp_ln86_551_reg_1319_pp0_iter5_reg;
wire   [0:0] icmp_ln86_552_fu_404_p2;
reg   [0:0] icmp_ln86_552_reg_1325;
wire   [0:0] icmp_ln86_553_fu_410_p2;
reg   [0:0] icmp_ln86_553_reg_1330;
reg   [0:0] icmp_ln86_553_reg_1330_pp0_iter1_reg;
wire   [0:0] icmp_ln86_554_fu_416_p2;
reg   [0:0] icmp_ln86_554_reg_1335;
reg   [0:0] icmp_ln86_554_reg_1335_pp0_iter1_reg;
wire   [0:0] icmp_ln86_555_fu_422_p2;
reg   [0:0] icmp_ln86_555_reg_1340;
reg   [0:0] icmp_ln86_555_reg_1340_pp0_iter1_reg;
wire   [0:0] icmp_ln86_556_fu_428_p2;
reg   [0:0] icmp_ln86_556_reg_1345;
reg   [0:0] icmp_ln86_556_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_556_reg_1345_pp0_iter2_reg;
wire   [0:0] icmp_ln86_557_fu_434_p2;
reg   [0:0] icmp_ln86_557_reg_1350;
reg   [0:0] icmp_ln86_557_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_557_reg_1350_pp0_iter2_reg;
wire   [0:0] icmp_ln86_558_fu_440_p2;
reg   [0:0] icmp_ln86_558_reg_1355;
reg   [0:0] icmp_ln86_558_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_558_reg_1355_pp0_iter2_reg;
wire   [0:0] icmp_ln86_559_fu_446_p2;
reg   [0:0] icmp_ln86_559_reg_1360;
reg   [0:0] icmp_ln86_559_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_559_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_559_reg_1360_pp0_iter3_reg;
wire   [0:0] icmp_ln86_560_fu_452_p2;
reg   [0:0] icmp_ln86_560_reg_1365;
reg   [0:0] icmp_ln86_560_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_560_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_560_reg_1365_pp0_iter3_reg;
wire   [0:0] icmp_ln86_561_fu_458_p2;
reg   [0:0] icmp_ln86_561_reg_1370;
reg   [0:0] icmp_ln86_561_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_561_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_561_reg_1370_pp0_iter3_reg;
wire   [0:0] icmp_ln86_562_fu_464_p2;
reg   [0:0] icmp_ln86_562_reg_1375;
reg   [0:0] icmp_ln86_562_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_562_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_562_reg_1375_pp0_iter3_reg;
reg   [0:0] icmp_ln86_562_reg_1375_pp0_iter4_reg;
wire   [0:0] icmp_ln86_563_fu_470_p2;
reg   [0:0] icmp_ln86_563_reg_1380;
reg   [0:0] icmp_ln86_563_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_563_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_563_reg_1380_pp0_iter3_reg;
reg   [0:0] icmp_ln86_563_reg_1380_pp0_iter4_reg;
wire   [0:0] icmp_ln86_564_fu_476_p2;
reg   [0:0] icmp_ln86_564_reg_1385;
reg   [0:0] icmp_ln86_564_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_564_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_564_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_564_reg_1385_pp0_iter4_reg;
wire   [0:0] icmp_ln86_565_fu_482_p2;
reg   [0:0] icmp_ln86_565_reg_1390;
reg   [0:0] icmp_ln86_565_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_565_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_565_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_565_reg_1390_pp0_iter4_reg;
reg   [0:0] icmp_ln86_565_reg_1390_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_488_p2;
reg   [0:0] and_ln102_reg_1395;
wire   [0:0] xor_ln104_fu_494_p2;
reg   [0:0] xor_ln104_reg_1402;
wire   [0:0] and_ln102_518_fu_509_p2;
reg   [0:0] and_ln102_518_reg_1408;
wire   [0:0] and_ln104_110_fu_518_p2;
reg   [0:0] and_ln104_110_reg_1413;
wire   [0:0] and_ln102_519_fu_523_p2;
reg   [0:0] and_ln102_519_reg_1418;
reg   [0:0] and_ln102_519_reg_1418_pp0_iter2_reg;
wire   [0:0] and_ln102_523_fu_544_p2;
reg   [0:0] and_ln102_523_reg_1424;
wire   [0:0] or_ln117_499_fu_574_p2;
reg   [0:0] or_ln117_499_reg_1430;
wire   [1:0] select_ln117_fu_580_p3;
reg   [1:0] select_ln117_reg_1436;
wire   [0:0] or_ln117_501_fu_588_p2;
reg   [0:0] or_ln117_501_reg_1441;
wire   [0:0] or_ln117_505_fu_594_p2;
reg   [0:0] or_ln117_505_reg_1448;
reg   [0:0] or_ln117_505_reg_1448_pp0_iter2_reg;
wire   [0:0] and_ln102_517_fu_599_p2;
reg   [0:0] and_ln102_517_reg_1455;
wire   [0:0] and_ln104_109_fu_608_p2;
reg   [0:0] and_ln104_109_reg_1461;
reg   [0:0] and_ln104_109_reg_1461_pp0_iter3_reg;
wire   [0:0] and_ln102_520_fu_613_p2;
reg   [0:0] and_ln102_520_reg_1467;
reg   [0:0] and_ln102_520_reg_1467_pp0_iter3_reg;
wire   [0:0] and_ln102_524_fu_628_p2;
reg   [0:0] and_ln102_524_reg_1474;
wire   [3:0] select_ln117_526_fu_729_p3;
reg   [3:0] select_ln117_526_reg_1479;
wire   [0:0] or_ln117_507_fu_736_p2;
reg   [0:0] or_ln117_507_reg_1484;
wire   [0:0] and_ln104_112_fu_746_p2;
reg   [0:0] and_ln104_112_reg_1490;
wire   [0:0] and_ln102_526_fu_760_p2;
reg   [0:0] and_ln102_526_reg_1495;
wire   [0:0] or_ln117_510_fu_828_p2;
reg   [0:0] or_ln117_510_reg_1501;
wire   [3:0] select_ln117_532_fu_841_p3;
reg   [3:0] select_ln117_532_reg_1506;
wire   [0:0] or_ln117_512_fu_849_p2;
reg   [0:0] or_ln117_512_reg_1511;
wire   [0:0] or_ln117_516_fu_853_p2;
reg   [0:0] or_ln117_516_reg_1518;
reg   [0:0] or_ln117_516_reg_1518_pp0_iter4_reg;
wire   [0:0] and_ln102_521_fu_857_p2;
reg   [0:0] and_ln102_521_reg_1526;
wire   [0:0] and_ln104_113_fu_866_p2;
reg   [0:0] and_ln104_113_reg_1532;
reg   [0:0] and_ln104_113_reg_1532_pp0_iter5_reg;
wire   [0:0] and_ln102_527_fu_881_p2;
reg   [0:0] and_ln102_527_reg_1538;
wire   [4:0] select_ln117_538_fu_972_p3;
reg   [4:0] select_ln117_538_reg_1543;
wire   [0:0] or_ln117_518_fu_979_p2;
reg   [0:0] or_ln117_518_reg_1548;
wire   [0:0] or_ln117_522_fu_1062_p2;
reg   [0:0] or_ln117_522_reg_1554;
wire   [4:0] select_ln117_544_fu_1076_p3;
reg   [4:0] select_ln117_544_reg_1559;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_261_fu_499_p2;
wire   [0:0] xor_ln104_263_fu_513_p2;
wire   [0:0] and_ln104_fu_504_p2;
wire   [0:0] xor_ln104_264_fu_528_p2;
wire   [0:0] and_ln102_522_fu_539_p2;
wire   [0:0] and_ln104_111_fu_533_p2;
wire   [0:0] and_ln102_529_fu_549_p2;
wire   [0:0] or_ln117_524_fu_560_p2;
wire   [0:0] or_ln117_525_fu_565_p2;
wire   [0:0] or_ln117_fu_554_p2;
wire   [1:0] zext_ln117_fu_570_p1;
wire   [0:0] xor_ln104_262_fu_603_p2;
wire   [0:0] xor_ln104_267_fu_618_p2;
wire   [0:0] and_ln102_543_fu_632_p2;
wire   [0:0] xor_ln104_268_fu_623_p2;
wire   [0:0] and_ln102_544_fu_646_p2;
wire   [0:0] and_ln102_530_fu_637_p2;
wire   [1:0] select_ln117_520_fu_661_p3;
wire   [0:0] or_ln117_500_fu_656_p2;
wire   [2:0] zext_ln117_58_fu_667_p1;
wire   [0:0] and_ln102_531_fu_642_p2;
wire   [2:0] select_ln117_521_fu_671_p3;
wire   [0:0] or_ln117_502_fu_679_p2;
wire   [2:0] select_ln117_522_fu_684_p3;
wire   [0:0] or_ln117_503_fu_691_p2;
wire   [0:0] and_ln102_532_fu_651_p2;
wire   [2:0] select_ln117_523_fu_695_p3;
wire   [2:0] select_ln117_524_fu_709_p3;
wire   [0:0] or_ln117_504_fu_703_p2;
wire   [3:0] zext_ln117_59_fu_717_p1;
wire   [3:0] select_ln117_525_fu_721_p3;
wire   [0:0] xor_ln104_265_fu_741_p2;
wire   [0:0] xor_ln104_269_fu_751_p2;
wire   [0:0] and_ln102_545_fu_769_p2;
wire   [0:0] and_ln102_525_fu_756_p2;
wire   [0:0] and_ln102_533_fu_765_p2;
wire   [0:0] or_ln117_506_fu_784_p2;
wire   [0:0] and_ln102_534_fu_774_p2;
wire   [3:0] select_ln117_527_fu_789_p3;
wire   [0:0] or_ln117_508_fu_796_p2;
wire   [3:0] select_ln117_528_fu_801_p3;
wire   [0:0] and_ln102_535_fu_779_p2;
wire   [3:0] select_ln117_529_fu_808_p3;
wire   [0:0] or_ln117_509_fu_816_p2;
wire   [3:0] select_ln117_530_fu_821_p3;
wire   [3:0] select_ln117_531_fu_833_p3;
wire   [0:0] xor_ln104_266_fu_861_p2;
wire   [0:0] xor_ln104_270_fu_871_p2;
wire   [0:0] and_ln102_546_fu_886_p2;
wire   [0:0] xor_ln104_271_fu_876_p2;
wire   [0:0] and_ln102_547_fu_900_p2;
wire   [0:0] and_ln102_536_fu_891_p2;
wire   [0:0] or_ln117_511_fu_910_p2;
wire   [4:0] zext_ln117_60_fu_915_p1;
wire   [0:0] and_ln102_537_fu_896_p2;
wire   [4:0] select_ln117_533_fu_918_p3;
wire   [0:0] or_ln117_513_fu_926_p2;
wire   [4:0] select_ln117_534_fu_931_p3;
wire   [0:0] or_ln117_514_fu_938_p2;
wire   [0:0] and_ln102_538_fu_905_p2;
wire   [4:0] select_ln117_535_fu_942_p3;
wire   [0:0] or_ln117_515_fu_950_p2;
wire   [4:0] select_ln117_536_fu_956_p3;
wire   [4:0] select_ln117_537_fu_964_p3;
wire   [0:0] xor_ln104_272_fu_984_p2;
wire   [0:0] and_ln102_548_fu_997_p2;
wire   [0:0] and_ln102_528_fu_989_p2;
wire   [0:0] and_ln102_539_fu_993_p2;
wire   [0:0] or_ln117_517_fu_1012_p2;
wire   [0:0] and_ln102_540_fu_1002_p2;
wire   [4:0] select_ln117_539_fu_1017_p3;
wire   [0:0] or_ln117_519_fu_1024_p2;
wire   [4:0] select_ln117_540_fu_1029_p3;
wire   [0:0] or_ln117_520_fu_1036_p2;
wire   [0:0] and_ln102_541_fu_1007_p2;
wire   [4:0] select_ln117_541_fu_1040_p3;
wire   [0:0] or_ln117_521_fu_1048_p2;
wire   [4:0] select_ln117_542_fu_1054_p3;
wire   [4:0] select_ln117_543_fu_1068_p3;
wire   [0:0] xor_ln104_273_fu_1084_p2;
wire   [0:0] and_ln102_549_fu_1089_p2;
wire   [0:0] and_ln102_542_fu_1094_p2;
wire   [0:0] or_ln117_523_fu_1099_p2;
wire   [11:0] agg_result_fu_1111_p59;
wire   [4:0] agg_result_fu_1111_p60;
wire   [11:0] agg_result_fu_1111_p61;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1111_p1;
wire   [4:0] agg_result_fu_1111_p3;
wire   [4:0] agg_result_fu_1111_p5;
wire   [4:0] agg_result_fu_1111_p7;
wire   [4:0] agg_result_fu_1111_p9;
wire   [4:0] agg_result_fu_1111_p11;
wire   [4:0] agg_result_fu_1111_p13;
wire   [4:0] agg_result_fu_1111_p15;
wire   [4:0] agg_result_fu_1111_p17;
wire   [4:0] agg_result_fu_1111_p19;
wire   [4:0] agg_result_fu_1111_p21;
wire   [4:0] agg_result_fu_1111_p23;
wire   [4:0] agg_result_fu_1111_p25;
wire   [4:0] agg_result_fu_1111_p27;
wire   [4:0] agg_result_fu_1111_p29;
wire   [4:0] agg_result_fu_1111_p31;
wire  signed [4:0] agg_result_fu_1111_p33;
wire  signed [4:0] agg_result_fu_1111_p35;
wire  signed [4:0] agg_result_fu_1111_p37;
wire  signed [4:0] agg_result_fu_1111_p39;
wire  signed [4:0] agg_result_fu_1111_p41;
wire  signed [4:0] agg_result_fu_1111_p43;
wire  signed [4:0] agg_result_fu_1111_p45;
wire  signed [4:0] agg_result_fu_1111_p47;
wire  signed [4:0] agg_result_fu_1111_p49;
wire  signed [4:0] agg_result_fu_1111_p51;
wire  signed [4:0] agg_result_fu_1111_p53;
wire  signed [4:0] agg_result_fu_1111_p55;
wire  signed [4:0] agg_result_fu_1111_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_59_5_12_1_1_x_U1067(
    .din0(12'd1152),
    .din1(12'd3412),
    .din2(12'd4043),
    .din3(12'd3709),
    .din4(12'd4072),
    .din5(12'd4051),
    .din6(12'd4093),
    .din7(12'd4091),
    .din8(12'd54),
    .din9(12'd5),
    .din10(12'd88),
    .din11(12'd105),
    .din12(12'd3466),
    .din13(12'd3815),
    .din14(12'd47),
    .din15(12'd3),
    .din16(12'd4027),
    .din17(12'd38),
    .din18(12'd146),
    .din19(12'd3873),
    .din20(12'd134),
    .din21(12'd1924),
    .din22(12'd297),
    .din23(12'd3997),
    .din24(12'd3781),
    .din25(12'd889),
    .din26(12'd193),
    .din27(12'd3907),
    .din28(12'd6),
    .def(agg_result_fu_1111_p59),
    .sel(agg_result_fu_1111_p60),
    .dout(agg_result_fu_1111_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_517_reg_1455 <= and_ln102_517_fu_599_p2;
        and_ln102_518_reg_1408 <= and_ln102_518_fu_509_p2;
        and_ln102_519_reg_1418 <= and_ln102_519_fu_523_p2;
        and_ln102_519_reg_1418_pp0_iter2_reg <= and_ln102_519_reg_1418;
        and_ln102_520_reg_1467 <= and_ln102_520_fu_613_p2;
        and_ln102_520_reg_1467_pp0_iter3_reg <= and_ln102_520_reg_1467;
        and_ln102_521_reg_1526 <= and_ln102_521_fu_857_p2;
        and_ln102_523_reg_1424 <= and_ln102_523_fu_544_p2;
        and_ln102_524_reg_1474 <= and_ln102_524_fu_628_p2;
        and_ln102_526_reg_1495 <= and_ln102_526_fu_760_p2;
        and_ln102_527_reg_1538 <= and_ln102_527_fu_881_p2;
        and_ln102_reg_1395 <= and_ln102_fu_488_p2;
        and_ln104_109_reg_1461 <= and_ln104_109_fu_608_p2;
        and_ln104_109_reg_1461_pp0_iter3_reg <= and_ln104_109_reg_1461;
        and_ln104_110_reg_1413 <= and_ln104_110_fu_518_p2;
        and_ln104_112_reg_1490 <= and_ln104_112_fu_746_p2;
        and_ln104_113_reg_1532 <= and_ln104_113_fu_866_p2;
        and_ln104_113_reg_1532_pp0_iter5_reg <= and_ln104_113_reg_1532;
        icmp_ln86_539_reg_1246 <= icmp_ln86_539_fu_326_p2;
        icmp_ln86_540_reg_1252 <= icmp_ln86_540_fu_332_p2;
        icmp_ln86_540_reg_1252_pp0_iter1_reg <= icmp_ln86_540_reg_1252;
        icmp_ln86_541_reg_1258 <= icmp_ln86_541_fu_338_p2;
        icmp_ln86_542_reg_1264 <= icmp_ln86_542_fu_344_p2;
        icmp_ln86_543_reg_1271 <= icmp_ln86_543_fu_350_p2;
        icmp_ln86_543_reg_1271_pp0_iter1_reg <= icmp_ln86_543_reg_1271;
        icmp_ln86_543_reg_1271_pp0_iter2_reg <= icmp_ln86_543_reg_1271_pp0_iter1_reg;
        icmp_ln86_544_reg_1277 <= icmp_ln86_544_fu_356_p2;
        icmp_ln86_544_reg_1277_pp0_iter1_reg <= icmp_ln86_544_reg_1277;
        icmp_ln86_544_reg_1277_pp0_iter2_reg <= icmp_ln86_544_reg_1277_pp0_iter1_reg;
        icmp_ln86_544_reg_1277_pp0_iter3_reg <= icmp_ln86_544_reg_1277_pp0_iter2_reg;
        icmp_ln86_545_reg_1283 <= icmp_ln86_545_fu_362_p2;
        icmp_ln86_545_reg_1283_pp0_iter1_reg <= icmp_ln86_545_reg_1283;
        icmp_ln86_546_reg_1289 <= icmp_ln86_546_fu_368_p2;
        icmp_ln86_546_reg_1289_pp0_iter1_reg <= icmp_ln86_546_reg_1289;
        icmp_ln86_547_reg_1295 <= icmp_ln86_547_fu_374_p2;
        icmp_ln86_547_reg_1295_pp0_iter1_reg <= icmp_ln86_547_reg_1295;
        icmp_ln86_547_reg_1295_pp0_iter2_reg <= icmp_ln86_547_reg_1295_pp0_iter1_reg;
        icmp_ln86_548_reg_1301 <= icmp_ln86_548_fu_380_p2;
        icmp_ln86_548_reg_1301_pp0_iter1_reg <= icmp_ln86_548_reg_1301;
        icmp_ln86_548_reg_1301_pp0_iter2_reg <= icmp_ln86_548_reg_1301_pp0_iter1_reg;
        icmp_ln86_548_reg_1301_pp0_iter3_reg <= icmp_ln86_548_reg_1301_pp0_iter2_reg;
        icmp_ln86_549_reg_1307 <= icmp_ln86_549_fu_386_p2;
        icmp_ln86_549_reg_1307_pp0_iter1_reg <= icmp_ln86_549_reg_1307;
        icmp_ln86_549_reg_1307_pp0_iter2_reg <= icmp_ln86_549_reg_1307_pp0_iter1_reg;
        icmp_ln86_549_reg_1307_pp0_iter3_reg <= icmp_ln86_549_reg_1307_pp0_iter2_reg;
        icmp_ln86_550_reg_1313 <= icmp_ln86_550_fu_392_p2;
        icmp_ln86_550_reg_1313_pp0_iter1_reg <= icmp_ln86_550_reg_1313;
        icmp_ln86_550_reg_1313_pp0_iter2_reg <= icmp_ln86_550_reg_1313_pp0_iter1_reg;
        icmp_ln86_550_reg_1313_pp0_iter3_reg <= icmp_ln86_550_reg_1313_pp0_iter2_reg;
        icmp_ln86_550_reg_1313_pp0_iter4_reg <= icmp_ln86_550_reg_1313_pp0_iter3_reg;
        icmp_ln86_551_reg_1319 <= icmp_ln86_551_fu_398_p2;
        icmp_ln86_551_reg_1319_pp0_iter1_reg <= icmp_ln86_551_reg_1319;
        icmp_ln86_551_reg_1319_pp0_iter2_reg <= icmp_ln86_551_reg_1319_pp0_iter1_reg;
        icmp_ln86_551_reg_1319_pp0_iter3_reg <= icmp_ln86_551_reg_1319_pp0_iter2_reg;
        icmp_ln86_551_reg_1319_pp0_iter4_reg <= icmp_ln86_551_reg_1319_pp0_iter3_reg;
        icmp_ln86_551_reg_1319_pp0_iter5_reg <= icmp_ln86_551_reg_1319_pp0_iter4_reg;
        icmp_ln86_552_reg_1325 <= icmp_ln86_552_fu_404_p2;
        icmp_ln86_553_reg_1330 <= icmp_ln86_553_fu_410_p2;
        icmp_ln86_553_reg_1330_pp0_iter1_reg <= icmp_ln86_553_reg_1330;
        icmp_ln86_554_reg_1335 <= icmp_ln86_554_fu_416_p2;
        icmp_ln86_554_reg_1335_pp0_iter1_reg <= icmp_ln86_554_reg_1335;
        icmp_ln86_555_reg_1340 <= icmp_ln86_555_fu_422_p2;
        icmp_ln86_555_reg_1340_pp0_iter1_reg <= icmp_ln86_555_reg_1340;
        icmp_ln86_556_reg_1345 <= icmp_ln86_556_fu_428_p2;
        icmp_ln86_556_reg_1345_pp0_iter1_reg <= icmp_ln86_556_reg_1345;
        icmp_ln86_556_reg_1345_pp0_iter2_reg <= icmp_ln86_556_reg_1345_pp0_iter1_reg;
        icmp_ln86_557_reg_1350 <= icmp_ln86_557_fu_434_p2;
        icmp_ln86_557_reg_1350_pp0_iter1_reg <= icmp_ln86_557_reg_1350;
        icmp_ln86_557_reg_1350_pp0_iter2_reg <= icmp_ln86_557_reg_1350_pp0_iter1_reg;
        icmp_ln86_558_reg_1355 <= icmp_ln86_558_fu_440_p2;
        icmp_ln86_558_reg_1355_pp0_iter1_reg <= icmp_ln86_558_reg_1355;
        icmp_ln86_558_reg_1355_pp0_iter2_reg <= icmp_ln86_558_reg_1355_pp0_iter1_reg;
        icmp_ln86_559_reg_1360 <= icmp_ln86_559_fu_446_p2;
        icmp_ln86_559_reg_1360_pp0_iter1_reg <= icmp_ln86_559_reg_1360;
        icmp_ln86_559_reg_1360_pp0_iter2_reg <= icmp_ln86_559_reg_1360_pp0_iter1_reg;
        icmp_ln86_559_reg_1360_pp0_iter3_reg <= icmp_ln86_559_reg_1360_pp0_iter2_reg;
        icmp_ln86_560_reg_1365 <= icmp_ln86_560_fu_452_p2;
        icmp_ln86_560_reg_1365_pp0_iter1_reg <= icmp_ln86_560_reg_1365;
        icmp_ln86_560_reg_1365_pp0_iter2_reg <= icmp_ln86_560_reg_1365_pp0_iter1_reg;
        icmp_ln86_560_reg_1365_pp0_iter3_reg <= icmp_ln86_560_reg_1365_pp0_iter2_reg;
        icmp_ln86_561_reg_1370 <= icmp_ln86_561_fu_458_p2;
        icmp_ln86_561_reg_1370_pp0_iter1_reg <= icmp_ln86_561_reg_1370;
        icmp_ln86_561_reg_1370_pp0_iter2_reg <= icmp_ln86_561_reg_1370_pp0_iter1_reg;
        icmp_ln86_561_reg_1370_pp0_iter3_reg <= icmp_ln86_561_reg_1370_pp0_iter2_reg;
        icmp_ln86_562_reg_1375 <= icmp_ln86_562_fu_464_p2;
        icmp_ln86_562_reg_1375_pp0_iter1_reg <= icmp_ln86_562_reg_1375;
        icmp_ln86_562_reg_1375_pp0_iter2_reg <= icmp_ln86_562_reg_1375_pp0_iter1_reg;
        icmp_ln86_562_reg_1375_pp0_iter3_reg <= icmp_ln86_562_reg_1375_pp0_iter2_reg;
        icmp_ln86_562_reg_1375_pp0_iter4_reg <= icmp_ln86_562_reg_1375_pp0_iter3_reg;
        icmp_ln86_563_reg_1380 <= icmp_ln86_563_fu_470_p2;
        icmp_ln86_563_reg_1380_pp0_iter1_reg <= icmp_ln86_563_reg_1380;
        icmp_ln86_563_reg_1380_pp0_iter2_reg <= icmp_ln86_563_reg_1380_pp0_iter1_reg;
        icmp_ln86_563_reg_1380_pp0_iter3_reg <= icmp_ln86_563_reg_1380_pp0_iter2_reg;
        icmp_ln86_563_reg_1380_pp0_iter4_reg <= icmp_ln86_563_reg_1380_pp0_iter3_reg;
        icmp_ln86_564_reg_1385 <= icmp_ln86_564_fu_476_p2;
        icmp_ln86_564_reg_1385_pp0_iter1_reg <= icmp_ln86_564_reg_1385;
        icmp_ln86_564_reg_1385_pp0_iter2_reg <= icmp_ln86_564_reg_1385_pp0_iter1_reg;
        icmp_ln86_564_reg_1385_pp0_iter3_reg <= icmp_ln86_564_reg_1385_pp0_iter2_reg;
        icmp_ln86_564_reg_1385_pp0_iter4_reg <= icmp_ln86_564_reg_1385_pp0_iter3_reg;
        icmp_ln86_565_reg_1390 <= icmp_ln86_565_fu_482_p2;
        icmp_ln86_565_reg_1390_pp0_iter1_reg <= icmp_ln86_565_reg_1390;
        icmp_ln86_565_reg_1390_pp0_iter2_reg <= icmp_ln86_565_reg_1390_pp0_iter1_reg;
        icmp_ln86_565_reg_1390_pp0_iter3_reg <= icmp_ln86_565_reg_1390_pp0_iter2_reg;
        icmp_ln86_565_reg_1390_pp0_iter4_reg <= icmp_ln86_565_reg_1390_pp0_iter3_reg;
        icmp_ln86_565_reg_1390_pp0_iter5_reg <= icmp_ln86_565_reg_1390_pp0_iter4_reg;
        icmp_ln86_reg_1235 <= icmp_ln86_fu_320_p2;
        icmp_ln86_reg_1235_pp0_iter1_reg <= icmp_ln86_reg_1235;
        icmp_ln86_reg_1235_pp0_iter2_reg <= icmp_ln86_reg_1235_pp0_iter1_reg;
        or_ln117_499_reg_1430 <= or_ln117_499_fu_574_p2;
        or_ln117_501_reg_1441 <= or_ln117_501_fu_588_p2;
        or_ln117_505_reg_1448 <= or_ln117_505_fu_594_p2;
        or_ln117_505_reg_1448_pp0_iter2_reg <= or_ln117_505_reg_1448;
        or_ln117_507_reg_1484 <= or_ln117_507_fu_736_p2;
        or_ln117_510_reg_1501 <= or_ln117_510_fu_828_p2;
        or_ln117_512_reg_1511 <= or_ln117_512_fu_849_p2;
        or_ln117_516_reg_1518 <= or_ln117_516_fu_853_p2;
        or_ln117_516_reg_1518_pp0_iter4_reg <= or_ln117_516_reg_1518;
        or_ln117_518_reg_1548 <= or_ln117_518_fu_979_p2;
        or_ln117_522_reg_1554 <= or_ln117_522_fu_1062_p2;
        select_ln117_526_reg_1479 <= select_ln117_526_fu_729_p3;
        select_ln117_532_reg_1506 <= select_ln117_532_fu_841_p3;
        select_ln117_538_reg_1543 <= select_ln117_538_fu_972_p3;
        select_ln117_544_reg_1559 <= select_ln117_544_fu_1076_p3;
        select_ln117_reg_1436 <= select_ln117_fu_580_p3;
        xor_ln104_reg_1402 <= xor_ln104_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1111_p59 = 'bx;

assign agg_result_fu_1111_p60 = ((or_ln117_523_fu_1099_p2[0:0] == 1'b1) ? select_ln117_544_reg_1559 : 5'd28);

assign and_ln102_517_fu_599_p2 = (xor_ln104_reg_1402 & icmp_ln86_540_reg_1252_pp0_iter1_reg);

assign and_ln102_518_fu_509_p2 = (icmp_ln86_541_reg_1258 & and_ln102_reg_1395);

assign and_ln102_519_fu_523_p2 = (icmp_ln86_542_reg_1264 & and_ln104_fu_504_p2);

assign and_ln102_520_fu_613_p2 = (icmp_ln86_543_reg_1271_pp0_iter1_reg & and_ln102_517_fu_599_p2);

assign and_ln102_521_fu_857_p2 = (icmp_ln86_544_reg_1277_pp0_iter3_reg & and_ln104_109_reg_1461_pp0_iter3_reg);

assign and_ln102_522_fu_539_p2 = (icmp_ln86_545_reg_1283 & and_ln102_518_fu_509_p2);

assign and_ln102_523_fu_544_p2 = (icmp_ln86_546_reg_1289 & and_ln104_110_fu_518_p2);

assign and_ln102_524_fu_628_p2 = (icmp_ln86_547_reg_1295_pp0_iter1_reg & and_ln102_519_reg_1418);

assign and_ln102_525_fu_756_p2 = (icmp_ln86_548_reg_1301_pp0_iter2_reg & and_ln102_520_reg_1467);

assign and_ln102_526_fu_760_p2 = (icmp_ln86_549_reg_1307_pp0_iter2_reg & and_ln104_112_fu_746_p2);

assign and_ln102_527_fu_881_p2 = (icmp_ln86_550_reg_1313_pp0_iter3_reg & and_ln102_521_fu_857_p2);

assign and_ln102_528_fu_989_p2 = (icmp_ln86_551_reg_1319_pp0_iter4_reg & and_ln104_113_reg_1532);

assign and_ln102_529_fu_549_p2 = (icmp_ln86_552_reg_1325 & and_ln102_522_fu_539_p2);

assign and_ln102_530_fu_637_p2 = (and_ln102_543_fu_632_p2 & and_ln102_518_reg_1408);

assign and_ln102_531_fu_642_p2 = (icmp_ln86_554_reg_1335_pp0_iter1_reg & and_ln102_523_reg_1424);

assign and_ln102_532_fu_651_p2 = (and_ln104_110_reg_1413 & and_ln102_544_fu_646_p2);

assign and_ln102_533_fu_765_p2 = (icmp_ln86_556_reg_1345_pp0_iter2_reg & and_ln102_524_reg_1474);

assign and_ln102_534_fu_774_p2 = (and_ln102_545_fu_769_p2 & and_ln102_519_reg_1418_pp0_iter2_reg);

assign and_ln102_535_fu_779_p2 = (icmp_ln86_558_reg_1355_pp0_iter2_reg & and_ln102_525_fu_756_p2);

assign and_ln102_536_fu_891_p2 = (and_ln102_546_fu_886_p2 & and_ln102_520_reg_1467_pp0_iter3_reg);

assign and_ln102_537_fu_896_p2 = (icmp_ln86_560_reg_1365_pp0_iter3_reg & and_ln102_526_reg_1495);

assign and_ln102_538_fu_905_p2 = (and_ln104_112_reg_1490 & and_ln102_547_fu_900_p2);

assign and_ln102_539_fu_993_p2 = (icmp_ln86_562_reg_1375_pp0_iter4_reg & and_ln102_527_reg_1538);

assign and_ln102_540_fu_1002_p2 = (and_ln102_548_fu_997_p2 & and_ln102_521_reg_1526);

assign and_ln102_541_fu_1007_p2 = (icmp_ln86_564_reg_1385_pp0_iter4_reg & and_ln102_528_fu_989_p2);

assign and_ln102_542_fu_1094_p2 = (and_ln104_113_reg_1532_pp0_iter5_reg & and_ln102_549_fu_1089_p2);

assign and_ln102_543_fu_632_p2 = (xor_ln104_267_fu_618_p2 & icmp_ln86_553_reg_1330_pp0_iter1_reg);

assign and_ln102_544_fu_646_p2 = (xor_ln104_268_fu_623_p2 & icmp_ln86_555_reg_1340_pp0_iter1_reg);

assign and_ln102_545_fu_769_p2 = (xor_ln104_269_fu_751_p2 & icmp_ln86_557_reg_1350_pp0_iter2_reg);

assign and_ln102_546_fu_886_p2 = (xor_ln104_270_fu_871_p2 & icmp_ln86_559_reg_1360_pp0_iter3_reg);

assign and_ln102_547_fu_900_p2 = (xor_ln104_271_fu_876_p2 & icmp_ln86_561_reg_1370_pp0_iter3_reg);

assign and_ln102_548_fu_997_p2 = (xor_ln104_272_fu_984_p2 & icmp_ln86_563_reg_1380_pp0_iter4_reg);

assign and_ln102_549_fu_1089_p2 = (xor_ln104_273_fu_1084_p2 & icmp_ln86_565_reg_1390_pp0_iter5_reg);

assign and_ln102_fu_488_p2 = (icmp_ln86_fu_320_p2 & icmp_ln86_539_fu_326_p2);

assign and_ln104_109_fu_608_p2 = (xor_ln104_reg_1402 & xor_ln104_262_fu_603_p2);

assign and_ln104_110_fu_518_p2 = (xor_ln104_263_fu_513_p2 & and_ln102_reg_1395);

assign and_ln104_111_fu_533_p2 = (xor_ln104_264_fu_528_p2 & and_ln104_fu_504_p2);

assign and_ln104_112_fu_746_p2 = (xor_ln104_265_fu_741_p2 & and_ln102_517_reg_1455);

assign and_ln104_113_fu_866_p2 = (xor_ln104_266_fu_861_p2 & and_ln104_109_reg_1461_pp0_iter3_reg);

assign and_ln104_fu_504_p2 = (xor_ln104_261_fu_499_p2 & icmp_ln86_reg_1235);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1111_p61;

assign icmp_ln86_539_fu_326_p2 = (($signed(p_read1_int_reg) < $signed(18'd2234)) ? 1'b1 : 1'b0);

assign icmp_ln86_540_fu_332_p2 = (($signed(p_read13_int_reg) < $signed(18'd784)) ? 1'b1 : 1'b0);

assign icmp_ln86_541_fu_338_p2 = (($signed(p_read2_int_reg) < $signed(18'd258920)) ? 1'b1 : 1'b0);

assign icmp_ln86_542_fu_344_p2 = (($signed(p_read4_int_reg) < $signed(18'd1481)) ? 1'b1 : 1'b0);

assign icmp_ln86_543_fu_350_p2 = (($signed(p_read13_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_544_fu_356_p2 = (($signed(p_read3_int_reg) < $signed(18'd261429)) ? 1'b1 : 1'b0);

assign icmp_ln86_545_fu_362_p2 = (($signed(p_read6_int_reg) < $signed(18'd261511)) ? 1'b1 : 1'b0);

assign icmp_ln86_546_fu_368_p2 = (($signed(p_read1_int_reg) < $signed(18'd1027)) ? 1'b1 : 1'b0);

assign icmp_ln86_547_fu_374_p2 = (($signed(p_read13_int_reg) < $signed(18'd261086)) ? 1'b1 : 1'b0);

assign icmp_ln86_548_fu_380_p2 = (($signed(p_read11_int_reg) < $signed(18'd1019)) ? 1'b1 : 1'b0);

assign icmp_ln86_549_fu_386_p2 = (($signed(p_read12_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_550_fu_392_p2 = (($signed(p_read6_int_reg) < $signed(18'd261505)) ? 1'b1 : 1'b0);

assign icmp_ln86_551_fu_398_p2 = (($signed(p_read12_int_reg) < $signed(18'd261339)) ? 1'b1 : 1'b0);

assign icmp_ln86_552_fu_404_p2 = (($signed(p_read2_int_reg) < $signed(18'd256134)) ? 1'b1 : 1'b0);

assign icmp_ln86_553_fu_410_p2 = (($signed(p_read13_int_reg) < $signed(18'd261936)) ? 1'b1 : 1'b0);

assign icmp_ln86_554_fu_416_p2 = (($signed(p_read3_int_reg) < $signed(18'd261198)) ? 1'b1 : 1'b0);

assign icmp_ln86_555_fu_422_p2 = (($signed(p_read13_int_reg) < $signed(18'd261370)) ? 1'b1 : 1'b0);

assign icmp_ln86_556_fu_428_p2 = (($signed(p_read2_int_reg) < $signed(18'd259468)) ? 1'b1 : 1'b0);

assign icmp_ln86_557_fu_434_p2 = (($signed(p_read7_int_reg) < $signed(18'd4520)) ? 1'b1 : 1'b0);

assign icmp_ln86_558_fu_440_p2 = (($signed(p_read9_int_reg) < $signed(18'd468)) ? 1'b1 : 1'b0);

assign icmp_ln86_559_fu_446_p2 = (($signed(p_read6_int_reg) < $signed(18'd261518)) ? 1'b1 : 1'b0);

assign icmp_ln86_560_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd743)) ? 1'b1 : 1'b0);

assign icmp_ln86_561_fu_458_p2 = (($signed(p_read4_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_562_fu_464_p2 = (($signed(p_read10_int_reg) < $signed(18'd842)) ? 1'b1 : 1'b0);

assign icmp_ln86_563_fu_470_p2 = (($signed(p_read12_int_reg) < $signed(18'd261272)) ? 1'b1 : 1'b0);

assign icmp_ln86_564_fu_476_p2 = (($signed(p_read8_int_reg) < $signed(18'd1294)) ? 1'b1 : 1'b0);

assign icmp_ln86_565_fu_482_p2 = (($signed(p_read5_int_reg) < $signed(18'd261761)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_320_p2 = (($signed(p_read8_int_reg) < $signed(18'd951)) ? 1'b1 : 1'b0);

assign or_ln117_499_fu_574_p2 = (and_ln104_111_fu_533_p2 | and_ln102_522_fu_539_p2);

assign or_ln117_500_fu_656_p2 = (or_ln117_499_reg_1430 | and_ln102_530_fu_637_p2);

assign or_ln117_501_fu_588_p2 = (and_ln104_111_fu_533_p2 | and_ln102_518_fu_509_p2);

assign or_ln117_502_fu_679_p2 = (or_ln117_501_reg_1441 | and_ln102_531_fu_642_p2);

assign or_ln117_503_fu_691_p2 = (or_ln117_501_reg_1441 | and_ln102_523_reg_1424);

assign or_ln117_504_fu_703_p2 = (or_ln117_503_fu_691_p2 | and_ln102_532_fu_651_p2);

assign or_ln117_505_fu_594_p2 = (and_ln104_111_fu_533_p2 | and_ln102_reg_1395);

assign or_ln117_506_fu_784_p2 = (or_ln117_505_reg_1448_pp0_iter2_reg | and_ln102_533_fu_765_p2);

assign or_ln117_507_fu_736_p2 = (or_ln117_505_reg_1448 | and_ln102_524_fu_628_p2);

assign or_ln117_508_fu_796_p2 = (or_ln117_507_reg_1484 | and_ln102_534_fu_774_p2);

assign or_ln117_509_fu_816_p2 = (icmp_ln86_reg_1235_pp0_iter2_reg | and_ln102_535_fu_779_p2);

assign or_ln117_510_fu_828_p2 = (icmp_ln86_reg_1235_pp0_iter2_reg | and_ln102_525_fu_756_p2);

assign or_ln117_511_fu_910_p2 = (or_ln117_510_reg_1501 | and_ln102_536_fu_891_p2);

assign or_ln117_512_fu_849_p2 = (icmp_ln86_reg_1235_pp0_iter2_reg | and_ln102_520_reg_1467);

assign or_ln117_513_fu_926_p2 = (or_ln117_512_reg_1511 | and_ln102_537_fu_896_p2);

assign or_ln117_514_fu_938_p2 = (or_ln117_512_reg_1511 | and_ln102_526_reg_1495);

assign or_ln117_515_fu_950_p2 = (or_ln117_514_fu_938_p2 | and_ln102_538_fu_905_p2);

assign or_ln117_516_fu_853_p2 = (icmp_ln86_reg_1235_pp0_iter2_reg | and_ln102_517_reg_1455);

assign or_ln117_517_fu_1012_p2 = (or_ln117_516_reg_1518_pp0_iter4_reg | and_ln102_539_fu_993_p2);

assign or_ln117_518_fu_979_p2 = (or_ln117_516_reg_1518 | and_ln102_527_fu_881_p2);

assign or_ln117_519_fu_1024_p2 = (or_ln117_518_reg_1548 | and_ln102_540_fu_1002_p2);

assign or_ln117_520_fu_1036_p2 = (or_ln117_516_reg_1518_pp0_iter4_reg | and_ln102_521_reg_1526);

assign or_ln117_521_fu_1048_p2 = (or_ln117_520_fu_1036_p2 | and_ln102_541_fu_1007_p2);

assign or_ln117_522_fu_1062_p2 = (or_ln117_520_fu_1036_p2 | and_ln102_528_fu_989_p2);

assign or_ln117_523_fu_1099_p2 = (or_ln117_522_reg_1554 | and_ln102_542_fu_1094_p2);

assign or_ln117_524_fu_560_p2 = (xor_ln104_fu_494_p2 | icmp_ln86_539_reg_1246);

assign or_ln117_525_fu_565_p2 = (or_ln117_524_fu_560_p2 | icmp_ln86_542_reg_1264);

assign or_ln117_fu_554_p2 = (and_ln104_111_fu_533_p2 | and_ln102_529_fu_549_p2);

assign select_ln117_520_fu_661_p3 = ((or_ln117_499_reg_1430[0:0] == 1'b1) ? select_ln117_reg_1436 : 2'd3);

assign select_ln117_521_fu_671_p3 = ((or_ln117_500_fu_656_p2[0:0] == 1'b1) ? zext_ln117_58_fu_667_p1 : 3'd4);

assign select_ln117_522_fu_684_p3 = ((or_ln117_501_reg_1441[0:0] == 1'b1) ? select_ln117_521_fu_671_p3 : 3'd5);

assign select_ln117_523_fu_695_p3 = ((or_ln117_502_fu_679_p2[0:0] == 1'b1) ? select_ln117_522_fu_684_p3 : 3'd6);

assign select_ln117_524_fu_709_p3 = ((or_ln117_503_fu_691_p2[0:0] == 1'b1) ? select_ln117_523_fu_695_p3 : 3'd7);

assign select_ln117_525_fu_721_p3 = ((or_ln117_504_fu_703_p2[0:0] == 1'b1) ? zext_ln117_59_fu_717_p1 : 4'd8);

assign select_ln117_526_fu_729_p3 = ((or_ln117_505_reg_1448[0:0] == 1'b1) ? select_ln117_525_fu_721_p3 : 4'd9);

assign select_ln117_527_fu_789_p3 = ((or_ln117_506_fu_784_p2[0:0] == 1'b1) ? select_ln117_526_reg_1479 : 4'd10);

assign select_ln117_528_fu_801_p3 = ((or_ln117_507_reg_1484[0:0] == 1'b1) ? select_ln117_527_fu_789_p3 : 4'd11);

assign select_ln117_529_fu_808_p3 = ((or_ln117_508_fu_796_p2[0:0] == 1'b1) ? select_ln117_528_fu_801_p3 : 4'd12);

assign select_ln117_530_fu_821_p3 = ((icmp_ln86_reg_1235_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_529_fu_808_p3 : 4'd13);

assign select_ln117_531_fu_833_p3 = ((or_ln117_509_fu_816_p2[0:0] == 1'b1) ? select_ln117_530_fu_821_p3 : 4'd14);

assign select_ln117_532_fu_841_p3 = ((or_ln117_510_fu_828_p2[0:0] == 1'b1) ? select_ln117_531_fu_833_p3 : 4'd15);

assign select_ln117_533_fu_918_p3 = ((or_ln117_511_fu_910_p2[0:0] == 1'b1) ? zext_ln117_60_fu_915_p1 : 5'd16);

assign select_ln117_534_fu_931_p3 = ((or_ln117_512_reg_1511[0:0] == 1'b1) ? select_ln117_533_fu_918_p3 : 5'd17);

assign select_ln117_535_fu_942_p3 = ((or_ln117_513_fu_926_p2[0:0] == 1'b1) ? select_ln117_534_fu_931_p3 : 5'd18);

assign select_ln117_536_fu_956_p3 = ((or_ln117_514_fu_938_p2[0:0] == 1'b1) ? select_ln117_535_fu_942_p3 : 5'd19);

assign select_ln117_537_fu_964_p3 = ((or_ln117_515_fu_950_p2[0:0] == 1'b1) ? select_ln117_536_fu_956_p3 : 5'd20);

assign select_ln117_538_fu_972_p3 = ((or_ln117_516_reg_1518[0:0] == 1'b1) ? select_ln117_537_fu_964_p3 : 5'd21);

assign select_ln117_539_fu_1017_p3 = ((or_ln117_517_fu_1012_p2[0:0] == 1'b1) ? select_ln117_538_reg_1543 : 5'd22);

assign select_ln117_540_fu_1029_p3 = ((or_ln117_518_reg_1548[0:0] == 1'b1) ? select_ln117_539_fu_1017_p3 : 5'd23);

assign select_ln117_541_fu_1040_p3 = ((or_ln117_519_fu_1024_p2[0:0] == 1'b1) ? select_ln117_540_fu_1029_p3 : 5'd24);

assign select_ln117_542_fu_1054_p3 = ((or_ln117_520_fu_1036_p2[0:0] == 1'b1) ? select_ln117_541_fu_1040_p3 : 5'd25);

assign select_ln117_543_fu_1068_p3 = ((or_ln117_521_fu_1048_p2[0:0] == 1'b1) ? select_ln117_542_fu_1054_p3 : 5'd26);

assign select_ln117_544_fu_1076_p3 = ((or_ln117_522_fu_1062_p2[0:0] == 1'b1) ? select_ln117_543_fu_1068_p3 : 5'd27);

assign select_ln117_fu_580_p3 = ((or_ln117_fu_554_p2[0:0] == 1'b1) ? zext_ln117_fu_570_p1 : 2'd2);

assign xor_ln104_261_fu_499_p2 = (icmp_ln86_539_reg_1246 ^ 1'd1);

assign xor_ln104_262_fu_603_p2 = (icmp_ln86_540_reg_1252_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_263_fu_513_p2 = (icmp_ln86_541_reg_1258 ^ 1'd1);

assign xor_ln104_264_fu_528_p2 = (icmp_ln86_542_reg_1264 ^ 1'd1);

assign xor_ln104_265_fu_741_p2 = (icmp_ln86_543_reg_1271_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_266_fu_861_p2 = (icmp_ln86_544_reg_1277_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_267_fu_618_p2 = (icmp_ln86_545_reg_1283_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_268_fu_623_p2 = (icmp_ln86_546_reg_1289_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_269_fu_751_p2 = (icmp_ln86_547_reg_1295_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_270_fu_871_p2 = (icmp_ln86_548_reg_1301_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_271_fu_876_p2 = (icmp_ln86_549_reg_1307_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_272_fu_984_p2 = (icmp_ln86_550_reg_1313_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_273_fu_1084_p2 = (icmp_ln86_551_reg_1319_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_494_p2 = (icmp_ln86_reg_1235 ^ 1'd1);

assign zext_ln117_58_fu_667_p1 = select_ln117_520_fu_661_p3;

assign zext_ln117_59_fu_717_p1 = select_ln117_524_fu_709_p3;

assign zext_ln117_60_fu_915_p1 = select_ln117_532_reg_1506;

assign zext_ln117_fu_570_p1 = or_ln117_525_fu_565_p2;

endmodule //conifer_jettag_accelerator_decision_function_19
