// Seed: 3815996863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1'd0 == 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4
    , id_38,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    input wor id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    output supply0 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri0 id_17,
    input uwire id_18,
    output tri0 id_19,
    output supply1 id_20,
    input wor id_21,
    input wor id_22,
    output tri0 id_23,
    input tri1 id_24,
    output tri id_25,
    input wor id_26,
    output tri1 id_27,
    input tri0 id_28,
    output uwire id_29,
    input tri1 id_30,
    input wand id_31,
    input supply1 id_32,
    output tri1 id_33,
    input uwire id_34,
    input supply1 id_35,
    output wand id_36
);
  wire id_39;
  assign id_0 = id_11 == 1;
  wire id_40;
  wire id_41;
  module_0(
      id_41, id_40, id_38, id_41, id_39, id_39
  );
endmodule
