
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003363                       # Number of seconds simulated
sim_ticks                                  3363243861                       # Number of ticks simulated
final_tick                               574866166980                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58999                       # Simulator instruction rate (inst/s)
host_op_rate                                    77417                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  94220                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894552                       # Number of bytes of host memory used
host_seconds                                 35695.55                       # Real time elapsed on the host
sim_insts                                  2106003619                       # Number of instructions simulated
sim_ops                                    2763451692                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       215040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       302208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               520960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        84608                       # Number of bytes written to this memory
system.physmem.bytes_written::total             84608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1680                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2361                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4070                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             661                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  661                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       608936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63938272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       494760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     89856107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               154898075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       608936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       494760                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1103696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25156665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25156665                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25156665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       608936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63938272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       494760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     89856107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180054740                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8065334                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2869136                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2506405                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185025                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415309                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374383                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207134                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5760                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3380679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15962871                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2869136                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581517                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3287406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906534                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        415725                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666770                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73729                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7804296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.356293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4516890     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163471      2.09%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298205      3.82%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281295      3.60%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456744      5.85%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476445      6.10%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114205      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85319      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1411722     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7804296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355737                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.979195                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3490434                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       402545                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3178864                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12686                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        719757                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312888                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17860512                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        719757                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639181                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         153460                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45302                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041555                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       205032                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17380818                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69168                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23086527                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79129044                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79129044                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8173477                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2060                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548445                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2666817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9755                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198477                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16437188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839848                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18739                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5006943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13721680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7804296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773363                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840518                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2740019     35.11%     35.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448581     18.56%     53.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258981     16.13%     69.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772703      9.90%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804700     10.31%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473135      6.06%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211433      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55829      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38915      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7804296                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54960     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17730     21.40%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10175     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858159     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109626      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375733     17.17%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495330      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839848                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715967                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82865                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005987                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35585595                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21446187                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13378461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13922713                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       781863                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143801                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        719757                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          91434                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6020                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16439193                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2666817                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582742                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207560                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574949                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264898                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2764304                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048137                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483032                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683123                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13394073                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13378461                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220323                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20094944                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658761                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409074                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5067475                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7084539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.605154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3289279     46.43%     46.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493420     21.08%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833605     11.77%     79.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283519      4.00%     83.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272608      3.85%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113910      1.61%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297964      4.21%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89047      1.26%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411187      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7084539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411187                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23112605                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33598880                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 261038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.806533                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.806533                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.239875                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.239875                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62775739                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17545087                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18390362                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8065334                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2824991                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2299590                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       193966                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1149988                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1093710                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          295892                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8366                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2826050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15662333                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2824991                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1389602                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3440602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040195                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        663455                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1382445                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81400                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7772107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4331505     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          301749      3.88%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244352      3.14%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          590888      7.60%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159903      2.06%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204953      2.64%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149830      1.93%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83733      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1705194     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7772107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350263                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.941932                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2957784                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       647087                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3306228                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23185                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        837818                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       479403                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18717158                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9422                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        837818                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3175616                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         143165                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       181836                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3106379                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327288                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18054307                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3238                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134142                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102302                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          888                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25268766                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84269286                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84269286                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15427577                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9841116                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3753                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2121                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           900554                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1690288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       857502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13589                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       255871                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17059252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3597                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13520171                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27954                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5932679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18139231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          609                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7772107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886794                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2763483     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1658026     21.33%     56.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1072644     13.80%     70.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       800912     10.30%     81.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       689884      8.88%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356555      4.59%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       307898      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57218      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65487      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7772107                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79426     70.75%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16745     14.92%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16086     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11265083     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191943      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1494      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1340834      9.92%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       720817      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13520171                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.676331                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112258                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008303                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34952659                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22995588                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13173534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13632429                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50578                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674887                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222520                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        837818                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63698                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7564                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17062850                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1690288                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       857502                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2103                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6714                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114083                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225102                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13304079                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1258704                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216090                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1960288                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1876493                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            701584                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649539                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13182392                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13173534                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8584008                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24248521                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.633353                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354001                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9037818                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11099437                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5963464                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2988                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       193996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6934289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.600660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2756309     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1895604     27.34%     67.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       770060     11.11%     78.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       432865      6.24%     84.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       353861      5.10%     89.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       142599      2.06%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170633      2.46%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85983      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       326375      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6934289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9037818                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11099437                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1650380                       # Number of memory references committed
system.switch_cpus1.commit.loads              1015398                       # Number of loads committed
system.switch_cpus1.commit.membars               1494                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1594752                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10001059                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225982                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       326375                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23670815                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34964204                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 293227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9037818                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11099437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9037818                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.892398                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.892398                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.120576                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.120576                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59843083                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18206504                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17272722                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2988                       # number of misc regfile writes
system.l20.replacements                          1696                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          136055                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5792                       # Sample count of references to valid blocks.
system.l20.avg_refs                         23.490159                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  69                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.384771                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   859.647681                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3151.967548                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003756                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.209875                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769523                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3358                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3358                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             852                       # number of Writeback hits
system.l20.Writeback_hits::total                  852                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3358                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3358                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3358                       # number of overall hits
system.l20.overall_hits::total                   3358                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1680                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1696                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1680                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1696                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1680                       # number of overall misses
system.l20.overall_misses::total                 1696                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2270644                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    169573232                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      171843876                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2270644                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    169573232                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       171843876                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2270644                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    169573232                       # number of overall miss cycles
system.l20.overall_miss_latency::total      171843876                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5038                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5054                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          852                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              852                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5038                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5054                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5038                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5054                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.333466                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.335576                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.333466                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.335576                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.333466                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.335576                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100936.447619                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101323.040094                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100936.447619                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101323.040094                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141915.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100936.447619                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101323.040094                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 275                       # number of writebacks
system.l20.writebacks::total                      275                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1680                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1696                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1680                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1696                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1680                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1696                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    156951395                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    159101811                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    156951395                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    159101811                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2150416                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    156951395                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    159101811                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.333466                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.335576                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.333466                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.335576                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.333466                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.335576                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93423.449405                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93810.030071                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93423.449405                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93810.030071                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       134401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93423.449405                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93810.030071                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2374                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          297282                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6470                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.947759                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  38                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.305210                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   911.512916                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3135.181874                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009277                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002760                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.222537                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.765425                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4253                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4253                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1202                       # number of Writeback hits
system.l21.Writeback_hits::total                 1202                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4253                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4253                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4253                       # number of overall hits
system.l21.overall_hits::total                   4253                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2361                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2374                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2361                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2374                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2361                       # number of overall misses
system.l21.overall_misses::total                 2374                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1432906                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    247597399                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      249030305                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1432906                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    247597399                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       249030305                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1432906                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    247597399                       # number of overall miss cycles
system.l21.overall_miss_latency::total      249030305                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6614                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6627                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1202                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1202                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6614                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6627                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6614                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6627                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.356970                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.358231                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.356970                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.358231                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.356970                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.358231                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110223.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104869.715798                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104899.033277                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110223.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104869.715798                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104899.033277                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110223.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104869.715798                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104899.033277                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 386                       # number of writebacks
system.l21.writebacks::total                      386                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2361                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2374                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2361                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2374                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2361                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2374                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1334527                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    229470635                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    230805162                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1334527                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    229470635                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    230805162                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1334527                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    229470635                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    230805162                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.356970                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.358231                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.356970                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.358231                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.356970                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.358231                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102655.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97192.136806                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 97222.056445                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102655.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97192.136806                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 97222.056445                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102655.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97192.136806                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 97222.056445                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.855418                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698865                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844749.290976                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.855418                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025409                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666751                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666751                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666751                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666751                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666751                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3021793                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3021793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3021793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3021793                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666770                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666770                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666770                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666770                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159041.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159041.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159041.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2286921                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2286921                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2286921                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142932.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142932.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5038                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936638                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5294                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42300.082735                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.046797                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.953203                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777527                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222473                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068281                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505221                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505221                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16425                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16425                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16425                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16425                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16425                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1124977237                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1124977237                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1124977237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1124977237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1124977237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1124977237                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521646                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521646                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521646                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521646                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007879                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006514                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006514                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68491.764810                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68491.764810                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68491.764810                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68491.764810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68491.764810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68491.764810                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu0.dcache.writebacks::total              852                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11387                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11387                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11387                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11387                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11387                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11387                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5038                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5038                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5038                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5038                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5038                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    194500061                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    194500061                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    194500061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    194500061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    194500061                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    194500061                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001998                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001998                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001998                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001998                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38606.602025                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38606.602025                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38606.602025                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38606.602025                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38606.602025                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38606.602025                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969158                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088355841                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194265.808468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969158                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1382427                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1382427                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1382427                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1382427                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1382427                       # number of overall hits
system.cpu1.icache.overall_hits::total        1382427                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2037368                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2037368                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2037368                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2037368                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2037368                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2037368                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1382445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1382445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1382445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1382445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1382445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1382445                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113187.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113187.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113187.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113187.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113187.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113187.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1456576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1456576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1456576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1456576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1456576                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1456576                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112044.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112044.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112044.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6614                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177792336                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6870                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25879.524891                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.165037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.834963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867832                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132168                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       956159                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         956159                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       631994                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        631994                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2005                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2005                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1494                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1494                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1588153                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1588153                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1588153                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1588153                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14307                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14307                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14307                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14307                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    795521831                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    795521831                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    795521831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    795521831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    795521831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    795521831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       970466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       970466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       631994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       631994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1602460                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1602460                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1602460                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1602460                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014742                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008928                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008928                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008928                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008928                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55603.678689                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55603.678689                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55603.678689                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55603.678689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55603.678689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55603.678689                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1202                       # number of writebacks
system.cpu1.dcache.writebacks::total             1202                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7693                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7693                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7693                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7693                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7693                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7693                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6614                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6614                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6614                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6614                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6614                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    282222268                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    282222268                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    282222268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    282222268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    282222268                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    282222268                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006815                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004127                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004127                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004127                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004127                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42670.436650                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42670.436650                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 42670.436650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42670.436650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 42670.436650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42670.436650                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
