
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000618                       # Number of seconds simulated
sim_ticks                                   617526000                       # Number of ticks simulated
final_tick                                  617526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162964                       # Simulator instruction rate (inst/s)
host_op_rate                                   318757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47189787                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449636                       # Number of bytes of host memory used
host_seconds                                    13.09                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         195712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         140431334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         316929166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457360500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    140431334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140431334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         310918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               310918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         310918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        140431334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        316929166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            457671418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415345750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                763                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        844                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 278720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   52032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  282496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     59                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     617524000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4414                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    367.176734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.177676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   348.753278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          246     27.52%     27.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          226     25.28%     52.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          101     11.30%     64.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      6.71%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           49      5.48%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      3.80%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      2.35%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      2.35%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136     15.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      87.040000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.244489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.240569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             36     72.00%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             4      8.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      6.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      2.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      2.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.723089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     86.00%     86.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      6.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      4.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       195712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        52032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 134420251.131126463413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 316929165.735531806946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84258800.439171791077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          844                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51836250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    102532500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13208681750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38227.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33529.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15650096.86                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     72712500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               154368750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21775000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16696.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35446.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       451.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3642                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     117444.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4148340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2178330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18706800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2312460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40025400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1360320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        98774160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19263360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         66129780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              280557750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            454.325405                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            526189750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2185000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    259432250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50164500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      77451250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    216593000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2341920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1214400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12380760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1931400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             37912410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1836480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        95379240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23469600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         66102180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              270227190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            437.596457                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            529608750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3241000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    259318250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     61116500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      72976250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    209174000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  199496                       # Number of BP lookups
system.cpu.branchPred.condPredicted            199496                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7962                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               157515                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24658                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          157515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              85028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            72487                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4049                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      817107                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135811                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1405                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      239313                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       617526000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1235053                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             276751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2390199                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      199496                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             109686                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        868444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16068                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           93                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    239264                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2624                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1153594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.031350                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.654755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   461042     39.97%     39.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5005      0.43%     40.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44633      3.87%     44.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    47495      4.12%     48.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20839      1.81%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67309      5.83%     56.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14271      1.24%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35742      3.10%     60.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   457258     39.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1153594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161528                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.935301                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   256216                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                222101                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    652571                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14672                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8034                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4578020                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8034                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   264663                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  129096                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4747                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    656876                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 90178                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4543035                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2846                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10738                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    211                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74715                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5153524                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9981403                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4162004                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3639217                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   456438                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     62998                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               812285                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140166                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             40501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10730                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4479199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 244                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4383444                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          308192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       440323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1153594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.799815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.797847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              262245     22.73%     22.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53534      4.64%     27.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               98124      8.51%     35.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95081      8.24%     44.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              144145     12.50%     56.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              129974     11.27%     67.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123536     10.71%     78.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94887      8.23%     86.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              152068     13.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1153594                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17841     10.50%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     3      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     10.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     10.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77492     45.60%     56.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64979     38.24%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     94.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1133      0.67%     95.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   685      0.40%     95.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7698      4.53%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               74      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7734      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1879018     42.87%     43.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10064      0.23%     43.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.04%     43.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551734     12.59%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  713      0.02%     55.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21471      0.49%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1728      0.04%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380939      8.69%     65.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                683      0.02%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.24%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7513      0.17%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.93%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               257683      5.88%     84.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100911      2.30%     86.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          548379     12.51%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35713      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4383444                       # Type of FU issued
system.cpu.iq.rate                           3.549195                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      169939                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038768                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4655052                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2133977                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1712942                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5438745                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2653718                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637412                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1748819                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2796830                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           106813                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42974                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8896                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2505                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8034                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   88551                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5425                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4479443                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1033                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                812285                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               140166                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    614                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4384                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2510                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7739                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10249                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4366543                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                801979                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16901                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       937784                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   155982                       # Number of branches executed
system.cpu.iew.exec_stores                     135805                       # Number of stores executed
system.cpu.iew.exec_rate                     3.535511                       # Inst execution rate
system.cpu.iew.wb_sent                        4355289                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4350354                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2868006                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4498648                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.522403                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637526                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          308209                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7984                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1107683                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.765743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.130715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       273502     24.69%     24.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108863      9.83%     34.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105608      9.53%     44.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        53885      4.86%     48.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117384     10.60%     59.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        59389      5.36%     64.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63462      5.73%     70.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        62457      5.64%     76.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       263133     23.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1107683                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                263133                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5324009                       # The number of ROB reads
system.cpu.rob.rob_writes                     9005250                       # The number of ROB writes
system.cpu.timesIdled                             772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.579146                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.579146                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.726680                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.726680                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3853739                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1467921                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3626257                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601255                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    679047                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   838991                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1259931                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2188.713772                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  60                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.615385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2188.713772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.267177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.267177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3045                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3037                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.371704                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1677626                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1677626                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       692624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          692624                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130279                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       822903                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           822903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       822903                       # number of overall hits
system.cpu.dcache.overall_hits::total          822903                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13387                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          994                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14381                       # number of overall misses
system.cpu.dcache.overall_misses::total         14381                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    696719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    696719500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65695499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65695499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    762414999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    762414999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    762414999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    762414999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       706011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       706011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       837284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       837284                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       837284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       837284                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018961                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007572                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017176                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017176                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52044.483454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52044.483454                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66092.051308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66092.051308                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53015.436965                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53015.436965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53015.436965                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53015.436965                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12758                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          674                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.321839                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11320                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11323                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2067                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2067                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          991                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3058                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134629000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64560499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64560499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    199189499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    199189499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    199189499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    199189499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003652                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65132.559265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65132.559265                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65146.820383                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65146.820383                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65137.180837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65137.180837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65137.180837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65137.180837                       # average overall mshr miss latency
system.cpu.dcache.replacements                     13                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.102550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               94821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            112.347156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.102550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.953325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            479883                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           479883                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       237448                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237448                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       237448                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237448                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237448                       # number of overall hits
system.cpu.icache.overall_hits::total          237448                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1816                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1816                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1816                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1816                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1816                       # number of overall misses
system.cpu.icache.overall_misses::total          1816                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120308500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120308500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120308500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120308500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120308500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120308500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       239264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239264                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007590                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007590                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007590                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007590                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007590                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007590                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66249.174009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66249.174009                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66249.174009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66249.174009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66249.174009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66249.174009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          419                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          844                       # number of writebacks
system.cpu.icache.writebacks::total               844                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          460                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          460                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          460                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95097500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95097500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95097500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005667                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005667                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70130.899705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70130.899705                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70130.899705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70130.899705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70130.899705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70130.899705                       # average overall mshr miss latency
system.cpu.icache.replacements                    844                       # number of replacements
system.membus.snoop_filter.tot_requests          5271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    617526000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          844                       # Transaction distribution
system.membus.trans_dist::CleanEvict               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq               991                       # Transaction distribution
system.membus.trans_dist::ReadExResp              991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2067                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       195904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       195904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  336640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4414                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002719                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052075                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4402     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4414                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9446000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7190997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16136250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
