Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: UcamController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UcamController.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UcamController"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : UcamController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTTransmitter.vhd" into library work
Parsing entity <UARTTransmitter>.
Parsing architecture <Behavioral> of entity <uarttransmitter>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTReciever.vhd" into library work
Parsing entity <UARTReciever>.
Parsing architecture <Behavioral> of entity <uartreciever>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\my_package.vhd" into library work
Parsing package <my_package>.
Parsing package body <MY_PACKAGE>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\SendCommand.vhd" into library work
Parsing entity <SendCommand>.
Parsing architecture <Behavioral> of entity <sendcommand>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\ReceiveCommand.vhd" into library work
Parsing entity <ReceiveCommand>.
Parsing architecture <Behavioral> of entity <receivecommand>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\Debounce.vhd" into library work
Parsing entity <Debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\BaudRateGenerator.vhd" into library work
Parsing entity <BaudRateGenerator>.
Parsing architecture <Behavioral> of entity <baudrategenerator>.
Parsing VHDL file "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UcamController.vhd" into library work
Parsing entity <UcamController>.
Parsing architecture <behavioral> of entity <ucamcontroller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <UcamController> (architecture <behavioral>) from library <work>.

Elaborating entity <SendCommand> (architecture <Behavioral>) from library <work>.

Elaborating entity <UARTTransmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <ReceiveCommand> (architecture <Behavioral>) from library <work>.

Elaborating entity <UARTReciever> (architecture <Behavioral>) from library <work>.

Elaborating entity <BaudRateGenerator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debounce> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UcamController>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UcamController.vhd".
    Found 2-bit register for signal <cnt_ws>.
    Found 24-bit register for signal <sizeFrame>.
    Found 48-bit register for signal <cmdVal>.
    Found 48-bit register for signal <datafromCAM>.
    Found 9-bit register for signal <attempts>.
    Found 8-bit register for signal <data>.
    Found 25-bit register for signal <cnt5ms>.
    Found 3-bit register for signal <Ind>.
    Found 3-bit register for signal <state1>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <tp>.
    Found 1-bit register for signal <next_ack>.
    Found 1-bit register for signal <ledsyn>.
    Found 1-bit register for signal <ledinit>.
    Found 1-bit register for signal <ledpic>.
    Found 1-bit register for signal <led_failed_initial>.
    Found 1-bit register for signal <led_failed_sync>.
    Found 1-bit register for signal <led_failed_picture>.
    Found 1-bit register for signal <valid_data>.
    Found 1-bit register for signal <starttx>.
    Found 48-bit register for signal <cmd>.
    Found 8-bit register for signal <tmpbuffer>.
    Found 24-bit register for signal <num_data>.
    Found finite state machine <FSM_0> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | capture0                                       |
    | Power Up State     | capture0                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 65                                             |
    | Inputs             | 12                                             |
    | Outputs            | 32                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <attempts[8]_GND_6_o_add_42_OUT> created at line 174.
    Found 25-bit adder for signal <cnt5ms[24]_GND_6_o_add_43_OUT> created at line 181.
    Found 24-bit adder for signal <num_data[0]_GND_6_o_add_91_OUT> created at line 290.
    Found 2-bit adder for signal <cnt_ws[1]_GND_6_o_add_100_OUT> created at line 305.
    Found 3-bit adder for signal <Ind[2]_GND_6_o_add_145_OUT> created at line 344.
    Found 9-bit comparator greater for signal <GND_6_o_attempts[8]_LessThan_10_o> created at line 109
    Found 24-bit comparator equal for signal <cmdver[0]_cmdVal[0]_equal_75_o> created at line 259
    Found 24-bit comparator greater for signal <n0085> created at line 297
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 257 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <UcamController> synthesized.

Synthesizing Unit <SendCommand>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\SendCommand.vhd".
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <Ind>.
    Found 48-bit register for signal <command>.
    Found 8-bit register for signal <d_out_reg>.
    Found 2-bit register for signal <cnt_ws>.
    Found 1-bit register for signal <w_start>.
    Found 1-bit register for signal <cmdsent>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <Ind[2]_GND_7_o_add_17_OUT> created at line 52.
    Found 2-bit adder for signal <cnt_ws[1]_GND_7_o_add_27_OUT> created at line 75.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SendCommand> synthesized.

Synthesizing Unit <UARTTransmitter>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTTransmitter.vhd".
    Found 1-bit register for signal <tx_reg>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <bit_counter>.
    Found 4-bit register for signal <tick_counter>.
    Found 8-bit register for signal <reg>.
    Found 3-bit register for signal <old_state>.
    Found 2-bit register for signal <cnt_ws>.
    Found 1-bit register for signal <tx_done>.
    Found 3-bit adder for signal <bit_counter[2]_GND_8_o_add_15_OUT> created at line 76.
    Found 4-bit adder for signal <tick_counter[3]_GND_8_o_add_28_OUT> created at line 86.
    Found 2-bit adder for signal <cnt_ws[1]_GND_8_o_add_35_OUT> created at line 97.
    Found 3-bit 7-to-1 multiplexer for signal <state[2]_state[2]_wide_mux_41_OUT> created at line 41.
    Found 4-bit comparator greater for signal <tick_counter[3]_PWR_8_o_LessThan_28_o> created at line 85
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <UARTTransmitter> synthesized.

Synthesizing Unit <ReceiveCommand>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\ReceiveCommand.vhd".
    Found 48-bit register for signal <cmd>.
    Found 3-bit register for signal <Ind>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <cnt_ws>.
    Found 1-bit register for signal <cmdreceived>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <Ind[2]_GND_10_o_add_58_OUT> created at line 52.
    Found 2-bit adder for signal <cnt_ws[1]_GND_10_o_add_67_OUT> created at line 65.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred  52 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ReceiveCommand> synthesized.

Synthesizing Unit <UARTReciever>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\UARTReciever.vhd".
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <bit_counter>.
    Found 4-bit register for signal <tick_counter>.
    Found 8-bit register for signal <reg>.
    Found 2-bit register for signal <cnt_ws>.
    Found 3-bit register for signal <old_state>.
    Found 1-bit register for signal <rx_done>.
    Found 3-bit adder for signal <bit_counter[2]_GND_11_o_add_14_OUT> created at line 70.
    Found 4-bit adder for signal <tick_counter[3]_GND_11_o_add_27_OUT> created at line 79.
    Found 2-bit adder for signal <cnt_ws[1]_GND_11_o_add_34_OUT> created at line 90.
    Found 3-bit 7-to-1 multiplexer for signal <state[2]_state[2]_wide_mux_39_OUT> created at line 39.
    Found 4-bit comparator greater for signal <tick_counter[3]_GND_11_o_LessThan_3_o> created at line 50
    Found 4-bit comparator greater for signal <tick_counter[3]_PWR_10_o_LessThan_27_o> created at line 78
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <UARTReciever> synthesized.

Synthesizing Unit <BaudRateGenerator>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\BaudRateGenerator.vhd".
    Found 6-bit register for signal <cnt>.
    Found 1-bit register for signal <tick>.
    Found 6-bit adder for signal <cnt[5]_GND_13_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <BaudRateGenerator> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "D:\video_controller\uCAMII\NEXSYS3\sourcesvhdl\Debounce.vhd".
    Found 24-bit register for signal <c>.
    Found 1-bit register for signal <o>.
    Found 24-bit adder for signal <c[23]_GND_14_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <Debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 2-bit adder                                           : 6
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 6
 4-bit adder                                           : 3
 6-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 60
 1-bit register                                        : 21
 2-bit register                                        : 6
 24-bit register                                       : 4
 25-bit register                                       : 1
 3-bit register                                        : 12
 4-bit register                                        : 3
 48-bit register                                       : 5
 6-bit register                                        : 1
 8-bit register                                        : 6
 9-bit register                                        : 1
# Comparators                                          : 7
 24-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 4-bit comparator greater                              : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 134
 1-bit 2-to-1 multiplexer                              : 60
 2-bit 2-to-1 multiplexer                              : 6
 25-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 39
 3-bit 7-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 13
 48-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <cmdVal_19> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_18> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_17> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_16> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_11> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_10> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_9> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_8> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_7> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_5> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_3> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_1> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmdVal_47> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_46> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_45> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_44> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_43> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_42> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_41> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_40> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_39> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_38> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_37> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_36> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_35> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_34> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_33> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_32> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_31> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_30> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_29> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_28> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_27> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_26> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_25> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_24> of sequential type is unconnected in block <UcamController>.

Synthesizing (advanced) Unit <Debounce>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <Debounce> synthesized (advanced).

Synthesizing (advanced) Unit <ReceiveCommand>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
Unit <ReceiveCommand> synthesized (advanced).

Synthesizing (advanced) Unit <SendCommand>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
The following registers are absorbed into counter <Ind>: 1 register on signal <Ind>.
Unit <SendCommand> synthesized (advanced).

Synthesizing (advanced) Unit <UARTReciever>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
Unit <UARTReciever> synthesized (advanced).

Synthesizing (advanced) Unit <UARTTransmitter>.
The following registers are absorbed into counter <bit_counter>: 1 register on signal <bit_counter>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
Unit <UARTTransmitter> synthesized (advanced).

Synthesizing (advanced) Unit <UcamController>.
The following registers are absorbed into counter <cnt_ws>: 1 register on signal <cnt_ws>.
The following registers are absorbed into counter <attempts>: 1 register on signal <attempts>.
The following registers are absorbed into accumulator <num_data>: 1 register on signal <num_data>.
Unit <UcamController> synthesized (advanced).
WARNING:Xst:2677 - Node <cmdVal_47> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_46> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_45> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_44> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_43> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_42> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_41> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_40> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_39> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_38> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_37> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_36> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_35> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_34> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_33> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_32> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_31> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_30> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_29> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_28> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_27> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_26> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_25> of sequential type is unconnected in block <UcamController>.
WARNING:Xst:2677 - Node <cmdVal_24> of sequential type is unconnected in block <UcamController>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 3
 6-bit adder                                           : 1
# Counters                                             : 13
 2-bit up counter                                      : 6
 24-bit up counter                                     : 2
 3-bit up counter                                      : 4
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 24-bit up accumulator                                 : 1
# Registers                                            : 376
 Flip-Flops                                            : 376
# Comparators                                          : 7
 24-bit comparator equal                               : 1
 24-bit comparator greater                             : 1
 4-bit comparator greater                              : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 60
 25-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 35
 3-bit 7-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 13
 48-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cmdVal_19> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_18> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_17> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_16> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_11> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_10> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_9> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_8> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_7> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_5> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_3> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmdVal_1> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:5]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00000
 sync0          | 00001
 sync1          | 00010
 sync2          | 00011
 sync3          | 00100
 sync4          | 00101
 sync5          | 00110
 sync6          | 00111
 attempts_sync  | 01000
 delay5ms       | 01001
 initial0       | 01010
 initial1       | 01011
 initial2       | 01100
 initial3       | 01101
 initial4       | 01110
 getframe0      | 01111
 getframe1      | 10000
 getframe2      | 10001
 getframe3      | 10010
 getframe4      | 10011
 getframe5      | 10100
 getframe6      | 10101
 getframe7      | 10110
 lastack        | 10111
 finish         | 11000
 failed_initial | 11001
 failed_sync    | 11010
 failed_picture | 11011
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state1[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 capture0 | 000
 capture1 | 001
 capture2 | 010
 capture3 | 011
 capture4 | 100
 capture5 | 101
 capture6 | 110
 finish   | 111
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SendCommand_inst/FSM_2> on signal <state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 000
 comm    | 001
 txstart | 010
 txdone  | 011
 waitst  | 100
 finish  | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ReceiveCommand_inst/FSM_3> on signal <state[1:2]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 00
 rxon   | 01
 rxoff  | 11
 finish | 10
--------------------
WARNING:Xst:1710 - FF/Latch <old_state_2> (without init value) has a constant value of 0 in block <UARTTransmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <old_state_2> (without init value) has a constant value of 0 in block <UARTReciever>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_data_23> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_0> (without init value) has a constant value of 1 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_1> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_2> (without init value) has a constant value of 1 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_3> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_4> (without init value) has a constant value of 1 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_5> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_6> (without init value) has a constant value of 1 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_7> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_8> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_9> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_10> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_11> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_16> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_17> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_18> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_19> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_32> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_33> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_34> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_35> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_36> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_37> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_40> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_41> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_42> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_43> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_44> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_45> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_46> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_47> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cmd_39> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <cmd_38> 
INFO:Xst:2261 - The FF/Latch <cmd_23> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <cmd_21> 
INFO:Xst:2261 - The FF/Latch <cmd_20> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <cmd_14> 
INFO:Xst:2261 - The FF/Latch <cmdVal_12> in Unit <UcamController> is equivalent to the following 4 FFs/Latches, which will be removed : <cmdVal_6> <cmdVal_4> <cmdVal_2> <cmdVal_0> 
INFO:Xst:2261 - The FF/Latch <cmdVal_23> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <cmdVal_20> 

Optimizing unit <UcamController> ...

Optimizing unit <SendCommand> ...

Optimizing unit <UARTTransmitter> ...

Optimizing unit <ReceiveCommand> ...

Optimizing unit <UARTReciever> ...

Optimizing unit <BaudRateGenerator> ...
WARNING:Xst:1710 - FF/Latch <SendCommand_inst/command_47> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_46> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_45> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_44> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_43> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_42> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_41> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_40> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_37> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_36> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_35> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_34> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_33> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_32> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_19> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_18> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_17> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_16> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_11> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_10> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_9> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_8> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_7> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_5> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_3> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SendCommand_inst/command_1> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt5ms_17> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_18> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_19> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_20> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_21> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_22> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_23> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cnt5ms_24> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <attempts_5> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <attempts_6> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <attempts_7> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <attempts_8> (without init value) has a constant value of 0 in block <UcamController>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SendCommand_inst/command_14> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <SendCommand_inst/command_20> 
INFO:Xst:2261 - The FF/Latch <SendCommand_inst/command_21> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <SendCommand_inst/command_23> 
INFO:Xst:2261 - The FF/Latch <SendCommand_inst/command_38> in Unit <UcamController> is equivalent to the following FF/Latch, which will be removed : <SendCommand_inst/command_39> 
INFO:Xst:2261 - The FF/Latch <SendCommand_inst/command_0> in Unit <UcamController> is equivalent to the following 3 FFs/Latches, which will be removed : <SendCommand_inst/command_2> <SendCommand_inst/command_4> <SendCommand_inst/command_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UcamController, actual ratio is 7.
FlipFlop state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 398
 Flip-Flops                                            : 398

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UcamController.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 784
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 83
#      LUT2                        : 50
#      LUT3                        : 80
#      LUT4                        : 68
#      LUT5                        : 67
#      LUT6                        : 197
#      MUXCY                       : 112
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 398
#      FD                          : 2
#      FDC                         : 45
#      FDCE                        : 250
#      FDE                         : 46
#      FDP                         : 2
#      FDPE                        : 3
#      FDR                         : 50
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             398  out of  18224     2%  
 Number of Slice LUTs:                  560  out of   9112     6%  
    Number used as Logic:               560  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    608
   Number with an unused Flip Flop:     210  out of    608    34%  
   Number with an unused LUT:            48  out of    608     7%  
   Number of fully used LUT-FF pairs:   350  out of    608    57%  
   Number of unique control sets:        38

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 398   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.395ns (Maximum Frequency: 185.365MHz)
   Minimum input arrival time before clock: 4.241ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.395ns (frequency: 185.365MHz)
  Total number of paths / destination ports: 9191 / 972
-------------------------------------------------------------------------
Delay:               5.395ns (Levels of Logic = 5)
  Source:            ReceiveCommand_inst/cmd_12 (FF)
  Destination:       state_FSM_FFd5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ReceiveCommand_inst/cmd_12 to state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.447   1.048  ReceiveCommand_inst/cmd_12 (ReceiveCommand_inst/cmd_12)
     LUT6:I0->O            1   0.203   0.827  cmdver[0]_PWR_6_o_equal_57_o<0>1 (cmdver[0]_PWR_6_o_equal_57_o<0>)
     LUT4:I0->O            3   0.203   0.755  cmdver[0]_PWR_6_o_equal_57_o<0>5 (cmdver[0]_PWR_6_o_equal_57_o)
     LUT4:I2->O            2   0.203   0.617  state_FSM_FFd5-In111 (state_FSM_FFd5-In11)
     LUT6:I5->O            1   0.205   0.580  state_FSM_FFd5-In9 (state_FSM_FFd5-In9)
     LUT6:I5->O            1   0.205   0.000  state_FSM_FFd5-In10 (state_FSM_FFd5-In)
     FDC:D                     0.102          state_FSM_FFd5
    ----------------------------------------
    Total                      5.395ns (1.568ns logic, 3.827ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              4.241ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Debounce_inst0/o (FF)
  Destination Clock: clk rising

  Data Path: rst to Debounce_inst0/o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.192  rst_IBUF (rst_IBUF)
     INV:I->O             25   0.206   1.192  Debounce_inst0/i_inv1_INV_0 (Debounce_inst0/i_inv)
     FDR:R                     0.430          Debounce_inst0/o
    ----------------------------------------
    Total                      4.241ns (1.858ns logic, 2.383ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            startrx (FF)
  Destination:       tp (PAD)
  Source Clock:      clk rising

  Data Path: startrx to tp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  startrx (startrx)
     OBUF:I->O                 2.571          tp_OBUF (tp)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.395|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.60 secs
 
--> 

Total memory usage is 264264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  143 (   0 filtered)
Number of infos    :    9 (   0 filtered)

