# compile vhdl design source files
vhdl xil_defaultlib  "../../../PLC_Project.srcs/sources_1/new/FA.vhd"
vhdl xil_defaultlib  "../../../PLC_Project.srcs/sources_1/new/Adder_4Bit.vhd"
vhdl xil_defaultlib  "../../../PLC_Project.srcs/sources_1/imports/new/SkipADD_16bit.vhd"
vhdl xil_defaultlib  "../../../PLC_Project.srcs/sources_1/imports/new/SkipAdd_32bit.vhd"
vhdl xil_defaultlib  "../../../PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd"
vhdl xil_defaultlib  "../../../PLC_Project.srcs/sim_1/new/tb_SkipADD_32bit.vhd"

# Do not sort compile order
nosort
