{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 10:35:08 2017 " "Info: Processing started: Tue May 23 10:35:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "WASDDecoder:u1\|Keyboard:u0\|loe " "Info: Detected ripple clock \"WASDDecoder:u1\|Keyboard:u0\|loe\" as buffer" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WASDDecoder:u1\|Keyboard:u0\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u0\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u0\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ClkDivider:u0\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:u3\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 41 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:u3\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 41 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] register ClientLogic:u2\|nextX\[6\] 117.26 MHz 8.528 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 117.26 MHz between source register \"WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]\" and destination register \"ClientLogic:u2\|nextX\[6\]\" (period= 8.528 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.343 ns + Longest register register " "Info: + Longest register to register delay is 4.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG LCFF_X82_Y28_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y28_N21; Fanout = 9; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.206 ns) 0.938 ns ClientLogic:u2\|process_0~6 2 COMB LCCOMB_X81_Y28_N0 13 " "Info: 2: + IC(0.732 ns) + CELL(0.206 ns) = 0.938 ns; Loc. = LCCOMB_X81_Y28_N0; Fanout = 13; COMB Node = 'ClientLogic:u2\|process_0~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.938 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.202 ns) 1.585 ns ClientLogic:u2\|Selector0~1 3 COMB LCCOMB_X81_Y28_N26 4 " "Info: 3: + IC(0.445 ns) + CELL(0.202 ns) = 1.585 ns; Loc. = LCCOMB_X81_Y28_N26; Fanout = 4; COMB Node = 'ClientLogic:u2\|Selector0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.647 ns" { ClientLogic:u2|process_0~6 ClientLogic:u2|Selector0~1 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/Logic/ClientLogic.vhd" 68 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.596 ns) 2.557 ns ClientLogic:u2\|Add3~2 4 COMB LCCOMB_X81_Y28_N2 2 " "Info: 4: + IC(0.376 ns) + CELL(0.596 ns) = 2.557 ns; Loc. = LCCOMB_X81_Y28_N2; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add3~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.972 ns" { ClientLogic:u2|Selector0~1 ClientLogic:u2|Add3~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.643 ns ClientLogic:u2\|Add3~4 5 COMB LCCOMB_X81_Y28_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.643 ns; Loc. = LCCOMB_X81_Y28_N4; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add3~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add3~2 ClientLogic:u2|Add3~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.729 ns ClientLogic:u2\|Add3~6 6 COMB LCCOMB_X81_Y28_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.729 ns; Loc. = LCCOMB_X81_Y28_N6; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add3~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add3~4 ClientLogic:u2|Add3~6 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.815 ns ClientLogic:u2\|Add3~8 7 COMB LCCOMB_X81_Y28_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.815 ns; Loc. = LCCOMB_X81_Y28_N8; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add3~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add3~6 ClientLogic:u2|Add3~8 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.901 ns ClientLogic:u2\|Add3~10 8 COMB LCCOMB_X81_Y28_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.901 ns; Loc. = LCCOMB_X81_Y28_N10; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add3~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add3~8 ClientLogic:u2|Add3~10 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.987 ns ClientLogic:u2\|Add3~12 9 COMB LCCOMB_X81_Y28_N12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.987 ns; Loc. = LCCOMB_X81_Y28_N12; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add3~12'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add3~10 ClientLogic:u2|Add3~12 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.493 ns ClientLogic:u2\|Add3~18 10 COMB LCCOMB_X81_Y28_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 3.493 ns; Loc. = LCCOMB_X81_Y28_N14; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add3~18'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|Add3~12 ClientLogic:u2|Add3~18 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.366 ns) 4.235 ns ClientLogic:u2\|Add3~20 11 COMB LCCOMB_X81_Y28_N24 1 " "Info: 11: + IC(0.376 ns) + CELL(0.366 ns) = 4.235 ns; Loc. = LCCOMB_X81_Y28_N24; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add3~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.742 ns" { ClientLogic:u2|Add3~18 ClientLogic:u2|Add3~20 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.343 ns ClientLogic:u2\|nextX\[6\] 12 REG LCFF_X81_Y28_N25 2 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 4.343 ns; Loc. = LCFF_X81_Y28_N25; Fanout = 2; REG Node = 'ClientLogic:u2\|nextX\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { ClientLogic:u2|Add3~20 ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/Logic/ClientLogic.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 55.58 % ) " "Info: Total cell delay = 2.414 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.929 ns ( 44.42 % ) " "Info: Total interconnect delay = 1.929 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.343 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|process_0~6 ClientLogic:u2|Selector0~1 ClientLogic:u2|Add3~2 ClientLogic:u2|Add3~4 ClientLogic:u2|Add3~6 ClientLogic:u2|Add3~8 ClientLogic:u2|Add3~10 ClientLogic:u2|Add3~12 ClientLogic:u2|Add3~18 ClientLogic:u2|Add3~20 ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.343 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} ClientLogic:u2|process_0~6 {} ClientLogic:u2|Selector0~1 {} ClientLogic:u2|Add3~2 {} ClientLogic:u2|Add3~4 {} ClientLogic:u2|Add3~6 {} ClientLogic:u2|Add3~8 {} ClientLogic:u2|Add3~10 {} ClientLogic:u2|Add3~12 {} ClientLogic:u2|Add3~18 {} ClientLogic:u2|Add3~20 {} ClientLogic:u2|nextX[6] {} } { 0.000ns 0.732ns 0.445ns 0.376ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.343 ns - Smallest " "Info: - Smallest clock skew is 0.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 6.539 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination register is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.970 ns) 2.943 ns ClkDivider:u0\|l_clkout 2 REG LCFF_X3_Y25_N5 2 " "Info: 2: + IC(0.873 ns) + CELL(0.970 ns) = 2.943 ns; Loc. = LCFF_X3_Y25_N5; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.843 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.000 ns) 4.420 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB CLKCTRL_G3 45 " "Info: 3: + IC(1.477 ns) + CELL(0.000 ns) = 4.420 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.477 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.666 ns) 6.539 ns ClientLogic:u2\|nextX\[6\] 4 REG LCFF_X81_Y28_N25 2 " "Info: 4: + IC(1.453 ns) + CELL(0.666 ns) = 6.539 ns; Loc. = LCFF_X81_Y28_N25; Fanout = 2; REG Node = 'ClientLogic:u2\|nextX\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.119 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/Logic/ClientLogic.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.84 % ) " "Info: Total cell delay = 2.736 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.803 ns ( 58.16 % ) " "Info: Total interconnect delay = 3.803 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.539 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.539 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|nextX[6] {} } { 0.000ns 0.000ns 0.873ns 1.477ns 1.453ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 6.196 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 6.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 2.941 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG LCFF_X2_Y25_N17 1 " "Info: 2: + IC(0.871 ns) + CELL(0.970 ns) = 2.941 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.841 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 4.054 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G1 13 " "Info: 3: + IC(1.113 ns) + CELL(0.000 ns) = 4.054 ns; Loc. = CLKCTRL_G1; Fanout = 13; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.113 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.666 ns) 6.196 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG LCFF_X82_Y28_N21 9 " "Info: 4: + IC(1.476 ns) + CELL(0.666 ns) = 6.196 ns; Loc. = LCFF_X82_Y28_N21; Fanout = 9; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.142 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.16 % ) " "Info: Total cell delay = 2.736 ns ( 44.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 55.84 % ) " "Info: Total interconnect delay = 3.460 ns ( 55.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.196 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.196 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 0.871ns 1.113ns 1.476ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.539 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.539 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|nextX[6] {} } { 0.000ns 0.000ns 0.873ns 1.477ns 1.453ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.196 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.196 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 0.871ns 1.113ns 1.476ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/Logic/ClientLogic.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboarddecoder.vhd" 24 0 0 } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/Logic/ClientLogic.vhd" 31 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.343 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|process_0~6 ClientLogic:u2|Selector0~1 ClientLogic:u2|Add3~2 ClientLogic:u2|Add3~4 ClientLogic:u2|Add3~6 ClientLogic:u2|Add3~8 ClientLogic:u2|Add3~10 ClientLogic:u2|Add3~12 ClientLogic:u2|Add3~18 ClientLogic:u2|Add3~20 ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.343 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} ClientLogic:u2|process_0~6 {} ClientLogic:u2|Selector0~1 {} ClientLogic:u2|Add3~2 {} ClientLogic:u2|Add3~4 {} ClientLogic:u2|Add3~6 {} ClientLogic:u2|Add3~8 {} ClientLogic:u2|Add3~10 {} ClientLogic:u2|Add3~12 {} ClientLogic:u2|Add3~18 {} ClientLogic:u2|Add3~20 {} ClientLogic:u2|nextX[6] {} } { 0.000ns 0.732ns 0.445ns 0.376ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.376ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.539 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|nextX[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.539 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|nextX[6] {} } { 0.000ns 0.000ns 0.873ns 1.477ns 1.453ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.196 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.196 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 0.871ns 1.113ns 1.476ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_100MHz 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK_100MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "WASDDecoder:u1\|Keyboard:u0\|code\[1\] WASDDecoder:u1\|Keyboard:u0\|scancode\[1\] CLK_100MHz 1.719 ns " "Info: Found hold time violation between source  pin or register \"WASDDecoder:u1\|Keyboard:u0\|code\[1\]\" and destination pin or register \"WASDDecoder:u1\|Keyboard:u0\|scancode\[1\]\" for clock \"CLK_100MHz\" (Hold time is 1.719 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.846 ns + Largest " "Info: + Largest clock skew is 2.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 6.205 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 6.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 2.941 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG LCFF_X2_Y25_N17 1 " "Info: 2: + IC(0.871 ns) + CELL(0.970 ns) = 2.941 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.841 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 4.054 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G1 13 " "Info: 3: + IC(1.113 ns) + CELL(0.000 ns) = 4.054 ns; Loc. = CLKCTRL_G1; Fanout = 13; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.113 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.206 ns) 6.205 ns WASDDecoder:u1\|Keyboard:u0\|scancode\[1\] 4 REG LCCOMB_X82_Y27_N22 4 " "Info: 4: + IC(1.945 ns) + CELL(0.206 ns) = 6.205 ns; Loc. = LCCOMB_X82_Y27_N22; Fanout = 4; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|scancode\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.151 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 36.68 % ) " "Info: Total cell delay = 2.276 ns ( 36.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.929 ns ( 63.32 % ) " "Info: Total interconnect delay = 3.929 ns ( 63.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.205 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.205 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[1] {} } { 0.000ns 0.000ns 0.871ns 1.113ns 1.945ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.359 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to source register is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.666 ns) 3.359 ns WASDDecoder:u1\|Keyboard:u0\|code\[1\] 3 REG LCFF_X82_Y27_N17 3 " "Info: 3: + IC(1.458 ns) + CELL(0.666 ns) = 3.359 ns; Loc. = LCFF_X82_Y27_N17; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|code\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.124 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[1] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.58 % ) " "Info: Total cell delay = 1.766 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.593 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.359 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.359 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 0.135ns 1.458ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.205 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.205 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[1] {} } { 0.000ns 0.000ns 0.871ns 1.113ns 1.945ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.359 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.359 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 0.135ns 1.458ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.823 ns - Shortest register register " "Info: - Shortest register to register delay is 0.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|Keyboard:u0\|code\[1\] 1 REG LCFF_X82_Y27_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X82_Y27_N17; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|code\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|code[1] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.366 ns) 0.823 ns WASDDecoder:u1\|Keyboard:u0\|scancode\[1\] 2 REG LCCOMB_X82_Y27_N22 4 " "Info: 2: + IC(0.457 ns) + CELL(0.366 ns) = 0.823 ns; Loc. = LCCOMB_X82_Y27_N22; Fanout = 4; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|scancode\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.823 ns" { WASDDecoder:u1|Keyboard:u0|code[1] WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 44.47 % ) " "Info: Total cell delay = 0.366 ns ( 44.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.457 ns ( 55.53 % ) " "Info: Total interconnect delay = 0.457 ns ( 55.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.823 ns" { WASDDecoder:u1|Keyboard:u0|code[1] WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.823 ns" { WASDDecoder:u1|Keyboard:u0|code[1] {} WASDDecoder:u1|Keyboard:u0|scancode[1] {} } { 0.000ns 0.457ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 18 0 0 } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 31 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.205 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.205 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[1] {} } { 0.000ns 0.000ns 0.871ns 1.113ns 1.945ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.359 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.359 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[1] {} } { 0.000ns 0.000ns 0.135ns 1.458ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.823 ns" { WASDDecoder:u1|Keyboard:u0|code[1] WASDDecoder:u1|Keyboard:u0|scancode[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.823 ns" { WASDDecoder:u1|Keyboard:u0|code[1] {} WASDDecoder:u1|Keyboard:u0|scancode[1] {} } { 0.000ns 0.457ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "WASDDecoder:u1\|Keyboard:u0\|data ps2_datain CLK_100MHz 6.978 ns register " "Info: tsu for register \"WASDDecoder:u1\|Keyboard:u0\|data\" (data pin = \"ps2_datain\", clock pin = \"CLK_100MHz\") is 6.978 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.377 ns + Longest pin register " "Info: + Longest pin to register delay is 10.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_datain } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.993 ns) + CELL(0.460 ns) 10.377 ns WASDDecoder:u1\|Keyboard:u0\|data 2 REG LCFF_X82_Y27_N29 13 " "Info: 2: + IC(8.993 ns) + CELL(0.460 ns) = 10.377 ns; Loc. = LCFF_X82_Y27_N29; Fanout = 13; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.453 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 13.34 % ) " "Info: Total cell delay = 1.384 ns ( 13.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.993 ns ( 86.66 % ) " "Info: Total interconnect delay = 8.993 ns ( 86.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.377 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "10.377 ns" { ps2_datain {} ps2_datain~combout {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 8.993ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.359 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.666 ns) 3.359 ns WASDDecoder:u1\|Keyboard:u0\|data 3 REG LCFF_X82_Y27_N29 13 " "Info: 3: + IC(1.458 ns) + CELL(0.666 ns) = 3.359 ns; Loc. = LCFF_X82_Y27_N29; Fanout = 13; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.124 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.58 % ) " "Info: Total cell delay = 1.766 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.593 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.359 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.359 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.458ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.377 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "10.377 ns" { ps2_datain {} ps2_datain~combout {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 8.993ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.359 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.359 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.458ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz vga_b\[2\] VGA640480:u3\|l_vgaY\[6\] 20.775 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"vga_b\[2\]\" through register \"VGA640480:u3\|l_vgaY\[6\]\" is 20.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 6.869 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 6.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:u3\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:u3\|CLK_25MHz 3 REG LCFF_X1_Y25_N13 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:u3\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G0 26 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 6.869 ns VGA640480:u3\|l_vgaY\[6\] 5 REG LCFF_X79_Y29_N23 6 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 6.869 ns; Loc. = LCFF_X79_Y29_N23; Fanout = 6; REG Node = 'VGA640480:u3\|l_vgaY\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[6] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 53.95 % ) " "Info: Total cell delay = 3.706 ns ( 53.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.163 ns ( 46.05 % ) " "Info: Total interconnect delay = 3.163 ns ( 46.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.869 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.869 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaY[6] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.448ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.602 ns + Longest register pin " "Info: + Longest register to pin delay is 13.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|l_vgaY\[6\] 1 REG LCFF_X79_Y29_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X79_Y29_N23; Fanout = 6; REG Node = 'VGA640480:u3\|l_vgaY\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_vgaY[6] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.614 ns) 2.501 ns VGA640480:u3\|process_5~1 2 COMB LCCOMB_X80_Y29_N26 3 " "Info: 2: + IC(1.887 ns) + CELL(0.614 ns) = 2.501 ns; Loc. = LCCOMB_X80_Y29_N26; Fanout = 3; COMB Node = 'VGA640480:u3\|process_5~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.501 ns" { VGA640480:u3|l_vgaY[6] VGA640480:u3|process_5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.499 ns) 3.715 ns VGA640480:u3\|g\[0\]~3 3 COMB LCCOMB_X79_Y29_N0 6 " "Info: 3: + IC(0.715 ns) + CELL(0.499 ns) = 3.715 ns; Loc. = LCCOMB_X79_Y29_N0; Fanout = 6; COMB Node = 'VGA640480:u3\|g\[0\]~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.214 ns" { VGA640480:u3|process_5~1 VGA640480:u3|g[0]~3 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/vga/vga640480.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.841 ns) + CELL(3.046 ns) 13.602 ns vga_b\[2\] 4 PIN PIN_U1 0 " "Info: 4: + IC(6.841 ns) + CELL(3.046 ns) = 13.602 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'vga_b\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.887 ns" { VGA640480:u3|g[0]~3 vga_b[2] } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 30.58 % ) " "Info: Total cell delay = 4.159 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.443 ns ( 69.42 % ) " "Info: Total interconnect delay = 9.443 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.602 ns" { VGA640480:u3|l_vgaY[6] VGA640480:u3|process_5~1 VGA640480:u3|g[0]~3 vga_b[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.602 ns" { VGA640480:u3|l_vgaY[6] {} VGA640480:u3|process_5~1 {} VGA640480:u3|g[0]~3 {} vga_b[2] {} } { 0.000ns 1.887ns 0.715ns 6.841ns } { 0.000ns 0.614ns 0.499ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.869 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.869 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaY[6] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.448ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.602 ns" { VGA640480:u3|l_vgaY[6] VGA640480:u3|process_5~1 VGA640480:u3|g[0]~3 vga_b[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.602 ns" { VGA640480:u3|l_vgaY[6] {} VGA640480:u3|process_5~1 {} VGA640480:u3|g[0]~3 {} vga_b[2] {} } { 0.000ns 1.887ns 0.715ns 6.841ns } { 0.000ns 0.614ns 0.499ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WASDDecoder:u1\|Keyboard:u0\|clk1 ps2_clk CLK_100MHz -6.544 ns register " "Info: th for register \"WASDDecoder:u1\|Keyboard:u0\|clk1\" (data pin = \"ps2_clk\", clock pin = \"CLK_100MHz\") is -6.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.356 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 3.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.666 ns) 3.356 ns WASDDecoder:u1\|Keyboard:u0\|clk1 3 REG LCFF_X81_Y27_N1 4 " "Info: 3: + IC(1.455 ns) + CELL(0.666 ns) = 3.356 ns; Loc. = LCFF_X81_Y27_N1; Fanout = 4; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.121 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 52.62 % ) " "Info: Total cell delay = 1.766 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.590 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.356 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.356 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.455ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.206 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_clk 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.968 ns) + CELL(0.206 ns) 10.098 ns WASDDecoder:u1\|Keyboard:u0\|clk1~feeder 2 COMB LCCOMB_X81_Y27_N0 1 " "Info: 2: + IC(8.968 ns) + CELL(0.206 ns) = 10.098 ns; Loc. = LCCOMB_X81_Y27_N0; Fanout = 1; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1~feeder'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.174 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1~feeder } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.206 ns WASDDecoder:u1\|Keyboard:u0\|clk1 3 REG LCFF_X81_Y27_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 10.206 ns; Loc. = LCFF_X81_Y27_N1; Fanout = 4; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { WASDDecoder:u1|Keyboard:u0|clk1~feeder WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Hob Den/Documents/VHDLFiles/moveordie/src/keydecoder/keyboard.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 12.13 % ) " "Info: Total cell delay = 1.238 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.968 ns ( 87.87 % ) " "Info: Total interconnect delay = 8.968 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.206 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1~feeder WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "10.206 ns" { ps2_clk {} ps2_clk~combout {} WASDDecoder:u1|Keyboard:u0|clk1~feeder {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 8.968ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.356 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.356 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.455ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.206 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1~feeder WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "10.206 ns" { ps2_clk {} ps2_clk~combout {} WASDDecoder:u1|Keyboard:u0|clk1~feeder {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 8.968ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 10:35:08 2017 " "Info: Processing ended: Tue May 23 10:35:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
