Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 768E8D1F069
	for <lists+qemu-devel@lfdr.de>; Wed, 14 Jan 2026 14:18:18 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vg0l1-0003Qf-8x; Wed, 14 Jan 2026 08:17:55 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <anjo@rev.ng>) id 1vg0kA-0003LV-FT
 for qemu-devel@nongnu.org; Wed, 14 Jan 2026 08:17:08 -0500
Received: from rev.ng ([94.130.142.21])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <anjo@rev.ng>) id 1vg0k7-00036C-CM
 for qemu-devel@nongnu.org; Wed, 14 Jan 2026 08:17:02 -0500
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=rev.ng;
 s=dkim; h=In-Reply-To:Content-Transfer-Encoding:Content-Type:MIME-Version:
 References:Message-ID:Subject:Cc:To:From:Date:Sender:Reply-To:Content-ID:
 Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc
 :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe:
 List-Post:List-Owner:List-Archive:List-Unsubscribe:List-Unsubscribe-Post:
 List-Help; bh=ALOJLW4vHChq100TMz2VgsR3qaDu7/PE+O7E58IVe04=; b=hG3vRtA7ppmurmS
 oMxmjrW3quVn4R5xvneY4Y17ed11aZRb1gCBn4l084zpPrmCq0DjH3ToeWit6/jlHfraghXTDA/SS
 +t173b9Ro9ZNhplRKnlSc8kXYYCPC3vEQZFW6p3qDHhJVhDNDxVbt46TCZEnzra5Zb3+nmakztjDs
 0U=;
Date: Wed, 14 Jan 2026 14:20:19 +0100
To: Philippe =?utf-8?Q?Mathieu-Daud=C3=A9?= <philmd@linaro.org>
Cc: qemu-devel@nongnu.org, Helge Deller <deller@gmx.de>, 
 Richard Henderson <richard.henderson@linaro.org>, palmer@dabbelt.com,
 alistair.francis@wdc.com, 
 pbonzini@redhat.com, gaosong@loongson.cn, maobibo@loongson.cn
Subject: Re: [PATCH v3 2/7] target/hppa: Define PA[20|1X] physical address
 space size
Message-ID: <vny3gezfqo3wmwbjdcg64wxjt6mfhhp47pqfj5dlrbyr5urbwh@ijszrun7nwwq>
References: <20260112-phys_addr-v3-0-5f90fdb4015f@rev.ng>
 <20260112-phys_addr-v3-2-5f90fdb4015f@rev.ng>
 <a96d6954-4242-4358-ad85-cc170749e736@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <a96d6954-4242-4358-ad85-cc170749e736@linaro.org>
Received-SPF: pass client-ip=94.130.142.21; envelope-from=anjo@rev.ng;
 helo=rev.ng
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: qemu development <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-to:  Anton Johansson <anjo@rev.ng>
From:  Anton Johansson via qemu development <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 12/01/26, Philippe Mathieu-Daudé wrote:
> On 12/1/26 13:22, Anton Johansson wrote:
> > When converting virtual to physical addresses,
> > TARGET_PHYS_ADDR_SPACE_BITS is used under PA-RISC 2.0, and an explicit
> > cast to uint32_t is used under PA-RISC 1.X.  Replace the former with a
> > more specific macro limited to mem_helper.c, and make the latter
> > conversion explicit by defining the size of the physical address space
> > for PA-RISC 1.X.
> > 
> > Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
> > Signed-off-by: Anton Johansson <anjo@rev.ng>
> > ---
> >   target/hppa/mem_helper.c | 23 ++++++++++++++++++-----
> >   1 file changed, 18 insertions(+), 5 deletions(-)
> > 
> > diff --git a/target/hppa/mem_helper.c b/target/hppa/mem_helper.c
> > index cce82e6599..8563bb0e2a 100644
> > --- a/target/hppa/mem_helper.c
> > +++ b/target/hppa/mem_helper.c
> > @@ -29,6 +29,19 @@
> >   #include "hw/core/cpu.h"
> >   #include "trace.h"
> > +/*
> > + * 64-bit (PA-RISC 2.0) machines are assumed to run PA-8700, and 32-bit
> > + * machines 7300LC.  This gives 44 and 32 bits of physical address space
> > + * respectively.
> > + *
> > + *   CPU model        Physical address space bits
> > + *   PA-7000--7300LC  32
> > + *   PA-8000--8600    40
> > + *   PA-8700--8900    44
> > + */
> > +#define HPPA_PHYS_ADDR_SPACE_BITS_PA20 44
> > +#define HPPA_PHYS_ADDR_SPACE_BITS_PA1X 32
> > +
> >   hwaddr hppa_abs_to_phys_pa2_w1(vaddr addr)
> >   {
> >       /*
> > @@ -42,8 +55,8 @@ hwaddr hppa_abs_to_phys_pa2_w1(vaddr addr)
> >        * Since the supported physical address space is below 54 bits, the
> >        * H-8 algorithm is moot and all that is left is to truncate.
> >        */
> > -    QEMU_BUILD_BUG_ON(TARGET_PHYS_ADDR_SPACE_BITS > 54);
> > -    return sextract64(addr, 0, TARGET_PHYS_ADDR_SPACE_BITS);
> > +    QEMU_BUILD_BUG_ON(HPPA_PHYS_ADDR_SPACE_BITS_PA20 > 54);
> > +    return sextract64(addr, 0, HPPA_PHYS_ADDR_SPACE_BITS_PA20);
> >   }
> >   hwaddr hppa_abs_to_phys_pa2_w0(vaddr addr)
> > @@ -67,7 +80,7 @@ hwaddr hppa_abs_to_phys_pa2_w0(vaddr addr)
> >            * is what can be seen on physical machines too.
> >            */
> >           addr = (uint32_t)addr;
> > -        addr |= -1ull << (TARGET_PHYS_ADDR_SPACE_BITS - 4);
> > +        addr |= -1ull << (HPPA_PHYS_ADDR_SPACE_BITS_PA20 - 4);
> >       }
> >       return addr;
> >   }
> > @@ -217,7 +230,7 @@ int hppa_get_physical_address(CPUHPPAState *env, vaddr addr, int mmu_idx,
> >               if (hppa_is_pa20(env)) {
> >                   phys = hppa_abs_to_phys_pa2_w0(addr);
> >               } else {
> > -                phys = (uint32_t)addr;
> > +                phys = extract64(addr, 0, HPPA_PHYS_ADDR_SPACE_BITS_PA1X);
> >               }
> >               break;
> >           default:
> > @@ -558,7 +571,7 @@ static void itlbt_pa20(CPUHPPAState *env, target_ulong r1,
> >       /* Align per the page size. */
> >       ent->pa &= TARGET_PAGE_MASK << mask_shift;
> >       /* Ignore the bits beyond physical address space. */
> > -    ent->pa = sextract64(ent->pa, 0, TARGET_PHYS_ADDR_SPACE_BITS);
> > +    ent->pa = sextract64(ent->pa, 0, HPPA_PHYS_ADDR_SPACE_BITS_PA20);
> >       ent->t = extract64(r2, 61, 1);
> >       ent->d = extract64(r2, 60, 1);
> > 
> 
> Patch LGTM but fails on CI on 2 distinct jobs...
> 
> 166/793 func-quick+func-hppa - qemu:func-hppa-seabios          TIMEOUT
> 90.05s   killed by signal 15 SIGTERM
> 
> 209/276 qemu:func-quick+func-hppa / func-hppa-seabios
> TIMEOUT         180.04s   (exit status 143 or signal 15 SIGTERM)
> 
> Works with:
> 
> -- >8 --
> diff --git a/target/hppa/mem_helper.c b/target/hppa/mem_helper.c
> index 40d28435aa8..e7a26398c5a 100644
> --- a/target/hppa/mem_helper.c
> +++ b/target/hppa/mem_helper.c
> @@ -82,3 +82,3 @@ hwaddr hppa_abs_to_phys_pa2_w0(vaddr addr)
>          addr = (uint32_t)addr;
> -        addr |= -1ull << (TARGET_PHYS_ADDR_SPACE_BITS - 4);
> +        addr |= -1ull << (HPPA_PHYS_ADDR_SPACE_BITS_PA20 - 8);
>      }
> ---
> 
> PA-8000--8600 case with 40 bits?

Ouch!

AFAICT SeaBIOS runs on a C3700 (PA-8700) which is supposed to have a
44-bit physical address space.  I've tried to look around for any other
assumption of 40-bit physical addresses in QEMU and SeaBIOS but not
found anything yet..

