digraph "CFG for '_Z10uniformAddPiS_iii' function" {
	label="CFG for '_Z10uniformAddPiS_iii' function";

	Node0x50c2af0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = icmp eq i32 %6, 0\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  br i1 %7, label %9, label %15\l|{<s0>T|<s1>F}}"];
	Node0x50c2af0:s0 -> Node0x50c2220;
	Node0x50c2af0:s1 -> Node0x50c41a0;
	Node0x50c2220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%9:\l9:                                                \l  %10 = add i32 %8, %3\l  %11 = zext i32 %10 to i64\l  %12 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %11\l  %13 = load i32, i32 addrspace(1)* %12, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %14 = sitofp i32 %13 to float\l  store float %14, float addrspace(3)* @_ZZ10uniformAddPiS_iiiE3uni, align 4,\l... !tbaa !10\l  br label %15\l}"];
	Node0x50c2220 -> Node0x50c41a0;
	Node0x50c41a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %17 = getelementptr i8, i8 addrspace(4)* %16, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !12, !invariant.load\l... !9\l  %20 = zext i16 %19 to i32\l  %21 = shl i32 %8, 8\l  %22 = ashr exact i32 %21, 7\l  %23 = mul i32 %22, %20\l  %24 = add i32 %6, %4\l  %25 = add i32 %24, %23\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %26 = load float, float addrspace(3)* @_ZZ10uniformAddPiS_iiiE3uni, align 4,\l... !tbaa !10\l  %27 = zext i32 %25 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %30 = sitofp i32 %29 to float\l  %31 = fadd contract float %26, %30\l  %32 = fptosi float %31 to i32\l  store i32 %32, i32 addrspace(1)* %28, align 4, !tbaa !5\l  %33 = add nuw nsw i32 %6, %20\l  %34 = icmp ult i32 %33, %2\l  %35 = uitofp i1 %34 to float\l  %36 = fmul contract float %26, %35\l  %37 = add i32 %25, %20\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !5\l  %41 = sitofp i32 %40 to float\l  %42 = fadd contract float %36, %41\l  %43 = fptosi float %42 to i32\l  store i32 %43, i32 addrspace(1)* %39, align 4, !tbaa !5\l  ret void\l}"];
}
