// Generated by CIRCT unknown git version
module ecc_encoding_mux(	// file.cleaned.mlir:2:3
  input  [2:0]  cfg_sram_mode_i,	// file.cleaned.mlir:2:34
  input  [1:0]  cfg_ecc_enable_i,	// file.cleaned.mlir:2:60
  input  [19:0] a0_data_i,	// file.cleaned.mlir:2:87
                a1_data_i,	// file.cleaned.mlir:2:108
                b0_data_i,	// file.cleaned.mlir:2:129
                b1_data_i,	// file.cleaned.mlir:2:150
                a0_bitmask_i,	// file.cleaned.mlir:2:171
                a1_bitmask_i,	// file.cleaned.mlir:2:195
                b0_bitmask_i,	// file.cleaned.mlir:2:219
                b1_bitmask_i,	// file.cleaned.mlir:2:243
                a0_data_ecc_i,	// file.cleaned.mlir:2:267
                a1_data_ecc_i,	// file.cleaned.mlir:2:292
                b0_data_ecc_i,	// file.cleaned.mlir:2:317
                b1_data_ecc_i,	// file.cleaned.mlir:2:342
  output [19:0] a0_data_o,	// file.cleaned.mlir:2:368
                a1_data_o,	// file.cleaned.mlir:2:389
                b0_data_o,	// file.cleaned.mlir:2:410
                b1_data_o,	// file.cleaned.mlir:2:431
                a0_bitmask_o,	// file.cleaned.mlir:2:452
                a1_bitmask_o,	// file.cleaned.mlir:2:476
                b0_bitmask_o,	// file.cleaned.mlir:2:500
                b1_bitmask_o	// file.cleaned.mlir:2:524
);

  wire _GEN =
    cfg_ecc_enable_i[0] & cfg_sram_mode_i == 3'h0 | cfg_ecc_enable_i[0]
    & cfg_sram_mode_i == 3'h2 | cfg_ecc_enable_i[1] & cfg_sram_mode_i == 3'h3;	// file.cleaned.mlir:3:14, :4:14, :5:14, :7:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:11
  assign a0_data_o = cfg_ecc_enable_i[0] ? a0_data_ecc_i : a0_data_i;	// file.cleaned.mlir:7:10, :8:10, :24:5
  assign a1_data_o = _GEN ? a1_data_ecc_i : a1_data_i;	// file.cleaned.mlir:17:11, :18:11, :24:5
  assign b0_data_o = cfg_ecc_enable_i[0] ? b0_data_ecc_i : b0_data_i;	// file.cleaned.mlir:7:10, :20:11, :24:5
  assign b1_data_o = _GEN ? b1_data_ecc_i : b1_data_i;	// file.cleaned.mlir:17:11, :22:11, :24:5
  assign a0_bitmask_o = cfg_ecc_enable_i[0] ? 20'hFFFFF : a0_bitmask_i;	// file.cleaned.mlir:6:16, :7:10, :9:10, :24:5
  assign a1_bitmask_o = _GEN ? 20'hFFFFF : a1_bitmask_i;	// file.cleaned.mlir:6:16, :17:11, :19:11, :24:5
  assign b0_bitmask_o = cfg_ecc_enable_i[0] ? 20'hFFFFF : b0_bitmask_i;	// file.cleaned.mlir:6:16, :7:10, :21:11, :24:5
  assign b1_bitmask_o = _GEN ? 20'hFFFFF : b1_bitmask_i;	// file.cleaned.mlir:6:16, :17:11, :23:11, :24:5
endmodule

