INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:41:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 buffer52/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 1.590ns (21.254%)  route 5.891ns (78.746%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3012, unset)         0.508     0.508    buffer52/clk
    SLICE_X41Y80         FDRE                                         r  buffer52/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer52/outs_reg[1]/Q
                         net (fo=3, routed)           0.437     1.143    buffer52/buffer52_outs[1]
    SLICE_X40Y80         LUT5 (Prop_lut5_I1_O)        0.121     1.264 r  buffer52/memEndValid_i_6__0/O
                         net (fo=13, routed)          0.648     1.912    buffer52/outs_reg[4]_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.043     1.955 r  buffer52/dataReg[0]_i_2__13/O
                         net (fo=2, routed)           0.310     2.264    control_merge5/tehb/control/dataReg_reg[0]_4
    SLICE_X27Y74         LUT6 (Prop_lut6_I1_O)        0.043     2.307 f  control_merge5/tehb/control/fullReg_i_8__3/O
                         net (fo=6, routed)           0.436     2.743    control_merge5/tehb/control/fullReg_reg_1
    SLICE_X28Y73         LUT2 (Prop_lut2_I0_O)        0.049     2.792 f  control_merge5/tehb/control/transmitValue_i_3__24/O
                         net (fo=4, routed)           0.220     3.012    buffer26/control/fullReg_i_2__19
    SLICE_X29Y74         LUT5 (Prop_lut5_I0_O)        0.129     3.141 r  buffer26/control/fullReg_i_6__6/O
                         net (fo=1, routed)           0.345     3.486    control_merge6/tehb/control/transmitValue_reg_8
    SLICE_X31Y78         LUT6 (Prop_lut6_I1_O)        0.043     3.529 f  control_merge6/tehb/control/fullReg_i_2__19/O
                         net (fo=20, routed)          0.693     4.223    fork30/control/generateBlocks[0].regblock/dataReg[6]_i_3__3
    SLICE_X51Y80         LUT6 (Prop_lut6_I3_O)        0.043     4.266 f  fork30/control/generateBlocks[0].regblock/dataReg[6]_i_4/O
                         net (fo=3, routed)           0.423     4.689    fork27/control/generateBlocks[0].regblock/dataReg_reg[6]
    SLICE_X47Y79         LUT3 (Prop_lut3_I1_O)        0.049     4.738 f  fork27/control/generateBlocks[0].regblock/dataReg[6]_i_3__3/O
                         net (fo=4, routed)           0.452     5.190    fork27/control/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X46Y87         LUT3 (Prop_lut3_I0_O)        0.129     5.319 r  fork27/control/generateBlocks[0].regblock/fullReg_i_2__5/O
                         net (fo=33, routed)          0.697     6.016    lsq2/handshake_lsq_lsq2_core/load3_addrOut_valid
    SLICE_X46Y99         LUT4 (Prop_lut4_I3_O)        0.048     6.064 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]_i_4/O
                         net (fo=3, routed)           0.334     6.398    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_5_0
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.126     6.524 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_17/O
                         net (fo=1, routed)           0.000     6.524    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_17_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.770 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.770    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.820 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.820    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.972 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_8/O[1]
                         net (fo=2, routed)           0.245     7.217    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[13]
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.121     7.338 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]_i_1/O
                         net (fo=7, routed)           0.651     7.989    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_5
    SLICE_X51Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=3012, unset)         0.483     9.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X51Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X51Y107        FDRE (Setup_fdre_C_CE)      -0.194     9.453    lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  1.464    




