#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b58d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b58f10 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1b40f80 .functor NOT 1, L_0x1b9b990, C4<0>, C4<0>, C4<0>;
L_0x1b9b7b0 .functor XOR 10, L_0x1b9b550, L_0x1b9b710, C4<0000000000>, C4<0000000000>;
L_0x1b9b8f0 .functor XOR 10, L_0x1b9b7b0, L_0x1b9b820, C4<0000000000>, C4<0000000000>;
v0x1b97210_0 .net *"_ivl_10", 9 0, L_0x1b9b820;  1 drivers
v0x1b97310_0 .net *"_ivl_12", 9 0, L_0x1b9b8f0;  1 drivers
v0x1b973f0_0 .net *"_ivl_2", 9 0, L_0x1b9b4b0;  1 drivers
v0x1b974b0_0 .net *"_ivl_4", 9 0, L_0x1b9b550;  1 drivers
v0x1b97590_0 .net *"_ivl_6", 9 0, L_0x1b9b710;  1 drivers
v0x1b976c0_0 .net *"_ivl_8", 9 0, L_0x1b9b7b0;  1 drivers
v0x1b977a0_0 .var "clk", 0 0;
v0x1b97840_0 .net "in", 3 0, v0x1b94430_0;  1 drivers
v0x1b978e0_0 .net "out_any_dut", 3 1, L_0x1b9a010;  1 drivers
v0x1b979a0_0 .net "out_any_ref", 3 1, L_0x1b41540;  1 drivers
v0x1b97a70_0 .net "out_both_dut", 2 0, L_0x1b99660;  1 drivers
v0x1b97b40_0 .net "out_both_ref", 2 0, L_0x1b41270;  1 drivers
v0x1b97c10_0 .net "out_different_dut", 3 0, L_0x1b9ae00;  1 drivers
v0x1b97ce0_0 .net "out_different_ref", 3 0, L_0x1b41790;  1 drivers
v0x1b97db0_0 .var/2u "stats1", 287 0;
v0x1b97e70_0 .var/2u "strobe", 0 0;
v0x1b97f30_0 .net "tb_match", 0 0, L_0x1b9b990;  1 drivers
v0x1b98000_0 .net "tb_mismatch", 0 0, L_0x1b40f80;  1 drivers
v0x1b980a0_0 .net "wavedrom_enable", 0 0, v0x1b94590_0;  1 drivers
v0x1b98170_0 .net "wavedrom_title", 511 0, v0x1b94630_0;  1 drivers
E_0x1b52a60/0 .event negedge, v0x1b94370_0;
E_0x1b52a60/1 .event posedge, v0x1b94370_0;
E_0x1b52a60 .event/or E_0x1b52a60/0, E_0x1b52a60/1;
L_0x1b9b4b0 .concat [ 4 3 3 0], L_0x1b41790, L_0x1b41540, L_0x1b41270;
L_0x1b9b550 .concat [ 4 3 3 0], L_0x1b41790, L_0x1b41540, L_0x1b41270;
L_0x1b9b710 .concat [ 4 3 3 0], L_0x1b9ae00, L_0x1b9a010, L_0x1b99660;
L_0x1b9b820 .concat [ 4 3 3 0], L_0x1b41790, L_0x1b41540, L_0x1b41270;
L_0x1b9b990 .cmp/eeq 10, L_0x1b9b4b0, L_0x1b9b8f0;
S_0x1b590a0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1b58f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1b41270 .functor AND 3, L_0x1b98270, L_0x1b98310, C4<111>, C4<111>;
L_0x1b41540 .functor OR 3, L_0x1b984a0, L_0x1b98540, C4<000>, C4<000>;
L_0x1b41790 .functor XOR 4, v0x1b94430_0, L_0x1b98990, C4<0000>, C4<0000>;
v0x1b40770_0 .net *"_ivl_1", 2 0, L_0x1b98270;  1 drivers
v0x1b40ab0_0 .net *"_ivl_13", 0 0, L_0x1b98700;  1 drivers
v0x1b40d80_0 .net *"_ivl_15", 2 0, L_0x1b988b0;  1 drivers
v0x1b41090_0 .net *"_ivl_16", 3 0, L_0x1b98990;  1 drivers
v0x1b41380_0 .net *"_ivl_3", 2 0, L_0x1b98310;  1 drivers
v0x1b41650_0 .net *"_ivl_7", 2 0, L_0x1b984a0;  1 drivers
v0x1b41860_0 .net *"_ivl_9", 2 0, L_0x1b98540;  1 drivers
v0x1b93740_0 .net "in", 3 0, v0x1b94430_0;  alias, 1 drivers
v0x1b93820_0 .net "out_any", 3 1, L_0x1b41540;  alias, 1 drivers
v0x1b93990_0 .net "out_both", 2 0, L_0x1b41270;  alias, 1 drivers
v0x1b93a70_0 .net "out_different", 3 0, L_0x1b41790;  alias, 1 drivers
L_0x1b98270 .part v0x1b94430_0, 0, 3;
L_0x1b98310 .part v0x1b94430_0, 1, 3;
L_0x1b984a0 .part v0x1b94430_0, 0, 3;
L_0x1b98540 .part v0x1b94430_0, 1, 3;
L_0x1b98700 .part v0x1b94430_0, 0, 1;
L_0x1b988b0 .part v0x1b94430_0, 1, 3;
L_0x1b98990 .concat [ 3 1 0 0], L_0x1b988b0, L_0x1b98700;
S_0x1b93bd0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1b58f10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b94370_0 .net "clk", 0 0, v0x1b977a0_0;  1 drivers
v0x1b94430_0 .var "in", 3 0;
v0x1b944f0_0 .net "tb_match", 0 0, L_0x1b9b990;  alias, 1 drivers
v0x1b94590_0 .var "wavedrom_enable", 0 0;
v0x1b94630_0 .var "wavedrom_title", 511 0;
E_0x1b525f0 .event posedge, v0x1b94370_0;
E_0x1b52ee0 .event negedge, v0x1b94370_0;
S_0x1b93e70 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1b93bd0;
 .timescale -12 -12;
v0x1b94070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b94170 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1b93bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b94800 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1b58f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1b59ce0 .functor AND 1, L_0x1b99000, L_0x1b990e0, C4<1>, C4<1>;
L_0x1b6c3d0 .functor AND 1, L_0x1b99430, L_0x1b99520, C4<1>, C4<1>;
L_0x1b6c440 .functor AND 1, L_0x1b99850, L_0x1b998f0, C4<1>, C4<1>;
L_0x1b99990 .functor OR 1, L_0x1b99aa0, L_0x1b99b40, C4<0>, C4<0>;
L_0x1b99f00 .functor OR 1, L_0x1b99d30, L_0x1b99dd0, C4<0>, C4<0>;
L_0x1b9a380 .functor OR 1, L_0x1b9a1a0, L_0x1b9a2e0, C4<0>, C4<0>;
L_0x1b9a6c0 .functor XOR 1, L_0x1b9a520, L_0x1b9a240, C4<0>, C4<0>;
L_0x1b9a9d0 .functor XOR 1, L_0x1b9a7d0, L_0x1b9a930, C4<0>, C4<0>;
L_0x1b9ad40 .functor XOR 1, L_0x1b9ab30, L_0x1b9aca0, C4<0>, C4<0>;
L_0x1b9b2f0 .functor XOR 1, L_0x1b9b0c0, L_0x1b9b160, C4<0>, C4<0>;
v0x1b94a70_0 .net *"_ivl_11", 0 0, L_0x1b98cb0;  1 drivers
v0x1b94b50_0 .net *"_ivl_16", 0 0, L_0x1b98f10;  1 drivers
v0x1b94c30_0 .net *"_ivl_20", 0 0, L_0x1b99000;  1 drivers
v0x1b94d20_0 .net *"_ivl_22", 0 0, L_0x1b990e0;  1 drivers
v0x1b94e00_0 .net *"_ivl_23", 0 0, L_0x1b59ce0;  1 drivers
v0x1b94f30_0 .net *"_ivl_28", 0 0, L_0x1b99430;  1 drivers
v0x1b95010_0 .net *"_ivl_3", 0 0, L_0x1b98b70;  1 drivers
v0x1b950f0_0 .net *"_ivl_30", 0 0, L_0x1b99520;  1 drivers
v0x1b951d0_0 .net *"_ivl_31", 0 0, L_0x1b6c3d0;  1 drivers
v0x1b95340_0 .net *"_ivl_37", 0 0, L_0x1b99850;  1 drivers
v0x1b95420_0 .net *"_ivl_39", 0 0, L_0x1b998f0;  1 drivers
v0x1b95500_0 .net *"_ivl_40", 0 0, L_0x1b6c440;  1 drivers
v0x1b955e0_0 .net *"_ivl_45", 0 0, L_0x1b99aa0;  1 drivers
v0x1b956c0_0 .net *"_ivl_47", 0 0, L_0x1b99b40;  1 drivers
v0x1b957a0_0 .net *"_ivl_48", 0 0, L_0x1b99990;  1 drivers
v0x1b95880_0 .net *"_ivl_53", 0 0, L_0x1b99d30;  1 drivers
v0x1b95960_0 .net *"_ivl_55", 0 0, L_0x1b99dd0;  1 drivers
v0x1b95a40_0 .net *"_ivl_56", 0 0, L_0x1b99f00;  1 drivers
v0x1b95b20_0 .net *"_ivl_62", 0 0, L_0x1b9a1a0;  1 drivers
v0x1b95c00_0 .net *"_ivl_64", 0 0, L_0x1b9a2e0;  1 drivers
v0x1b95ce0_0 .net *"_ivl_65", 0 0, L_0x1b9a380;  1 drivers
v0x1b95dc0_0 .net *"_ivl_7", 0 0, L_0x1b98c10;  1 drivers
v0x1b95ea0_0 .net *"_ivl_70", 0 0, L_0x1b9a520;  1 drivers
v0x1b95f80_0 .net *"_ivl_72", 0 0, L_0x1b9a240;  1 drivers
v0x1b96060_0 .net *"_ivl_73", 0 0, L_0x1b9a6c0;  1 drivers
v0x1b96140_0 .net *"_ivl_78", 0 0, L_0x1b9a7d0;  1 drivers
v0x1b96220_0 .net *"_ivl_80", 0 0, L_0x1b9a930;  1 drivers
v0x1b96300_0 .net *"_ivl_81", 0 0, L_0x1b9a9d0;  1 drivers
v0x1b963e0_0 .net *"_ivl_86", 0 0, L_0x1b9ab30;  1 drivers
v0x1b964c0_0 .net *"_ivl_88", 0 0, L_0x1b9aca0;  1 drivers
v0x1b965a0_0 .net *"_ivl_89", 0 0, L_0x1b9ad40;  1 drivers
v0x1b96680_0 .net *"_ivl_95", 0 0, L_0x1b9b0c0;  1 drivers
v0x1b96760_0 .net *"_ivl_97", 0 0, L_0x1b9b160;  1 drivers
v0x1b96a50_0 .net *"_ivl_98", 0 0, L_0x1b9b2f0;  1 drivers
v0x1b96b30_0 .net "in", 3 0, v0x1b94430_0;  alias, 1 drivers
v0x1b96bf0_0 .net "in_wrapped", 3 0, L_0x1b98d50;  1 drivers
v0x1b96cd0_0 .net "out_any", 3 1, L_0x1b9a010;  alias, 1 drivers
v0x1b96db0_0 .net "out_both", 2 0, L_0x1b99660;  alias, 1 drivers
v0x1b96e90_0 .net "out_different", 3 0, L_0x1b9ae00;  alias, 1 drivers
L_0x1b98b70 .part v0x1b94430_0, 3, 1;
L_0x1b98c10 .part v0x1b94430_0, 0, 1;
L_0x1b98cb0 .part v0x1b94430_0, 1, 1;
L_0x1b98d50 .concat8 [ 1 1 1 1], L_0x1b98b70, L_0x1b98c10, L_0x1b98cb0, L_0x1b98f10;
L_0x1b98f10 .part v0x1b94430_0, 2, 1;
L_0x1b99000 .part v0x1b94430_0, 0, 1;
L_0x1b990e0 .part v0x1b94430_0, 1, 1;
L_0x1b99430 .part v0x1b94430_0, 1, 1;
L_0x1b99520 .part v0x1b94430_0, 2, 1;
L_0x1b99660 .concat8 [ 1 1 1 0], L_0x1b59ce0, L_0x1b6c3d0, L_0x1b6c440;
L_0x1b99850 .part v0x1b94430_0, 2, 1;
L_0x1b998f0 .part v0x1b94430_0, 3, 1;
L_0x1b99aa0 .part v0x1b94430_0, 1, 1;
L_0x1b99b40 .part v0x1b94430_0, 0, 1;
L_0x1b99d30 .part v0x1b94430_0, 2, 1;
L_0x1b99dd0 .part v0x1b94430_0, 1, 1;
L_0x1b9a010 .concat8 [ 1 1 1 0], L_0x1b99990, L_0x1b99f00, L_0x1b9a380;
L_0x1b9a1a0 .part v0x1b94430_0, 3, 1;
L_0x1b9a2e0 .part v0x1b94430_0, 2, 1;
L_0x1b9a520 .part v0x1b94430_0, 0, 1;
L_0x1b9a240 .part L_0x1b98d50, 0, 1;
L_0x1b9a7d0 .part v0x1b94430_0, 1, 1;
L_0x1b9a930 .part L_0x1b98d50, 1, 1;
L_0x1b9ab30 .part v0x1b94430_0, 2, 1;
L_0x1b9aca0 .part L_0x1b98d50, 2, 1;
L_0x1b9ae00 .concat8 [ 1 1 1 1], L_0x1b9a6c0, L_0x1b9a9d0, L_0x1b9ad40, L_0x1b9b2f0;
L_0x1b9b0c0 .part v0x1b94430_0, 3, 1;
L_0x1b9b160 .part L_0x1b98d50, 3, 1;
S_0x1b96ff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1b58f10;
 .timescale -12 -12;
E_0x1b39a20 .event anyedge, v0x1b97e70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b97e70_0;
    %nor/r;
    %assign/vec4 v0x1b97e70_0, 0;
    %wait E_0x1b39a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b93bd0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b52ee0;
    %wait E_0x1b525f0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b525f0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b525f0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b525f0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b525f0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b52ee0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b94170;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b94430_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b52ee0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b94430_0, 0;
    %wait E_0x1b525f0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b94430_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b58f10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b977a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b97e70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b58f10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b977a0_0;
    %inv;
    %store/vec4 v0x1b977a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b58f10;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b94370_0, v0x1b98000_0, v0x1b97840_0, v0x1b97b40_0, v0x1b97a70_0, v0x1b979a0_0, v0x1b978e0_0, v0x1b97ce0_0, v0x1b97c10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b58f10;
T_7 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b58f10;
T_8 ;
    %wait E_0x1b52a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b97db0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
    %load/vec4 v0x1b97f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b97db0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b97b40_0;
    %load/vec4 v0x1b97b40_0;
    %load/vec4 v0x1b97a70_0;
    %xor;
    %load/vec4 v0x1b97b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1b979a0_0;
    %load/vec4 v0x1b979a0_0;
    %load/vec4 v0x1b978e0_0;
    %xor;
    %load/vec4 v0x1b979a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1b97ce0_0;
    %load/vec4 v0x1b97ce0_0;
    %load/vec4 v0x1b97c10_0;
    %xor;
    %load/vec4 v0x1b97ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1b97db0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b97db0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/gatesv/iter4/response1/top_module.sv";
