// Seed: 1132750626
module module_0;
  wire [1 'b0 : -1] id_1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_1  = 32'd59,
    parameter id_10 = 32'd51,
    parameter id_15 = 32'd35
) (
    output tri0 id_0,
    input supply0 _id_1,
    input tri1 id_2,
    output wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri0 id_7,
    output wand id_8,
    output logic id_9,
    input wor _id_10,
    input tri id_11,
    input wand id_12,
    input supply1 id_13[id_1 : id_15],
    output tri1 id_14,
    input tri0 _id_15["" -  id_10 : 1 'b0],
    input wand id_16,
    output supply1 id_17
);
  always_ff id_9 = -1;
  module_0 modCall_1 ();
  wire [id_1 : id_15] id_19;
endmodule
