# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/cam2022/CPRE-381/ProjectP1/FetchLogic
# reading modelsim.ini
vcom -reportprogress 300 -work work /home/cam2022/CPRE-381/ProjectP1/FetchLogic/FetchLogic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:23:27 on Mar 21,2024
# vcom -reportprogress 300 -work work /home/cam2022/CPRE-381/ProjectP1/FetchLogic/FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FetchLogic
# -- Compiling architecture structural of FetchLogic
# End time: 10:23:27 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cam2022/CPRE-381/ProjectP1/FetchLogic/tb_FetchLogic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:23:29 on Mar 21,2024
# vcom -reportprogress 300 -work work /home/cam2022/CPRE-381/ProjectP1/FetchLogic/tb_FetchLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_FetchLogic
# -- Compiling architecture mixed of tb_FetchLogic
# End time: 10:23:29 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetchlogic
# vsim work.tb_fetchlogic 
# Start time: 10:23:41 on Mar 21,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_fetchlogic(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.fetchlogic(structural)#1
# Loading work.addsub(structural)#1
# Loading work.regfile(structural)#1
add wave -position insertpoint sim:/tb_fetchlogic/*
run 400
# End time: 10:25:08 on Mar 21,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
