Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  8 21:33:52 2020
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file H1_timing_summary_routed.rpt -rpx H1_timing_summary_routed.rpx -warn_on_violation
| Design       : H1
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: X[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[13] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: X[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[2][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[3][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tap_reg[5][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.401        0.000                      0                   96        0.126        0.000                      0                   96        2.315        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.714}        5.429           184.196         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.401        0.000                      0                   96        0.126        0.000                      0                   96        2.315        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.379ns (27.866%)  route 3.570ns (72.134%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.391 r  M4/U1/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    M4/U1/Y_reg[27]_i_1_n_1
    SLICE_X108Y198       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.556 r  M4/U1/Y_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.556    p_0_in[29]
    SLICE_X108Y198       FDRE                                         r  Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y198       FDRE                                         r  Y_reg[29]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y198       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[29]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.365ns (27.662%)  route 3.570ns (72.338%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.391 r  M4/U1/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    M4/U1/Y_reg[27]_i_1_n_1
    SLICE_X108Y198       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.542 r  M4/U1/Y_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.542    p_0_in[31]
    SLICE_X108Y198       FDRE                                         r  Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y198       FDRE                                         r  Y_reg[31]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y198       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[31]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.326ns (27.085%)  route 3.570ns (72.915%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.391 r  M4/U1/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    M4/U1/Y_reg[27]_i_1_n_1
    SLICE_X108Y198       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.503 r  M4/U1/Y_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.503    p_0_in[30]
    SLICE_X108Y198       FDRE                                         r  Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y198       FDRE                                         r  Y_reg[30]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y198       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[30]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.325ns (27.070%)  route 3.570ns (72.930%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.502 r  M4/U1/Y_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.502    p_0_in[25]
    SLICE_X108Y197       FDRE                                         r  Y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y197       FDRE                                         r  Y_reg[25]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y197       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[25]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.322ns (27.026%)  route 3.570ns (72.974%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.391 r  M4/U1/Y_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.391    M4/U1/Y_reg[27]_i_1_n_1
    SLICE_X108Y198       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.499 r  M4/U1/Y_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.499    p_0_in[28]
    SLICE_X108Y198       FDRE                                         r  Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y198       FDRE                                         r  Y_reg[28]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y198       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[28]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.311ns (26.861%)  route 3.570ns (73.139%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.488 r  M4/U1/Y_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.488    p_0_in[27]
    SLICE_X108Y197       FDRE                                         r  Y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y197       FDRE                                         r  Y_reg[27]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y197       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[27]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.272ns (26.272%)  route 3.570ns (73.728%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.449 r  M4/U1/Y_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.449    p_0_in[26]
    SLICE_X108Y197       FDRE                                         r  Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y197       FDRE                                         r  Y_reg[26]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y197       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[26]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.271ns (26.257%)  route 3.570ns (73.743%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.448 r  M4/U1/Y_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.448    p_0_in[21]
    SLICE_X108Y196       FDRE                                         r  Y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y196       FDRE                                         r  Y_reg[21]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y196       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[21]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 1.268ns (26.211%)  route 3.570ns (73.789%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.337 r  M4/U1/Y_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    M4/U1/Y_reg[23]_i_1_n_1
    SLICE_X108Y197       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.445 r  M4/U1/Y_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.445    p_0_in[24]
    SLICE_X108Y197       FDRE                                         r  Y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y197       FDRE                                         r  Y_reg[24]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y197       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[24]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 tap_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            Y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.429ns  (CLK rise@5.429ns - CLK rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.257ns (26.043%)  route 3.570ns (73.957%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.653 - 5.429 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.229     4.608    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y196       FDRE (Prop_fdre_C_Q)         0.223     4.831 r  tap_reg[2][12]/Q
                         net (fo=10, routed)          0.586     5.417    M2/U1/u6/Q[11]
    SLICE_X116Y197       LUT6 (Prop_lut6_I0_O)        0.043     5.460 f  M2/U1/u6/out_reg[1]_i_13__2/O
                         net (fo=8, routed)           0.545     6.005    M2/U1/u6/Y_reg[27]_1
    SLICE_X115Y196       LUT6 (Prop_lut6_I4_O)        0.043     6.048 r  M2/U1/u6/out_reg[1]_i_2__0/O
                         net (fo=29, routed)          0.355     6.403    M2/U1/u6/Y_reg[7]_9
    SLICE_X114Y194       LUT4 (Prop_lut4_I1_O)        0.043     6.446 r  M2/U1/u6/Y[27]_i_112/O
                         net (fo=1, routed)           0.000     6.446    M2/U1/u6/Y[27]_i_112_n_1
    SLICE_X114Y194       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     6.663 f  M2/U1/u6/Y_reg[27]_i_85/O[1]
                         net (fo=6, routed)           0.470     7.132    tmp_1[2]
    SLICE_X116Y195       LUT6 (Prop_lut6_I4_O)        0.125     7.257 r  Y[27]_i_56/O
                         net (fo=5, routed)           0.544     7.801    Y[27]_i_56_n_1
    SLICE_X112Y196       LUT6 (Prop_lut6_I3_O)        0.043     7.844 r  Y[19]_i_39/O
                         net (fo=2, routed)           0.455     8.299    M4/U1/tap_reg[2][15]_5
    SLICE_X110Y196       LUT6 (Prop_lut6_I4_O)        0.043     8.342 f  M4/U1/Y[19]_i_19/O
                         net (fo=3, routed)           0.252     8.594    M4/U1/Y[19]_i_19_n_1
    SLICE_X110Y195       LUT3 (Prop_lut3_I0_O)        0.043     8.637 r  M4/U1/Y[19]_i_5/O
                         net (fo=1, routed)           0.363     9.000    M4/U1/Y[19]_i_5_n_1
    SLICE_X108Y195       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     9.283 r  M4/U1/Y_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    M4/U1/Y_reg[19]_i_1_n_1
    SLICE_X108Y196       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.434 r  M4/U1/Y_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.434    p_0_in[23]
    SLICE_X108Y196       FDRE                                         r  Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.429     5.429 r  
    AU32                                              0.000     5.429 r  CLK (IN)
                         net (fo=0)                   0.000     5.429    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     5.964 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510     8.474    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.096     9.653    CLK_IBUF_BUFG
    SLICE_X108Y196       FDRE                                         r  Y_reg[23]/C
                         clock pessimism              0.263     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X108Y196       FDRE (Setup_fdre_C_D)        0.076     9.957    Y_reg[23]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  0.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tap_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.838%)  route 0.259ns (72.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.541     1.989    CLK_IBUF_BUFG
    SLICE_X109Y194       FDRE                                         r  tap_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y194       FDRE (Prop_fdre_C_Q)         0.100     2.089 r  tap_reg[1][13]/Q
                         net (fo=1, routed)           0.259     2.348    tap_reg[1]__0[13]
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.744     2.435    CLK_IBUF_BUFG
    SLICE_X117Y196       FDRE                                         r  tap_reg[2][13]/C
                         clock pessimism             -0.250     2.184    
    SLICE_X117Y196       FDRE (Hold_fdre_C_D)         0.038     2.222    tap_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tap_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.696%)  route 0.110ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.528     1.976    CLK_IBUF_BUFG
    SLICE_X113Y201       FDRE                                         r  tap_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y201       FDRE (Prop_fdre_C_Q)         0.100     2.076 r  tap_reg[4][9]/Q
                         net (fo=1, routed)           0.110     2.186    tap_reg[4]__0[9]
    SLICE_X114Y201       FDRE                                         r  tap_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.735     2.426    CLK_IBUF_BUFG
    SLICE_X114Y201       FDRE                                         r  tap_reg[5][9]/C
                         clock pessimism             -0.415     2.010    
    SLICE_X114Y201       FDRE (Hold_fdre_C_D)         0.040     2.050    tap_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tap_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.118ns (32.267%)  route 0.248ns (67.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.544     1.992    CLK_IBUF_BUFG
    SLICE_X116Y196       FDRE                                         r  tap_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y196       FDRE (Prop_fdre_C_Q)         0.118     2.110 r  tap_reg[2][9]/Q
                         net (fo=12, routed)          0.248     2.358    tap_reg_n_1_[2][9]
    SLICE_X112Y200       FDRE                                         r  tap_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.733     2.424    CLK_IBUF_BUFG
    SLICE_X112Y200       FDRE                                         r  tap_reg[3][9]/C
                         clock pessimism             -0.242     2.181    
    SLICE_X112Y200       FDRE (Hold_fdre_C_D)         0.040     2.221    tap_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tap_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.542     1.990    CLK_IBUF_BUFG
    SLICE_X115Y192       FDRE                                         r  tap_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y192       FDRE (Prop_fdre_C_Q)         0.100     2.090 r  tap_reg[1][0]/Q
                         net (fo=1, routed)           0.096     2.186    tap_reg[1]__0[0]
    SLICE_X114Y192       FDRE                                         r  tap_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.742     2.433    CLK_IBUF_BUFG
    SLICE_X114Y192       FDRE                                         r  tap_reg[2][0]/C
                         clock pessimism             -0.431     2.001    
    SLICE_X114Y192       FDRE (Hold_fdre_C_D)         0.040     2.041    tap_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tap_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.100ns (26.437%)  route 0.278ns (73.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.543     1.991    CLK_IBUF_BUFG
    SLICE_X115Y196       FDRE                                         r  tap_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y196       FDRE (Prop_fdre_C_Q)         0.100     2.091 r  tap_reg[2][8]/Q
                         net (fo=9, routed)           0.278     2.369    tap_reg_n_1_[2][8]
    SLICE_X112Y200       FDRE                                         r  tap_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.733     2.424    CLK_IBUF_BUFG
    SLICE_X112Y200       FDRE                                         r  tap_reg[3][8]/C
                         clock pessimism             -0.242     2.181    
    SLICE_X112Y200       FDRE (Hold_fdre_C_D)         0.032     2.213    tap_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tap_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.809%)  route 0.114ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.528     1.976    CLK_IBUF_BUFG
    SLICE_X111Y200       FDRE                                         r  tap_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y200       FDRE (Prop_fdre_C_Q)         0.100     2.076 r  tap_reg[3][6]/Q
                         net (fo=9, routed)           0.114     2.190    tap_reg_n_1_[3][6]
    SLICE_X113Y201       FDRE                                         r  tap_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.733     2.424    CLK_IBUF_BUFG
    SLICE_X113Y201       FDRE                                         r  tap_reg[4][6]/C
                         clock pessimism             -0.433     1.990    
    SLICE_X113Y201       FDRE (Hold_fdre_C_D)         0.041     2.031    tap_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 tap_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.917%)  route 0.097ns (45.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.530     1.978    CLK_IBUF_BUFG
    SLICE_X114Y200       FDRE                                         r  tap_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y200       FDRE (Prop_fdre_C_Q)         0.118     2.096 r  tap_reg[4][8]/Q
                         net (fo=1, routed)           0.097     2.193    tap_reg[4]__0[8]
    SLICE_X114Y201       FDRE                                         r  tap_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.735     2.426    CLK_IBUF_BUFG
    SLICE_X114Y201       FDRE                                         r  tap_reg[5][8]/C
                         clock pessimism             -0.433     1.992    
    SLICE_X114Y201       FDRE (Hold_fdre_C_D)         0.040     2.032    tap_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 tap_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.288%)  route 0.112ns (48.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.528     1.976    CLK_IBUF_BUFG
    SLICE_X112Y200       FDRE                                         r  tap_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y200       FDRE (Prop_fdre_C_Q)         0.118     2.094 r  tap_reg[3][9]/Q
                         net (fo=6, routed)           0.112     2.206    tap_reg_n_1_[3][9]
    SLICE_X113Y201       FDRE                                         r  tap_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.733     2.424    CLK_IBUF_BUFG
    SLICE_X113Y201       FDRE                                         r  tap_reg[4][9]/C
                         clock pessimism             -0.433     1.990    
    SLICE_X113Y201       FDRE (Hold_fdre_C_D)         0.043     2.033    tap_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tap_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.544     1.992    CLK_IBUF_BUFG
    SLICE_X114Y199       FDRE                                         r  tap_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y199       FDRE (Prop_fdre_C_Q)         0.118     2.110 r  tap_reg[4][0]/Q
                         net (fo=1, routed)           0.096     2.206    tap_reg[4]__0[0]
    SLICE_X114Y199       FDRE                                         r  tap_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.744     2.435    CLK_IBUF_BUFG
    SLICE_X114Y199       FDRE                                         r  tap_reg[5][0]/C
                         clock pessimism             -0.442     1.992    
    SLICE_X114Y199       FDRE (Hold_fdre_C_D)         0.040     2.032    tap_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Destination:            tap_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.714ns period=5.429ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.565%)  route 0.130ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.528     1.976    CLK_IBUF_BUFG
    SLICE_X111Y200       FDRE                                         r  tap_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y200       FDRE (Prop_fdre_C_Q)         0.100     2.076 r  tap_reg[3][14]/Q
                         net (fo=8, routed)           0.130     2.206    tap_reg_n_1_[3][14]
    SLICE_X111Y201       FDRE                                         r  tap_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.733     2.424    CLK_IBUF_BUFG
    SLICE_X111Y201       FDRE                                         r  tap_reg[4][14]/C
                         clock pessimism             -0.433     1.990    
    SLICE_X111Y201       FDRE (Hold_fdre_C_D)         0.040     2.030    tap_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.714 }
Period(ns):         5.429
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.429       4.021      BUFGCTRL_X0Y0   CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.429       4.679      SLICE_X113Y200  tap_reg[3][13]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.429       4.679      SLICE_X112Y200  tap_reg[4][7]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.429       4.679      SLICE_X115Y201  tap_reg[5][15]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.429       4.679      SLICE_X114Y200  tap_reg[5][5]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.429       4.729      SLICE_X108Y191  Y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.429       4.729      SLICE_X108Y192  Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.429       4.729      SLICE_X108Y192  Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.429       4.729      SLICE_X108Y192  Y_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.429       4.729      SLICE_X108Y192  Y_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X115Y201  tap_reg[5][15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X114Y200  tap_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X113Y200  tap_reg[3][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X112Y200  tap_reg[4][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X115Y201  tap_reg[5][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X114Y200  tap_reg[5][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X113Y200  tap_reg[3][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.715       2.315      SLICE_X112Y200  tap_reg[4][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.715       2.365      SLICE_X114Y200  tap_reg[4][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.715       2.365      SLICE_X114Y201  tap_reg[5][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y191  Y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y192  Y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y192  Y_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y192  Y_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y192  Y_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y193  Y_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X108Y193  Y_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X115Y192  tap_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X115Y192  tap_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.714       2.364      SLICE_X115Y192  tap_reg[1][10]/C



