[2025-09-16 21:13:04] START suite=cs trace=classification_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2497089 heartbeat IPC: 4.005 cumulative IPC: 4.005 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4625531 heartbeat IPC: 4.698 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 54 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4625531 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4625531 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13549234 heartbeat IPC: 1.121 cumulative IPC: 1.121 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24048170 heartbeat IPC: 0.9525 cumulative IPC: 1.03 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 35290164 heartbeat IPC: 0.8895 cumulative IPC: 0.9783 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 47179209 heartbeat IPC: 0.8411 cumulative IPC: 0.94 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 59564667 heartbeat IPC: 0.8074 cumulative IPC: 0.9101 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 72887265 heartbeat IPC: 0.7506 cumulative IPC: 0.879 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 86641484 heartbeat IPC: 0.727 cumulative IPC: 0.8535 (Simulation time: 00 hr 09 min 06 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000010 cycles: 100488946 heartbeat IPC: 0.7222 cumulative IPC: 0.8345 (Simulation time: 00 hr 10 min 16 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 111046258 heartbeat IPC: 0.9472 cumulative IPC: 0.8457 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 116536476 cumulative IPC: 0.8581 (Simulation time: 00 hr 12 min 14 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 116536476 cumulative IPC: 0.8581 (Simulation time: 00 hr 12 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8581 instructions: 100000001 cycles: 116536476
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.00664 Average ROB Occupancy at Mispredict: 2.879e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00151
BRANCH_INDIRECT: 0.00425
BRANCH_CONDITIONAL: 0.00088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 537174
LQ_STALL: 11585
SQ_STALL: 97650


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 319.45364
REPLAY_LOAD: 92.6423
NON_REPLAY_LOAD: 11.0575

== Total ==
ADDR_TRANS: 130976
REPLAY_LOAD: 95051
NON_REPLAY_LOAD: 311147

== Counts ==
ADDR_TRANS: 410
REPLAY_LOAD: 1026
NON_REPLAY_LOAD: 28139

cpu0->cpu0_STLB TOTAL        ACCESS:     546285 HIT:     376622 MISS:     169663 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     546285 HIT:     376622 MISS:     169663 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 160.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1153531 HIT:     371232 MISS:     782299 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     670489 HIT:     181356 MISS:     489133 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      43660 HIT:      29372 MISS:      14288 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      66062 HIT:      65785 MISS:        277 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     373320 HIT:      94719 MISS:     278601 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 78.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6101005 HIT:    6088213 MISS:      12792 MSHR_MERGE:       4489
cpu0->cpu0_L1I LOAD         ACCESS:    6101005 HIT:    6088213 MISS:      12792 MSHR_MERGE:       4489
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 87.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10841933 HIT:    9338817 MISS:    1503116 MSHR_MERGE:     423947
cpu0->cpu0_L1D LOAD         ACCESS:    8847112 HIT:    7854567 MISS:     992545 MSHR_MERGE:     330359
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1600452 HIT:    1463708 MISS:     136744 MSHR_MERGE:      93081
cpu0->cpu0_L1D TRANSLATION  ACCESS:     394369 HIT:      20542 MISS:     373827 MSHR_MERGE:        507
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5023176 HIT:    5020617 MISS:       2559 MSHR_MERGE:       1501
cpu0->cpu0_ITLB LOAD         ACCESS:    5023176 HIT:    5020617 MISS:       2559 MSHR_MERGE:       1501
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 200 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10370927 HIT:    9655874 MISS:     715053 MSHR_MERGE:     169826
cpu0->cpu0_DTLB LOAD         ACCESS:   10370927 HIT:    9655874 MISS:     715053 MSHR_MERGE:     169826
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 53.64 cycles
cpu0->LLC TOTAL        ACCESS:     811089 HIT:     298619 MISS:     512470 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     489132 HIT:     160191 MISS:     328941 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14288 HIT:        298 MISS:      13990 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      29068 HIT:      28963 MISS:        105 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     278601 HIT:     109167 MISS:     169434 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.75 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13095
  ROW_BUFFER_MISS:     499267
  AVG DBUS CONGESTED CYCLE: 6.953
Channel 0 WQ ROW_BUFFER_HIT:       5584
  ROW_BUFFER_MISS:      19365
  FULL:          0
Channel 0 REFRESHES ISSUED:       9711

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       284722        52586        46548        56893
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          858         8610        10018        26035
  STLB miss resolved @ L2C                0         2853        36181        35859        71324
  STLB miss resolved @ LLC                0         1962        28971        42955        70860
  STLB miss resolved @ MEM                0          936        11364        50463       154167

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                382           29          403          143          430
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            3            1           37          153
  STLB miss resolved @ L2C                2            3            0            5           20
  STLB miss resolved @ LLC                4            0            4          103           97
  STLB miss resolved @ MEM               25            5            9          123          865
[2025-09-16 21:25:19] END   suite=cs trace=classification_phase5_core0 (rc=0)
