# UART
Design and Verification of Universal ASynchronous Reciever and Transmitter
(Part-1: Verilog Based Verification of Each IP Block, Part-2: System Verilog Based Testbench Verification)
