{
  "Top": "FIR_HLS",
  "RtlTop": "FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "12 ~ 33",
    "Latency": "11"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Fir_hls",
    "Revision": "2114345624",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_multirate_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.res",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.vhd",
      "impl\/vhdl\/FIR_HLS_DECIMATOR.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_filter_1.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_filter_2.vhd",
      "impl\/vhdl\/FIR_HLS_INTERPOLATOR.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_6s_38_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_7s_39_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_8s_40_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_9s_41_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_10s_42_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_11s_43_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_12s_43_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_12s_44_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_13s_44_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_13s_45_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_32s_14ns_46_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIR_HLS_Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc.v",
      "impl\/verilog\/FIR_HLS_DECIMATOR.v",
      "impl\/verilog\/FIR_HLS_FIR_filter.v",
      "impl\/verilog\/FIR_HLS_FIR_filter_1.v",
      "impl\/verilog\/FIR_HLS_FIR_filter_2.v",
      "impl\/verilog\/FIR_HLS_INTERPOLATOR.v",
      "impl\/verilog\/FIR_HLS_mul_32s_6s_38_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_7s_39_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_8s_40_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_9s_41_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_10s_42_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_11s_43_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_12s_43_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_12s_44_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_13s_44_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_13s_45_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_32s_14ns_46_1_1.v",
      "impl\/verilog\/FIR_HLS_regslice_both.v",
      "impl\/verilog\/FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    }
  },
  "RtlPorts": {
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FIR_HLS",
      "Instances": [{
          "ModuleName": "Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc",
          "InstanceName": "Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc_U0",
          "BindInstances": "icmp_ln20_fu_716_p2 add_ln25_fu_722_p2",
          "Instances": [
            {
              "ModuleName": "DECIMATOR",
              "InstanceName": "grp_DECIMATOR_fu_378",
              "BindInstances": "add_ln66_1_fu_372_p2",
              "Instances": [
                {
                  "ModuleName": "FIR_filter_1",
                  "InstanceName": "grp_FIR_filter_1_fu_125",
                  "BindInstances": "mul_32s_10s_42_1_1_U1 mul_32s_13s_44_1_1_U3 add_ln45_fu_210_p2 mul_32s_14ns_46_1_1_U5 add_ln45_5_fu_247_p2 mul_32s_13s_45_1_1_U4 add_ln45_6_fu_280_p2 mul_32s_10s_42_1_1_U2 add_ln45_7_fu_315_p2"
                },
                {
                  "ModuleName": "FIR_filter_2",
                  "InstanceName": "grp_FIR_filter_2_fu_154",
                  "BindInstances": "sub_ln45_fu_174_p2 mul_32s_12s_43_1_1_U20 add_ln45_fu_243_p2 add_ln45_1_fu_360_p2 add_ln45_2_fu_467_p2 mul_32s_12s_44_1_1_U21 add_ln45_3_fu_499_p2 sub_ln45_4_fu_545_p2 add_ln45_4_fu_589_p2"
                }
              ]
            },
            {
              "ModuleName": "FIR_filter",
              "InstanceName": "grp_FIR_filter_fu_428",
              "BindInstances": "sub_ln45_fu_676_p2 mul_32s_8s_40_1_1_U42 add_ln45_fu_713_p2 sub_ln45_6_fu_749_p2 add_ln45_9_fu_829_p2 sub_ln45_8_fu_906_p2 add_ln45_10_fu_916_p2 mul_32s_7s_39_1_1_U36 add_ln45_11_fu_943_p2 add_ln45_12_fu_1015_p2 add_ln45_13_fu_1087_p2 mul_32s_6s_38_1_1_U32 add_ln45_14_fu_1124_p2 add_ln45_15_fu_1200_p2 add_ln45_16_fu_1240_p2 add_ln45_17_fu_1312_p2 mul_32s_7s_39_1_1_U37 add_ln45_18_fu_1349_p2 mul_32s_8s_40_1_1_U43 add_ln45_19_fu_1386_p2 sub_ln45_15_fu_1438_p2 add_ln45_20_fu_1448_p2 add_ln45_126_fu_1496_p2 add_ln45_21_fu_1607_p2 mul_32s_8s_40_1_1_U44 add_ln45_22_fu_1634_p2 mul_32s_8s_40_1_1_U45 add_ln45_23_fu_1661_p2 sub_ln45_17_fu_1717_p2 add_ln45_24_fu_1751_p2 add_ln45_25_fu_1831_p2 mul_32s_8s_40_1_1_U46 add_ln45_26_fu_1868_p2 add_ln45_27_fu_1952_p2 add_ln45_131_fu_2008_p2 add_ln45_28_fu_2042_p2 sub_ln45_21_fu_2086_p2 add_ln45_29_fu_2096_p2 mul_32s_9s_41_1_1_U54 add_ln45_30_fu_2133_p2 mul_32s_7s_39_1_1_U38 add_ln45_31_fu_2170_p2 add_ln45_32_fu_2278_p2 add_ln45_33_fu_2372_p2 mul_32s_9s_41_1_1_U55 add_ln45_34_fu_2399_p2 add_ln45_35_fu_2459_p2 add_ln45_36_fu_2539_p2 mul_32s_6s_38_1_1_U33 add_ln45_37_fu_2576_p2 mul_32s_10s_42_1_1_U60 add_ln45_38_fu_2613_p2 sub_ln45_26_fu_2687_p2 add_ln45_39_fu_2697_p2 add_ln45_138_fu_2749_p2 add_ln45_40_fu_2795_p2 mul_32s_8s_40_1_1_U47 add_ln45_41_fu_2832_p2 mul_32s_10s_42_1_1_U61 add_ln45_42_fu_2869_p2 add_ln45_141_fu_2925_p2 add_ln45_43_fu_2959_p2 sub_ln45_27_fu_3007_p2 add_ln45_44_fu_3112_p2 mul_32s_9s_41_1_1_U56 add_ln45_45_fu_3139_p2 mul_32s_10s_42_1_1_U62 add_ln45_46_fu_3166_p2 add_ln45_47_fu_3246_p2 sub_ln45_28_fu_3302_p2 add_ln45_48_fu_3336_p2 mul_32s_10s_42_1_1_U63 add_ln45_49_fu_3373_p2 mul_32s_10s_42_1_1_U64 add_ln45_50_fu_3431_p2 add_ln45_149_fu_3483_p2 add_ln45_51_fu_3529_p2 add_ln45_52_fu_3609_p2 mul_32s_11s_43_1_1_U70 add_ln45_53_fu_3646_p2 mul_32s_11s_43_1_1_U71 add_ln45_54_fu_3683_p2 sub_ln45_33_fu_3735_p2 add_ln45_55_fu_3781_p2 add_ln45_56_fu_3922_p2 mul_32s_12s_44_1_1_U78 add_ln45_57_fu_3949_p2 mul_32s_11s_43_1_1_U72 add_ln45_58_fu_3976_p2 sub_ln45_36_fu_4032_p2 add_ln45_59_fu_4066_p2 add_ln45_154_fu_4118_p2 add_ln45_60_fu_4164_p2 mul_32s_13s_45_1_1_U80 add_ln45_61_fu_4201_p2 mul_32s_11s_43_1_1_U73 add_ln45_62_fu_4259_p2 add_ln45_161_fu_4445_p2 mul_32s_11s_43_1_1_U74 add_ln45_66_fu_4660_p2 mul_32s_13s_45_1_1_U81 add_ln45_67_fu_4697_p2 add_ln45_169_fu_4749_p2 add_ln45_68_fu_4795_p2 sub_ln45_41_fu_4843_p2 add_ln45_69_fu_4954_p2 mul_32s_11s_43_1_1_U75 add_ln45_70_fu_4981_p2 mul_32s_12s_44_1_1_U79 add_ln45_71_fu_5008_p2 add_ln45_72_fu_5088_p2 sub_ln45_44_fu_5140_p2 add_ln45_73_fu_5186_p2 mul_32s_11s_43_1_1_U76 add_ln45_74_fu_5223_p2 mul_32s_11s_43_1_1_U77 add_ln45_75_fu_5281_p2 add_ln45_76_fu_5361_p2 add_ln45_174_fu_5413_p2 add_ln45_77_fu_5459_p2 mul_32s_10s_42_1_1_U65 add_ln45_78_fu_5496_p2 mul_32s_10s_42_1_1_U66 add_ln45_79_fu_5533_p2 sub_ln45_49_fu_5589_p2 add_ln45_80_fu_5623_p2 add_ln45_81_fu_5764_p2 mul_32s_10s_42_1_1_U67 add_ln45_82_fu_5791_p2 mul_32s_9s_41_1_1_U57 add_ln45_83_fu_5818_p2 sub_ln45_51_fu_5874_p2 add_ln45_84_fu_5908_p2 add_ln45_181_fu_5964_p2 add_ln45_85_fu_5998_p2 mul_32s_10s_42_1_1_U68 add_ln45_86_fu_6035_p2 mul_32s_8s_40_1_1_U48 add_ln45_87_fu_6093_p2 add_ln45_184_fu_6145_p2 add_ln45_88_fu_6191_p2 sub_ln45_52_fu_6243_p2 add_ln45_89_fu_6253_p2 mul_32s_10s_42_1_1_U69 add_ln45_90_fu_6290_p2 mul_32s_6s_38_1_1_U34 add_ln45_91_fu_6327_p2 add_ln45_92_fu_6407_p2 add_ln45_93_fu_6514_p2 mul_32s_9s_41_1_1_U58 add_ln45_94_fu_6541_p2 add_ln45_95_fu_6581_p2 add_ln45_96_fu_6689_p2 mul_32s_7s_39_1_1_U39 add_ln45_97_fu_6726_p2 mul_32s_9s_41_1_1_U59 add_ln45_98_fu_6763_p2 sub_ln45_57_fu_6799_p2 add_ln45_99_fu_6844_p2 add_ln45_191_fu_6900_p2 add_ln45_100_fu_6934_p2 add_ln45_101_fu_7002_p2 mul_32s_8s_40_1_1_U49 add_ln45_102_fu_7039_p2 add_ln45_103_fu_7119_p2 sub_ln45_61_fu_7175_p2 add_ln45_104_fu_7209_p2 mul_32s_8s_40_1_1_U50 add_ln45_105_fu_7294_p2 mul_32s_8s_40_1_1_U51 add_ln45_106_fu_7321_p2 add_ln45_197_fu_7377_p2 add_ln45_107_fu_7411_p2 sub_ln45_63_fu_7463_p2 add_ln45_108_fu_7473_p2 mul_32s_8s_40_1_1_U52 add_ln45_109_fu_7510_p2 mul_32s_7s_39_1_1_U40 add_ln45_110_fu_7547_p2 add_ln45_111_fu_7641_p2 add_ln45_112_fu_7681_p2 add_ln45_113_fu_7741_p2 mul_32s_6s_38_1_1_U35 add_ln45_114_fu_7778_p2 add_ln45_115_fu_7850_p2 add_ln45_116_fu_7922_p2 mul_32s_7s_39_1_1_U41 add_ln45_117_fu_7998_p2 sub_ln45_70_fu_8038_p2 add_ln45_118_fu_8048_p2 add_ln45_119_fu_8128_p2 sub_ln45_1_fu_8160_p2 add_ln45_120_fu_8170_p2 mul_32s_8s_40_1_1_U53 add_ln45_121_fu_8207_p2 sub_ln45_72_fu_8259_p2 add_ln45_122_fu_8269_p2"
            },
            {
              "ModuleName": "INTERPOLATOR",
              "InstanceName": "grp_INTERPOLATOR_fu_666",
              "Instances": [
                {
                  "ModuleName": "FIR_filter_1",
                  "InstanceName": "grp_FIR_filter_1_fu_124",
                  "BindInstances": "mul_32s_10s_42_1_1_U1 mul_32s_13s_44_1_1_U3 add_ln45_fu_210_p2 mul_32s_14ns_46_1_1_U5 add_ln45_5_fu_247_p2 mul_32s_13s_45_1_1_U4 add_ln45_6_fu_280_p2 mul_32s_10s_42_1_1_U2 add_ln45_7_fu_315_p2"
                },
                {
                  "ModuleName": "FIR_filter_2",
                  "InstanceName": "grp_FIR_filter_2_fu_152",
                  "BindInstances": "sub_ln45_fu_174_p2 mul_32s_12s_43_1_1_U20 add_ln45_fu_243_p2 add_ln45_1_fu_360_p2 add_ln45_2_fu_467_p2 mul_32s_12s_44_1_1_U21 add_ln45_3_fu_499_p2 sub_ln45_4_fu_545_p2 add_ln45_4_fu_589_p2"
                }
              ]
            }
          ]
        }]
    },
    "Info": {
      "FIR_filter_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DECIMATOR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "INTERPOLATOR": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.641"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "188",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "315",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_2": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.855"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "206",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "936",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "DECIMATOR": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.720"
        },
        "Area": {
          "FF": "624",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "329",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "1",
          "PipelineDepth": "20",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.255"
        },
        "Area": {
          "DSP": "100",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "8",
          "FF": "3797",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "13571",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "INTERPOLATOR": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.189"
        },
        "Area": {
          "FF": "572",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "268",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "22",
          "LatencyWorst": "32",
          "PipelineIIMin": "11",
          "PipelineIIMax": "32",
          "PipelineII": "11 ~ 32",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.255"
        },
        "Area": {
          "DSP": "114",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "9",
          "FF": "5482",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "15947",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_HLS": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "22",
          "LatencyWorst": "32",
          "PipelineIIMin": "12",
          "PipelineIIMax": "33",
          "PipelineII": "12 ~ 33",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.255"
        },
        "Area": {
          "DSP": "114",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "9",
          "FF": "5482",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "15947",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-12 23:44:34 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
