 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mac_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:30:14 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[6] (net)                 3                   0.00       0.08 f
  mult_18_U46/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_18_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_18_S0_6/S (FA_X1)                   0.01      0.14       0.27 r    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.27 r
  mult_18_S2_2_5/S (FA_X1)                 0.02      0.11       0.38 f    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.38 f
  mult_18_S2_3_4/S (FA_X1)                 0.01      0.13       0.51 r    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.51 r
  mult_18_S2_4_3/S (FA_X1)                 0.02      0.11       0.63 f    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.63 f
  mult_18_S2_5_2/S (FA_X1)                 0.01      0.13       0.76 r    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.76 r
  mult_18_S2_6_1/S (FA_X1)                 0.02      0.11       0.87 f    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.87 f
  mult_18_S4_0/S (FA_X1)                   0.02      0.14       1.01 r    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.01 r
  mult_18_U26/ZN (NAND2_X1)                0.01      0.03       1.04 f
  mult_18_n19 (net)              1                   0.00       1.04 f
  mult_18_U29/ZN (NAND3_X1)                0.02      0.04       1.08 r
  mult_18_A2_6_ (net)            4                   0.00       1.08 r
  mult_18_FS_1_U58/ZN (OAI211_X1)          0.02      0.05       1.14 f
  mult_18_FS_1_n26 (net)         2                   0.00       1.14 f
  mult_18_FS_1_U3/ZN (AND2_X2)             0.01      0.05       1.19 f
  mult_18_FS_1_n37 (net)         3                   0.00       1.19 f
  mult_18_FS_1_U11/ZN (XNOR2_X1)           0.01      0.06       1.25 f
  N11 (net)                      3                   0.00       1.25 f
  add_18_U21/ZN (OR2_X1)                   0.01      0.06       1.31 f
  add_18_n11 (net)               2                   0.00       1.31 f
  add_18_U3/ZN (AND2_X2)                   0.01      0.05       1.35 f
  add_18_n14 (net)               4                   0.00       1.35 f
  add_18_U141/ZN (NAND3_X1)                0.01      0.03       1.38 r
  add_18_n104 (net)              1                   0.00       1.38 r
  add_18_U119/ZN (OAI211_X1)               0.01      0.04       1.42 f
  add_18_n108 (net)              1                   0.00       1.42 f
  add_18_U118/ZN (AOI21_X1)                0.03      0.04       1.47 r
  add_18_n105 (net)              1                   0.00       1.47 r
  add_18_U111/ZN (XNOR2_X1)                0.02      0.06       1.53 r
  N30 (net)                      1                   0.00       1.53 r
  acc_reg_13_/D (DFFR_X2)                  0.02      0.01       1.53 r
  data arrival time                                             1.53

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_13_/CK (DFFR_X2)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.53
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.47


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  n40 (net)                      1                   0.00       0.09 r
  mult_18_U65/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_18_n67 (net)              2                   0.00       0.11 f
  mult_18_U67/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_18_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_18_S0_6/S (FA_X1)                   0.02      0.11       0.26 f    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.26 f
  mult_18_S2_2_5/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.39 r
  mult_18_S2_3_4/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.50 f
  mult_18_S2_4_3/S (FA_X1)                 0.01      0.13       0.64 r    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.64 r
  mult_18_S2_5_2/S (FA_X1)                 0.02      0.11       0.75 f    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.75 f
  mult_18_S2_6_1/S (FA_X1)                 0.01      0.13       0.89 r    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.89 r
  mult_18_S4_0/S (FA_X1)                   0.02      0.12       1.00 f    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.00 f
  mult_18_U26/ZN (NAND2_X1)                0.01      0.03       1.04 r
  mult_18_n19 (net)              1                   0.00       1.04 r
  mult_18_U29/ZN (NAND3_X1)                0.02      0.04       1.08 f
  mult_18_A2_6_ (net)            4                   0.00       1.08 f
  mult_18_FS_1_U58/ZN (OAI211_X1)          0.03      0.05       1.13 r
  mult_18_FS_1_n26 (net)         2                   0.00       1.13 r
  mult_18_FS_1_U3/ZN (AND2_X2)             0.01      0.06       1.19 r
  mult_18_FS_1_n37 (net)         3                   0.00       1.19 r
  mult_18_FS_1_U51/ZN (OAI221_X1)          0.02      0.04       1.23 f
  mult_18_FS_1_n32 (net)         1                   0.00       1.23 f
  mult_18_FS_1_U62/ZN (XNOR2_X1)           0.02      0.06       1.29 f
  N15 (net)                      4                   0.00       1.29 f
  add_18_U27/ZN (OR2_X1)                   0.01      0.06       1.35 f
  add_18_n81 (net)               1                   0.00       1.35 f
  add_18_U131/ZN (NAND3_X1)                0.01      0.03       1.38 r
  add_18_n79 (net)               1                   0.00       1.38 r
  add_18_U130/ZN (NAND3_X1)                0.01      0.03       1.41 f
  add_18_n76 (net)               1                   0.00       1.41 f
  add_18_U116/ZN (AOI21_X1)                0.03      0.06       1.47 r
  add_18_n73 (net)               1                   0.00       1.47 r
  add_18_U114/ZN (XNOR2_X1)                0.02      0.06       1.52 r
  N32 (net)                      1                   0.00       1.52 r
  acc_reg_15_/D (DFFR_X2)                  0.02      0.01       1.53 r
  data arrival time                                             1.53

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_15_/CK (DFFR_X2)                           0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.53
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.47


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[6] (net)                 3                   0.00       0.08 f
  mult_18_U46/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_18_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_18_S0_6/S (FA_X1)                   0.01      0.14       0.27 r    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.27 r
  mult_18_S2_2_5/S (FA_X1)                 0.02      0.11       0.38 f    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.38 f
  mult_18_S2_3_4/S (FA_X1)                 0.01      0.13       0.51 r    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.51 r
  mult_18_S2_4_3/S (FA_X1)                 0.02      0.11       0.63 f    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.63 f
  mult_18_S2_5_2/S (FA_X1)                 0.01      0.13       0.76 r    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.76 r
  mult_18_S2_6_1/S (FA_X1)                 0.02      0.11       0.87 f    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.87 f
  mult_18_S4_0/S (FA_X1)                   0.02      0.14       1.01 r    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.01 r
  mult_18_U26/ZN (NAND2_X1)                0.01      0.03       1.04 f
  mult_18_n19 (net)              1                   0.00       1.04 f
  mult_18_U29/ZN (NAND3_X1)                0.02      0.04       1.08 r
  mult_18_A2_6_ (net)            4                   0.00       1.08 r
  mult_18_FS_1_U58/ZN (OAI211_X1)          0.02      0.05       1.14 f
  mult_18_FS_1_n26 (net)         2                   0.00       1.14 f
  mult_18_FS_1_U3/ZN (AND2_X2)             0.01      0.05       1.19 f
  mult_18_FS_1_n37 (net)         3                   0.00       1.19 f
  mult_18_FS_1_U11/ZN (XNOR2_X1)           0.01      0.06       1.25 f
  N11 (net)                      3                   0.00       1.25 f
  add_18_U21/ZN (OR2_X1)                   0.01      0.06       1.31 f
  add_18_n11 (net)               2                   0.00       1.31 f
  add_18_U3/ZN (AND2_X2)                   0.01      0.05       1.35 f
  add_18_n14 (net)               4                   0.00       1.35 f
  add_18_U25/ZN (AND3_X1)                  0.01      0.04       1.39 f
  add_18_n15 (net)               1                   0.00       1.39 f
  add_18_U138/ZN (NOR2_X1)                 0.02      0.04       1.43 r
  add_18_n98 (net)               1                   0.00       1.43 r
  add_18_U101/ZN (OAI21_X1)                0.01      0.03       1.46 f
  add_18_n96 (net)               1                   0.00       1.46 f
  add_18_U137/ZN (XNOR2_X1)                0.01      0.05       1.52 f
  N31 (net)                      1                   0.00       1.52 f
  acc_reg_14_/D (DFFR_X1)                  0.01      0.01       1.53 f
  data arrival time                                             1.53

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_14_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.53
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.47


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[6] (net)                 3                   0.00       0.08 f
  mult_18_U46/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_18_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_18_S0_6/S (FA_X1)                   0.01      0.14       0.27 r    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.27 r
  mult_18_S2_2_5/S (FA_X1)                 0.02      0.11       0.38 f    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.38 f
  mult_18_S2_3_4/S (FA_X1)                 0.01      0.13       0.51 r    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.51 r
  mult_18_S2_4_3/S (FA_X1)                 0.02      0.11       0.63 f    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.63 f
  mult_18_S2_5_2/S (FA_X1)                 0.01      0.13       0.76 r    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.76 r
  mult_18_S2_6_1/S (FA_X1)                 0.02      0.11       0.87 f    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.87 f
  mult_18_S4_0/S (FA_X1)                   0.02      0.14       1.01 r    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.01 r
  mult_18_U25/Z (CLKBUF_X1)                0.01      0.04       1.06 r
  mult_18_n18 (net)              1                   0.00       1.06 r
  mult_18_U3/ZN (XNOR2_X1)                 0.02      0.05       1.11 r
  mult_18_A1_5_ (net)            1                   0.00       1.11 r
  mult_18_FS_1_U45/Z (BUF_X1)              0.01      0.04       1.15 r
  N8 (net)                       2                   0.00       1.15 r
  add_18_U60/ZN (OR2_X2)                   0.01      0.04       1.19 r
  add_18_n39 (net)               3                   0.00       1.19 r
  add_18_U37/ZN (NAND2_X1)                 0.01      0.03       1.22 f
  add_18_n121 (net)              2                   0.00       1.22 f
  add_18_U35/ZN (OAI211_X1)                0.02      0.04       1.27 r
  add_18_n33 (net)               1                   0.00       1.27 r
  add_18_U96/ZN (NAND2_X1)                 0.01      0.03       1.30 f
  add_18_n84 (net)               2                   0.00       1.30 f
  add_18_U93/ZN (NAND2_X1)                 0.02      0.04       1.33 r
  add_18_n29 (net)               2                   0.00       1.33 r
  add_18_U103/ZN (NAND2_X1)                0.01      0.03       1.36 f
  add_18_n118 (net)              1                   0.00       1.36 f
  add_18_U92/ZN (NAND2_X1)                 0.02      0.03       1.40 r
  add_18_n116 (net)              2                   0.00       1.40 r
  add_18_U145/ZN (INV_X1)                  0.01      0.02       1.42 f
  add_18_n115 (net)              1                   0.00       1.42 f
  add_18_U113/ZN (OAI21_X1)                0.02      0.04       1.46 r
  add_18_n113 (net)              1                   0.00       1.46 r
  add_18_U143/ZN (XNOR2_X1)                0.02      0.06       1.52 r
  N28 (net)                      1                   0.00       1.52 r
  acc_reg_11_/D (DFFR_X1)                  0.02      0.01       1.53 r
  data arrival time                                             1.53

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_11_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.53
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.46


  Startpoint: b_reg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_6_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_6_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[6] (net)                 3                   0.00       0.08 f
  mult_18_U46/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_18_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_18_S0_6/S (FA_X1)                   0.01      0.14       0.27 r    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.27 r
  mult_18_S2_2_5/S (FA_X1)                 0.02      0.11       0.38 f    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.38 f
  mult_18_S2_3_4/S (FA_X1)                 0.01      0.13       0.51 r    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.51 r
  mult_18_S2_4_3/S (FA_X1)                 0.02      0.11       0.63 f    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.63 f
  mult_18_S2_5_2/S (FA_X1)                 0.01      0.13       0.76 r    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.76 r
  mult_18_S2_6_1/S (FA_X1)                 0.02      0.11       0.87 f    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.87 f
  mult_18_S4_0/S (FA_X1)                   0.02      0.14       1.01 r    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.01 r
  mult_18_U26/ZN (NAND2_X1)                0.01      0.03       1.04 f
  mult_18_n19 (net)              1                   0.00       1.04 f
  mult_18_U29/ZN (NAND3_X1)                0.02      0.04       1.08 r
  mult_18_A2_6_ (net)            4                   0.00       1.08 r
  mult_18_FS_1_U58/ZN (OAI211_X1)          0.02      0.05       1.14 f
  mult_18_FS_1_n26 (net)         2                   0.00       1.14 f
  mult_18_FS_1_U3/ZN (AND2_X2)             0.01      0.05       1.19 f
  mult_18_FS_1_n37 (net)         3                   0.00       1.19 f
  mult_18_FS_1_U11/ZN (XNOR2_X1)           0.01      0.06       1.25 f
  N11 (net)                      3                   0.00       1.25 f
  add_18_U21/ZN (OR2_X1)                   0.01      0.06       1.31 f
  add_18_n11 (net)               2                   0.00       1.31 f
  add_18_U3/ZN (AND2_X2)                   0.01      0.05       1.35 f
  add_18_n14 (net)               4                   0.00       1.35 f
  add_18_U15/ZN (NAND3_X1)                 0.01      0.03       1.38 r
  add_18_n6 (net)                1                   0.00       1.38 r
  add_18_U20/ZN (OAI211_X1)                0.02      0.04       1.43 f
  add_18_n9 (net)                1                   0.00       1.43 f
  add_18_U7/ZN (XNOR2_X1)                  0.01      0.06       1.48 f
  N29 (net)                      1                   0.00       1.48 f
  acc_reg_12_/D (DFFR_X1)                  0.01      0.01       1.49 f
  data arrival time                                             1.49

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_12_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.49
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.43


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  n40 (net)                      1                   0.00       0.09 r
  mult_18_U65/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_18_n67 (net)              2                   0.00       0.11 f
  mult_18_U67/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_18_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_18_S0_6/S (FA_X1)                   0.02      0.11       0.26 f    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.26 f
  mult_18_S2_2_5/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.39 r
  mult_18_S2_3_4/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.50 f
  mult_18_S2_4_3/S (FA_X1)                 0.01      0.13       0.64 r    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.64 r
  mult_18_S2_5_2/S (FA_X1)                 0.02      0.11       0.75 f    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.75 f
  mult_18_S2_6_1/S (FA_X1)                 0.01      0.13       0.89 r    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.89 r
  mult_18_S4_0/S (FA_X1)                   0.02      0.12       1.00 f    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.00 f
  mult_18_U25/Z (CLKBUF_X1)                0.01      0.04       1.05 f
  mult_18_n18 (net)              1                   0.00       1.05 f
  mult_18_U3/ZN (XNOR2_X1)                 0.01      0.05       1.10 f
  mult_18_A1_5_ (net)            1                   0.00       1.10 f
  mult_18_FS_1_U45/Z (BUF_X1)              0.01      0.04       1.14 f
  N8 (net)                       2                   0.00       1.14 f
  add_18_U60/ZN (OR2_X2)                   0.01      0.06       1.20 f
  add_18_n39 (net)               3                   0.00       1.20 f
  add_18_U17/ZN (NAND2_X1)                 0.01      0.04       1.23 r
  add_18_n123 (net)              2                   0.00       1.23 r
  add_18_U35/ZN (OAI211_X1)                0.01      0.04       1.27 f
  add_18_n33 (net)               1                   0.00       1.27 f
  add_18_U96/ZN (NAND2_X1)                 0.01      0.03       1.30 r
  add_18_n84 (net)               2                   0.00       1.30 r
  add_18_U93/ZN (NAND2_X1)                 0.01      0.03       1.34 f
  add_18_n29 (net)               2                   0.00       1.34 f
  add_18_U103/ZN (NAND2_X1)                0.01      0.03       1.37 r
  add_18_n118 (net)              1                   0.00       1.37 r
  add_18_U92/ZN (NAND2_X1)                 0.01      0.03       1.40 f
  add_18_n116 (net)              2                   0.00       1.40 f
  add_18_U91/ZN (XNOR2_X1)                 0.01      0.06       1.45 f
  N27 (net)                      1                   0.00       1.45 f
  acc_reg_10_/D (DFFR_X1)                  0.01      0.01       1.46 f
  data arrival time                                             1.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_10_/CK (DFFR_X1)                           0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.40


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  n40 (net)                      1                   0.00       0.09 r
  mult_18_U65/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_18_n67 (net)              2                   0.00       0.11 f
  mult_18_U67/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_18_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_18_S0_6/S (FA_X1)                   0.02      0.11       0.26 f    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.26 f
  mult_18_S2_2_5/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.39 r
  mult_18_S2_3_4/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.50 f
  mult_18_S2_4_3/S (FA_X1)                 0.01      0.13       0.64 r    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.64 r
  mult_18_S2_5_2/S (FA_X1)                 0.02      0.11       0.75 f    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.75 f
  mult_18_S2_6_1/S (FA_X1)                 0.01      0.13       0.89 r    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.89 r
  mult_18_S4_0/S (FA_X1)                   0.02      0.12       1.00 f    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.00 f
  mult_18_U25/Z (CLKBUF_X1)                0.01      0.04       1.05 f
  mult_18_n18 (net)              1                   0.00       1.05 f
  mult_18_U3/ZN (XNOR2_X1)                 0.01      0.05       1.10 f
  mult_18_A1_5_ (net)            1                   0.00       1.10 f
  mult_18_FS_1_U45/Z (BUF_X1)              0.01      0.04       1.14 f
  N8 (net)                       2                   0.00       1.14 f
  add_18_U60/ZN (OR2_X2)                   0.01      0.06       1.20 f
  add_18_n39 (net)               3                   0.00       1.20 f
  add_18_U17/ZN (NAND2_X1)                 0.01      0.04       1.23 r
  add_18_n123 (net)              2                   0.00       1.23 r
  add_18_U35/ZN (OAI211_X1)                0.01      0.04       1.27 f
  add_18_n33 (net)               1                   0.00       1.27 f
  add_18_U96/ZN (NAND2_X1)                 0.01      0.03       1.30 r
  add_18_n84 (net)               2                   0.00       1.30 r
  add_18_U93/ZN (NAND2_X1)                 0.01      0.03       1.34 f
  add_18_n29 (net)               2                   0.00       1.34 f
  add_18_U82/ZN (XNOR2_X1)                 0.01      0.06       1.39 f
  N26 (net)                      1                   0.00       1.39 f
  acc_reg_9_/D (DFFR_X1)                   0.01      0.01       1.40 f
  data arrival time                                             1.40

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_9_/CK (DFFR_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.40
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.34


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  n40 (net)                      1                   0.00       0.09 r
  mult_18_U65/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_18_n67 (net)              2                   0.00       0.11 f
  mult_18_U67/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_18_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_18_S0_6/S (FA_X1)                   0.02      0.11       0.26 f    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.26 f
  mult_18_S2_2_5/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.39 r
  mult_18_S2_3_4/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.50 f
  mult_18_S2_4_3/S (FA_X1)                 0.01      0.13       0.64 r    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.64 r
  mult_18_S2_5_2/S (FA_X1)                 0.02      0.11       0.75 f    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.75 f
  mult_18_S2_6_1/S (FA_X1)                 0.01      0.13       0.89 r    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.89 r
  mult_18_S4_0/S (FA_X1)                   0.02      0.12       1.00 f    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.00 f
  mult_18_U25/Z (CLKBUF_X1)                0.01      0.04       1.05 f
  mult_18_n18 (net)              1                   0.00       1.05 f
  mult_18_U3/ZN (XNOR2_X1)                 0.01      0.05       1.10 f
  mult_18_A1_5_ (net)            1                   0.00       1.10 f
  mult_18_FS_1_U45/Z (BUF_X1)              0.01      0.04       1.14 f
  N8 (net)                       2                   0.00       1.14 f
  add_18_U60/ZN (OR2_X2)                   0.01      0.06       1.20 f
  add_18_n39 (net)               3                   0.00       1.20 f
  add_18_U17/ZN (NAND2_X1)                 0.01      0.04       1.23 r
  add_18_n123 (net)              2                   0.00       1.23 r
  add_18_U24/ZN (OAI211_X1)                0.02      0.05       1.28 f
  add_18_n13 (net)               2                   0.00       1.28 f
  add_18_U40/ZN (XNOR2_X1)                 0.01      0.06       1.34 f
  N25 (net)                      1                   0.00       1.34 f
  acc_reg_8_/D (DFFR_X1)                   0.01      0.01       1.35 f
  data arrival time                                             1.35

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_8_/CK (DFFR_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.35
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.29


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  n40 (net)                      1                   0.00       0.09 r
  mult_18_U65/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_18_n67 (net)              2                   0.00       0.11 f
  mult_18_U67/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_18_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_18_S0_6/S (FA_X1)                   0.02      0.11       0.26 f    mo 
  mult_18_SUMB_1__6_ (net)       1                   0.00       0.26 f
  mult_18_S2_2_5/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_18_SUMB_2__5_ (net)       1                   0.00       0.39 r
  mult_18_S2_3_4/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_18_SUMB_3__4_ (net)       1                   0.00       0.50 f
  mult_18_S2_4_3/S (FA_X1)                 0.01      0.13       0.64 r    mo 
  mult_18_SUMB_4__3_ (net)       1                   0.00       0.64 r
  mult_18_S2_5_2/S (FA_X1)                 0.02      0.11       0.75 f    mo 
  mult_18_SUMB_5__2_ (net)       1                   0.00       0.75 f
  mult_18_S2_6_1/S (FA_X1)                 0.01      0.13       0.89 r    mo 
  mult_18_SUMB_6__1_ (net)       1                   0.00       0.89 r
  mult_18_S4_0/S (FA_X1)                   0.02      0.12       1.00 f    mo 
  mult_18_SUMB_7__0_ (net)       3                   0.00       1.00 f
  mult_18_U25/Z (CLKBUF_X1)                0.01      0.04       1.05 f
  mult_18_n18 (net)              1                   0.00       1.05 f
  mult_18_U3/ZN (XNOR2_X1)                 0.01      0.05       1.10 f
  mult_18_A1_5_ (net)            1                   0.00       1.10 f
  mult_18_FS_1_U45/Z (BUF_X1)              0.01      0.04       1.14 f
  N8 (net)                       2                   0.00       1.14 f
  add_18_U60/ZN (OR2_X2)                   0.01      0.06       1.20 f
  add_18_n39 (net)               3                   0.00       1.20 f
  add_18_U43/ZN (NAND2_X1)                 0.01      0.03       1.23 r
  add_18_n38 (net)               1                   0.00       1.23 r
  add_18_U120/ZN (XNOR2_X1)                0.02      0.05       1.28 r
  N24 (net)                      1                   0.00       1.28 r
  acc_reg_7_/D (DFFR_X2)                   0.02      0.01       1.29 r
  data arrival time                                             1.29

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_7_/CK (DFFR_X2)                            0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.29
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.22


  Startpoint: b_reg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_5_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_5_/Q (DFF_X1)                  0.02      0.10       0.10 r
  b_reg[5] (net)                 4                   0.00       0.10 r
  mult_18_U69/ZN (INV_X1)                  0.01      0.04       0.14 f
  mult_18_n58 (net)              5                   0.00       0.14 f
  mult_18_U70/ZN (NOR2_X1)                 0.03      0.06       0.20 r
  mult_18_ab_0__5_ (net)         2                   0.00       0.20 r
  mult_18_U51/ZN (AND2_X1)                 0.02      0.06       0.25 r
  mult_18_n37 (net)              3                   0.00       0.25 r
  mult_18_U34/Z (XOR2_X1)                  0.03      0.07       0.33 r
  mult_18_n25 (net)              1                   0.00       0.33 r
  mult_18_U35/Z (XOR2_X1)                  0.03      0.07       0.40 r
  mult_18_SUMB_2__4_ (net)       1                   0.00       0.40 r
  mult_18_S2_3_3/S (FA_X1)                 0.02      0.12       0.52 f    mo 
  mult_18_SUMB_3__3_ (net)       1                   0.00       0.52 f
  mult_18_S2_4_2/S (FA_X1)                 0.01      0.13       0.65 r    mo 
  mult_18_SUMB_4__2_ (net)       1                   0.00       0.65 r
  mult_18_S2_5_1/S (FA_X1)                 0.02      0.11       0.77 f    mo 
  mult_18_SUMB_5__1_ (net)       1                   0.00       0.77 f
  mult_18_S1_6_0/S (FA_X1)                 0.01      0.13       0.89 r    mo 
  mult_18_A1_4_ (net)            1                   0.00       0.89 r
  mult_18_FS_1_U39/Z (BUF_X1)              0.01      0.03       0.93 r
  N7 (net)                       2                   0.00       0.93 r
  add_18_U18/ZN (OR2_X1)                   0.02      0.05       0.98 r
  add_18_n44 (net)               4                   0.00       0.98 r
  add_18_U48/ZN (NAND2_X1)                 0.01      0.03       1.01 f
  add_18_n46 (net)               1                   0.00       1.01 f
  add_18_U47/ZN (XNOR2_X1)                 0.01      0.05       1.07 f
  N23 (net)                      1                   0.00       1.07 f
  acc_reg_6_/D (DFFR_X1)                   0.01      0.01       1.07 f
  data arrival time                                             1.07

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_6_/CK (DFFR_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.07
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.01


  Startpoint: z_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_9_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_9_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[9] (net)                     1                   0.00       0.10 r
  z[9] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_8_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_8_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[8] (net)                     1                   0.00       0.10 r
  z[8] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_7_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[7] (net)                     1                   0.00       0.10 r
  z[7] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_6_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[6] (net)                     1                   0.00       0.10 r
  z[6] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_5_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[5] (net)                     1                   0.00       0.10 r
  z[5] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_4_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[4] (net)                     1                   0.00       0.10 r
  z[4] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_3_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[3] (net)                     1                   0.00       0.10 r
  z[3] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_2_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[2] (net)                     1                   0.00       0.10 r
  z[2] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_1_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[1] (net)                     1                   0.00       0.10 r
  z[1] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_gpt            5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFFR_X1)                    0.00      0.00       0.00 r
  z_reg_0_/Q (DFFR_X1)                     0.01      0.10       0.10 r
  z[0] (net)                     1                   0.00       0.10 r
  z[0] (out)                               0.01      0.00       0.10 r
  data arrival time                                             0.10

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.10
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


1
