===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 23.8465 seconds

  ----Wall Time----  ----Name----
    3.2695 ( 13.7%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    2.7521 ( 11.5%)    Parse modules
    0.4907 (  2.1%)    Verify circuit
   17.9142 ( 75.1%)  'firrtl.circuit' Pipeline
    0.4768 (  2.0%)    LowerFIRRTLAnnotations
    1.6632 (  7.0%)    'firrtl.module' Pipeline
    0.5587 (  2.3%)      DropName
    1.1045 (  4.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0629 (  0.3%)    'firrtl.module' Pipeline
    0.0629 (  0.3%)      LowerCHIRRTLPass
    0.0946 (  0.4%)    InferWidths
    0.4542 (  1.9%)    MemToRegOfVec
    0.6380 (  2.7%)    InferResets
    0.0478 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0711 (  0.3%)    WireDFT
    0.5771 (  2.4%)    LowerFIRRTLTypes
    0.6142 (  2.6%)    'firrtl.module' Pipeline
    0.5870 (  2.5%)      ExpandWhens
    0.0272 (  0.1%)      SFCCompat
    0.5698 (  2.4%)    Inliner
    0.6222 (  2.6%)    'firrtl.module' Pipeline
    0.6222 (  2.6%)      RandomizeRegisterInit
    0.3582 (  1.5%)    CheckCombCycles
    0.0481 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.3504 ( 22.4%)    'firrtl.module' Pipeline
    5.0593 ( 21.2%)      Canonicalizer
    0.2911 (  1.2%)      InferReadWrite
    0.1170 (  0.5%)    PrefixModules
    0.0519 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9569 (  4.0%)    IMConstProp
    0.0484 (  0.2%)    AddSeqMemPorts
    0.0484 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3019 (  1.3%)    CreateSiFiveMetadata
    0.0238 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0293 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0000 (  0.0%)    BlackBoxReader
    3.7596 ( 15.8%)    'firrtl.module' Pipeline
    0.2444 (  1.0%)      DropName
    3.5152 ( 14.7%)      Canonicalizer
    0.4196 (  1.8%)    IMDeadCodeElim
    0.0478 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.1192 (  0.5%)    LowerXMR
    0.0122 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4288 (  1.8%)  LowerFIRRTLToHW
    0.0125 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.6308 (  2.6%)  'hw.module' Pipeline
    0.0976 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1572 (  0.7%)    Canonicalizer
    0.0796 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2964 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.5215 (  2.2%)  'hw.module' Pipeline
    0.1604 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1850 (  0.8%)    Canonicalizer
    0.0798 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.0963 (  0.4%)    HWCleanup
    0.1351 (  0.6%)  'hw.module' Pipeline
    0.0164 (  0.1%)    HWLegalizeModules
    0.1187 (  0.5%)    PrettifyVerilog
    0.1012 (  0.4%)  StripDebugInfoWithPred
    0.7977 (  3.3%)  ExportVerilog
    0.0042 (  0.0%)  Rest
   23.8465 (100.0%)  Total

{
  totalTime: 23.87,
  maxMemory: 586158080
}
