
TADAMHESPEV_integrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbf0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800bdb0  0800bdb0  0001bdb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c284  0800c284  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c284  0800c284  0001c284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c28c  0800c28c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c28c  0800c28c  0001c28c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c290  0800c290  0001c290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800c294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000610  200001d8  0800c46c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007e8  0800c46c  000207e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c765  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003557  00000000  00000000  0003c9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e0  00000000  00000000  0003ff08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001396  00000000  00000000  000417e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e78c  00000000  00000000  00042b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eca2  00000000  00000000  0007130a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00120137  00000000  00000000  0008ffac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007bb4  00000000  00000000  001b00e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000093  00000000  00000000  001b7c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800bd98 	.word	0x0800bd98

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	0800bd98 	.word	0x0800bd98

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b970 	b.w	8000f70 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	460d      	mov	r5, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	460f      	mov	r7, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4694      	mov	ip, r2
 8000cbc:	d965      	bls.n	8000d8a <__udivmoddi4+0xe2>
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	b143      	cbz	r3, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cc8:	f1c3 0220 	rsb	r2, r3, #32
 8000ccc:	409f      	lsls	r7, r3
 8000cce:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	409c      	lsls	r4, r3
 8000cd6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cda:	fa1f f58c 	uxth.w	r5, ip
 8000cde:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ce8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cec:	fb01 f005 	mul.w	r0, r1, r5
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cf8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cfc:	f080 811c 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d00:	4290      	cmp	r0, r2
 8000d02:	f240 8119 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d06:	3902      	subs	r1, #2
 8000d08:	4462      	add	r2, ip
 8000d0a:	1a12      	subs	r2, r2, r0
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1a:	fb00 f505 	mul.w	r5, r0, r5
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x90>
 8000d22:	eb1c 0404 	adds.w	r4, ip, r4
 8000d26:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2a:	f080 8107 	bcs.w	8000f3c <__udivmoddi4+0x294>
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	f240 8104 	bls.w	8000f3c <__udivmoddi4+0x294>
 8000d34:	4464      	add	r4, ip
 8000d36:	3802      	subs	r0, #2
 8000d38:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3c:	1b64      	subs	r4, r4, r5
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11e      	cbz	r6, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40dc      	lsrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	e9c6 4300 	strd	r4, r3, [r6]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0xbc>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80ed 	beq.w	8000f32 <__udivmoddi4+0x28a>
 8000d58:	2100      	movs	r1, #0
 8000d5a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d64:	fab3 f183 	clz	r1, r3
 8000d68:	2900      	cmp	r1, #0
 8000d6a:	d149      	bne.n	8000e00 <__udivmoddi4+0x158>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	d302      	bcc.n	8000d76 <__udivmoddi4+0xce>
 8000d70:	4282      	cmp	r2, r0
 8000d72:	f200 80f8 	bhi.w	8000f66 <__udivmoddi4+0x2be>
 8000d76:	1a84      	subs	r4, r0, r2
 8000d78:	eb65 0203 	sbc.w	r2, r5, r3
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	4617      	mov	r7, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	d0e2      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	e9c6 4700 	strd	r4, r7, [r6]
 8000d88:	e7df      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d8a:	b902      	cbnz	r2, 8000d8e <__udivmoddi4+0xe6>
 8000d8c:	deff      	udf	#255	; 0xff
 8000d8e:	fab2 f382 	clz	r3, r2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f040 8090 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d98:	1a8a      	subs	r2, r1, r2
 8000d9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9e:	fa1f fe8c 	uxth.w	lr, ip
 8000da2:	2101      	movs	r1, #1
 8000da4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000da8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dac:	0c22      	lsrs	r2, r4, #16
 8000dae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000db2:	fb0e f005 	mul.w	r0, lr, r5
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dba:	eb1c 0202 	adds.w	r2, ip, r2
 8000dbe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	f200 80cb 	bhi.w	8000f60 <__udivmoddi4+0x2b8>
 8000dca:	4645      	mov	r5, r8
 8000dcc:	1a12      	subs	r2, r2, r0
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dd4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dd8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ddc:	fb0e fe00 	mul.w	lr, lr, r0
 8000de0:	45a6      	cmp	lr, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x14e>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x14c>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f200 80bb 	bhi.w	8000f6a <__udivmoddi4+0x2c2>
 8000df4:	4610      	mov	r0, r2
 8000df6:	eba4 040e 	sub.w	r4, r4, lr
 8000dfa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dfe:	e79f      	b.n	8000d40 <__udivmoddi4+0x98>
 8000e00:	f1c1 0720 	rsb	r7, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e12:	fa20 f307 	lsr.w	r3, r0, r7
 8000e16:	40fd      	lsrs	r5, r7
 8000e18:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	fb09 5518 	mls	r5, r9, r8, r5
 8000e2a:	0c1c      	lsrs	r4, r3, #16
 8000e2c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e30:	fb08 f50e 	mul.w	r5, r8, lr
 8000e34:	42a5      	cmp	r5, r4
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e48:	f080 8088 	bcs.w	8000f5c <__udivmoddi4+0x2b4>
 8000e4c:	42a5      	cmp	r5, r4
 8000e4e:	f240 8085 	bls.w	8000f5c <__udivmoddi4+0x2b4>
 8000e52:	f1a8 0802 	sub.w	r8, r8, #2
 8000e56:	4464      	add	r4, ip
 8000e58:	1b64      	subs	r4, r4, r5
 8000e5a:	b29d      	uxth	r5, r3
 8000e5c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e60:	fb09 4413 	mls	r4, r9, r3, r4
 8000e64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e68:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e78:	d26c      	bcs.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	d96a      	bls.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7e:	3b02      	subs	r3, #2
 8000e80:	4464      	add	r4, ip
 8000e82:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e86:	fba3 9502 	umull	r9, r5, r3, r2
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	42ac      	cmp	r4, r5
 8000e90:	46c8      	mov	r8, r9
 8000e92:	46ae      	mov	lr, r5
 8000e94:	d356      	bcc.n	8000f44 <__udivmoddi4+0x29c>
 8000e96:	d053      	beq.n	8000f40 <__udivmoddi4+0x298>
 8000e98:	b156      	cbz	r6, 8000eb0 <__udivmoddi4+0x208>
 8000e9a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e9e:	eb64 040e 	sbc.w	r4, r4, lr
 8000ea2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea6:	40ca      	lsrs	r2, r1
 8000ea8:	40cc      	lsrs	r4, r1
 8000eaa:	4317      	orrs	r7, r2
 8000eac:	e9c6 7400 	strd	r7, r4, [r6]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb8:	f1c3 0120 	rsb	r1, r3, #32
 8000ebc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ec0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ec4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ec8:	409d      	lsls	r5, r3
 8000eca:	432a      	orrs	r2, r5
 8000ecc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed0:	fa1f fe8c 	uxth.w	lr, ip
 8000ed4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed8:	fb07 1510 	mls	r5, r7, r0, r1
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ee2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ee6:	428d      	cmp	r5, r1
 8000ee8:	fa04 f403 	lsl.w	r4, r4, r3
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x258>
 8000eee:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef6:	d22f      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000ef8:	428d      	cmp	r5, r1
 8000efa:	d92d      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000efc:	3802      	subs	r0, #2
 8000efe:	4461      	add	r1, ip
 8000f00:	1b49      	subs	r1, r1, r5
 8000f02:	b292      	uxth	r2, r2
 8000f04:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f08:	fb07 1115 	mls	r1, r7, r5, r1
 8000f0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f10:	fb05 f10e 	mul.w	r1, r5, lr
 8000f14:	4291      	cmp	r1, r2
 8000f16:	d908      	bls.n	8000f2a <__udivmoddi4+0x282>
 8000f18:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f20:	d216      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000f22:	4291      	cmp	r1, r2
 8000f24:	d914      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000f26:	3d02      	subs	r5, #2
 8000f28:	4462      	add	r2, ip
 8000f2a:	1a52      	subs	r2, r2, r1
 8000f2c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f30:	e738      	b.n	8000da4 <__udivmoddi4+0xfc>
 8000f32:	4631      	mov	r1, r6
 8000f34:	4630      	mov	r0, r6
 8000f36:	e708      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000f38:	4639      	mov	r1, r7
 8000f3a:	e6e6      	b.n	8000d0a <__udivmoddi4+0x62>
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	e6fb      	b.n	8000d38 <__udivmoddi4+0x90>
 8000f40:	4548      	cmp	r0, r9
 8000f42:	d2a9      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f44:	ebb9 0802 	subs.w	r8, r9, r2
 8000f48:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	e7a3      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f50:	4645      	mov	r5, r8
 8000f52:	e7ea      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f54:	462b      	mov	r3, r5
 8000f56:	e794      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f58:	4640      	mov	r0, r8
 8000f5a:	e7d1      	b.n	8000f00 <__udivmoddi4+0x258>
 8000f5c:	46d0      	mov	r8, sl
 8000f5e:	e77b      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f60:	3d02      	subs	r5, #2
 8000f62:	4462      	add	r2, ip
 8000f64:	e732      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f66:	4608      	mov	r0, r1
 8000f68:	e70a      	b.n	8000d80 <__udivmoddi4+0xd8>
 8000f6a:	4464      	add	r4, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e742      	b.n	8000df6 <__udivmoddi4+0x14e>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <setupAccModule>:
#define OUT_Z_L_A 0x2C
#define OUT_Z_H_A 0x2D

extern I2C_HandleTypeDef hi2c1;

void setupAccModule(){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af02      	add	r7, sp, #8
	uint8_t buf[10]= {ACC_IR_CTRL1, CTR1_SETUP};
 8000f7a:	f249 7320 	movw	r3, #38688	; 0x9720
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	f107 0308 	add.w	r3, r7, #8
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	809a      	strh	r2, [r3, #4]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, ACC_I2C_ADDR << 1, buf, 2, 1000);
 8000f8a:	1d3a      	adds	r2, r7, #4
 8000f8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	2302      	movs	r3, #2
 8000f94:	2132      	movs	r1, #50	; 0x32
 8000f96:	4809      	ldr	r0, [pc, #36]	; (8000fbc <setupAccModule+0x48>)
 8000f98:	f003 fc76 	bl	8004888 <HAL_I2C_Master_Transmit>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	73fb      	strb	r3, [r7, #15]
	if(ret == 0){
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d103      	bne.n	8000fae <setupAccModule+0x3a>
		printf("We gucci\n");
 8000fa6:	4806      	ldr	r0, [pc, #24]	; (8000fc0 <setupAccModule+0x4c>)
 8000fa8:	f008 ff58 	bl	8009e5c <puts>
	}
	else{
		printf("we not gucci setupAccModule\n");
	}
}
 8000fac:	e002      	b.n	8000fb4 <setupAccModule+0x40>
		printf("we not gucci setupAccModule\n");
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <setupAccModule+0x50>)
 8000fb0:	f008 ff54 	bl	8009e5c <puts>
}
 8000fb4:	bf00      	nop
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	2000034c 	.word	0x2000034c
 8000fc0:	0800bdb0 	.word	0x0800bdb0
 8000fc4:	0800bdbc 	.word	0x0800bdbc

08000fc8 <setupLEDS>:
uint8_t clearLEDs[NUM_MSG_BYTES];
uint8_t BLANK_LED[4] = {0xE0, 0x00, 0x00, 0x00};

extern SPI_HandleTypeDef hspi2;

void setupLEDS(){
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
	float acc_inc = MAX_ACCEL/NUM_LEDS;
 8000fce:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <setupLEDS+0xb8>)
 8000fd0:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < NUM_LEDS; ++i){
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	e028      	b.n	800102a <setupLEDS+0x62>
		//setup LED_INDEX_THRESHOLD
		LED_INDEX_THRESHOLD[i] = i*acc_inc;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	ee07 3a90 	vmov	s15, r3
 8000fde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fe2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fea:	4a26      	ldr	r2, [pc, #152]	; (8001084 <setupLEDS+0xbc>)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	4413      	add	r3, r2
 8000ff2:	edc3 7a00 	vstr	s15, [r3]

		//setup LED_COLOR_ARR
		if(i < NUM_GREEN){
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	dc05      	bgt.n	8001008 <setupLEDS+0x40>
			LED_COLOR_ARR[i] = 0; // 0 = green
 8000ffc:	4a22      	ldr	r2, [pc, #136]	; (8001088 <setupLEDS+0xc0>)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	4413      	add	r3, r2
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
 8001006:	e00d      	b.n	8001024 <setupLEDS+0x5c>
		}
		else if(i < NUM_GREEN + NUM_YELLOW){
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2b0a      	cmp	r3, #10
 800100c:	dc05      	bgt.n	800101a <setupLEDS+0x52>
			LED_COLOR_ARR[i] = 1; // 1 = yellow
 800100e:	4a1e      	ldr	r2, [pc, #120]	; (8001088 <setupLEDS+0xc0>)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	4413      	add	r3, r2
 8001014:	2201      	movs	r2, #1
 8001016:	701a      	strb	r2, [r3, #0]
 8001018:	e004      	b.n	8001024 <setupLEDS+0x5c>
		}
		else{
			LED_COLOR_ARR[i] = 2; // 2 = red
 800101a:	4a1b      	ldr	r2, [pc, #108]	; (8001088 <setupLEDS+0xc0>)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4413      	add	r3, r2
 8001020:	2202      	movs	r2, #2
 8001022:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUM_LEDS; ++i){
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	3301      	adds	r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	2b0e      	cmp	r3, #14
 800102e:	ddd3      	ble.n	8000fd8 <setupLEDS+0x10>
		}
	}

	//initialize a blank LED strip array
	for(int j = 0; j < NUM_MSG_BYTES; ++j){
 8001030:	2300      	movs	r3, #0
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	e01a      	b.n	800106c <setupLEDS+0xa4>
		if(j < 4){
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	2b03      	cmp	r3, #3
 800103a:	dc05      	bgt.n	8001048 <setupLEDS+0x80>
			clearLEDs[j] = 0;
 800103c:	4a13      	ldr	r2, [pc, #76]	; (800108c <setupLEDS+0xc4>)
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	4413      	add	r3, r2
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
 8001046:	e00e      	b.n	8001066 <setupLEDS+0x9e>
		}
		else if(j < (NUM_MSG_BYTES - 1)){
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	2b3f      	cmp	r3, #63	; 0x3f
 800104c:	dc06      	bgt.n	800105c <setupLEDS+0x94>
			memcpy(&clearLEDs[j],BLANK_LED,sizeof(BLANK_LED));
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	4a0e      	ldr	r2, [pc, #56]	; (800108c <setupLEDS+0xc4>)
 8001052:	4413      	add	r3, r2
 8001054:	4a0e      	ldr	r2, [pc, #56]	; (8001090 <setupLEDS+0xc8>)
 8001056:	6812      	ldr	r2, [r2, #0]
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	e004      	b.n	8001066 <setupLEDS+0x9e>
		}
		else{
			clearLEDs[j] = 0;
 800105c:	4a0b      	ldr	r2, [pc, #44]	; (800108c <setupLEDS+0xc4>)
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	4413      	add	r3, r2
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < NUM_MSG_BYTES; ++j){
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	3301      	adds	r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	2b40      	cmp	r3, #64	; 0x40
 8001070:	dde1      	ble.n	8001036 <setupLEDS+0x6e>
		}
	}
}
 8001072:	bf00      	nop
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	3e088889 	.word	0x3e088889
 8001084:	200001f4 	.word	0x200001f4
 8001088:	20000230 	.word	0x20000230
 800108c:	20000240 	.word	0x20000240
 8001090:	20000000 	.word	0x20000000

08001094 <TADStructToBuffer>:
	data->speed = buf[2];
	data->voltage = buf[3];
	data->current = buf[4];
}

inline void TADStructToBuffer(float buf[], volatile struct TelData *data){
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
	buf[0] = data->accel;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	601a      	str	r2, [r3, #0]
	buf[1] = data->temp;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3304      	adds	r3, #4
 80010aa:	683a      	ldr	r2, [r7, #0]
 80010ac:	6852      	ldr	r2, [r2, #4]
 80010ae:	601a      	str	r2, [r3, #0]
	buf[2] = data->speed;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3308      	adds	r3, #8
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	6892      	ldr	r2, [r2, #8]
 80010b8:	601a      	str	r2, [r3, #0]
	buf[3] = data->voltage;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	330c      	adds	r3, #12
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	68d2      	ldr	r2, [r2, #12]
 80010c2:	601a      	str	r2, [r3, #0]
	buf[4] = data->current;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3310      	adds	r3, #16
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	6912      	ldr	r2, [r2, #16]
 80010cc:	601a      	str	r2, [r3, #0]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
	...

080010dc <read_Temperature>:

volatile uint16_t curVoltADC_DMA[2]; //https://www.youtube.com/watch?v=AloHXBk6Bfk
const int adcChannelCount = 2;
volatile int adcConversionComplete = 0;//set by callback

uint16_t read_Temperature(uint16_t GPIO_PIN) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	80fb      	strh	r3, [r7, #6]
	uint16_t spi_buf[2];
	// Set the CS1 pin to low
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN, GPIO_PIN_RESET);
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	2200      	movs	r2, #0
 80010ea:	4619      	mov	r1, r3
 80010ec:	481e      	ldr	r0, [pc, #120]	; (8001168 <read_Temperature+0x8c>)
 80010ee:	f003 fb17 	bl	8004720 <HAL_GPIO_WritePin>

	// Receive the data
	HAL_SPI_Receive(&hspi1, spi_buf, sizeof(spi_buf), 100);
 80010f2:	f107 010c 	add.w	r1, r7, #12
 80010f6:	2364      	movs	r3, #100	; 0x64
 80010f8:	2204      	movs	r2, #4
 80010fa:	481c      	ldr	r0, [pc, #112]	; (800116c <read_Temperature+0x90>)
 80010fc:	f005 fceb 	bl	8006ad6 <HAL_SPI_Receive>

	// Set the CS pin back to high
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN, GPIO_PIN_SET);
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	4818      	ldr	r0, [pc, #96]	; (8001168 <read_Temperature+0x8c>)
 8001108:	f003 fb0a 	bl	8004720 <HAL_GPIO_WritePin>
//	HAL_Delay(1000);

	// handle the data
	// spi_buf[0] contains the first 16 bits of data
	// spi_buf[1] contains the last 16 bits of data
	uint16_t external_temp = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	82fb      	strh	r3, [r7, #22]
	uint16_t internal_temp = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	82bb      	strh	r3, [r7, #20]
	uint8_t fault = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	74fb      	strb	r3, [r7, #19]
	external_temp |= (spi_buf[0] >> 2) & 0xFFFF; // keep all data values
 8001118:	89bb      	ldrh	r3, [r7, #12]
 800111a:	089b      	lsrs	r3, r3, #2
 800111c:	b29a      	uxth	r2, r3
 800111e:	8afb      	ldrh	r3, [r7, #22]
 8001120:	4313      	orrs	r3, r2
 8001122:	82fb      	strh	r3, [r7, #22]
	internal_temp |= (spi_buf[1] >> 4) & 0xFFFF; // keep all data values
 8001124:	89fb      	ldrh	r3, [r7, #14]
 8001126:	091b      	lsrs	r3, r3, #4
 8001128:	b29a      	uxth	r2, r3
 800112a:	8abb      	ldrh	r3, [r7, #20]
 800112c:	4313      	orrs	r3, r2
 800112e:	82bb      	strh	r3, [r7, #20]
	fault |= spi_buf[0] & 0x01; // only want the LSB
 8001130:	89bb      	ldrh	r3, [r7, #12]
 8001132:	b25b      	sxtb	r3, r3
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	b25a      	sxtb	r2, r3
 800113a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800113e:	4313      	orrs	r3, r2
 8001140:	b25b      	sxtb	r3, r3
 8001142:	74fb      	strb	r3, [r7, #19]
//	printf("External Temperature of %d: %d \n\r", GPIO_PIN, (external_temp/4));
//	printf("Internal Temperature of %d: %d \n\r", GPIO_PIN, (internal_temp/16));
	if(fault) {
 8001144:	7cfb      	ldrb	r3, [r7, #19]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d002      	beq.n	8001150 <read_Temperature+0x74>
		printf("ERROR \n\r");
 800114a:	4809      	ldr	r0, [pc, #36]	; (8001170 <read_Temperature+0x94>)
 800114c:	f008 fe20 	bl	8009d90 <iprintf>
	}


	// reset spi_buffer
	spi_buf[0] = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	81bb      	strh	r3, [r7, #12]
	spi_buf[1] = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	81fb      	strh	r3, [r7, #14]

	return external_temp/4;
 8001158:	8afb      	ldrh	r3, [r7, #22]
 800115a:	089b      	lsrs	r3, r3, #2
 800115c:	b29b      	uxth	r3, r3
}
 800115e:	4618      	mov	r0, r3
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	48000400 	.word	0x48000400
 800116c:	200004c8 	.word	0x200004c8
 8001170:	0800bdf8 	.word	0x0800bdf8
 8001174:	00000000 	.word	0x00000000

08001178 <CalculateCurrent>:

#define NUM_CUR_READS 10
void CalculateCurrent(uint16_t adcRead){
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	80fb      	strh	r3, [r7, #6]
	float adcVoltage = adcRead*3.3/(0b1<<12); //adc equation to get input voltage
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff f9e5 	bl	8000554 <__aeabi_i2d>
 800118a:	a321      	add	r3, pc, #132	; (adr r3, 8001210 <CalculateCurrent+0x98>)
 800118c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001190:	f7ff fa4a 	bl	8000628 <__aeabi_dmul>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4610      	mov	r0, r2
 800119a:	4619      	mov	r1, r3
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	4b19      	ldr	r3, [pc, #100]	; (8001208 <CalculateCurrent+0x90>)
 80011a2:	f7ff fb6b 	bl	800087c <__aeabi_ddiv>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4610      	mov	r0, r2
 80011ac:	4619      	mov	r1, r3
 80011ae:	f7ff fd13 	bl	8000bd8 <__aeabi_d2f>
 80011b2:	4603      	mov	r3, r0
 80011b4:	60fb      	str	r3, [r7, #12]
	teldata.current = (adcVoltage - 1.72)/0.0545;
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff f9de 	bl	8000578 <__aeabi_f2d>
 80011bc:	a30e      	add	r3, pc, #56	; (adr r3, 80011f8 <CalculateCurrent+0x80>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	f7ff f879 	bl	80002b8 <__aeabi_dsub>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	a30c      	add	r3, pc, #48	; (adr r3, 8001200 <CalculateCurrent+0x88>)
 80011d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d4:	f7ff fb52 	bl	800087c <__aeabi_ddiv>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4610      	mov	r0, r2
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff fcfa 	bl	8000bd8 <__aeabi_d2f>
 80011e4:	4603      	mov	r3, r0
 80011e6:	4a09      	ldr	r2, [pc, #36]	; (800120c <CalculateCurrent+0x94>)
 80011e8:	6113      	str	r3, [r2, #16]
}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	f3af 8000 	nop.w
 80011f8:	b851eb85 	.word	0xb851eb85
 80011fc:	3ffb851e 	.word	0x3ffb851e
 8001200:	8b439581 	.word	0x8b439581
 8001204:	3fabe76c 	.word	0x3fabe76c
 8001208:	40b00000 	.word	0x40b00000
 800120c:	20000674 	.word	0x20000674
 8001210:	66666666 	.word	0x66666666
 8001214:	400a6666 	.word	0x400a6666

08001218 <CalculateVoltage>:

void CalculateVoltage(uint16_t adcRead){
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	80fb      	strh	r3, [r7, #6]
	float adcVoltage = adcRead * 3.3 / (0b1 << 12); //adc equation to get input voltage
 8001222:	88fb      	ldrh	r3, [r7, #6]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f995 	bl	8000554 <__aeabi_i2d>
 800122a:	a31b      	add	r3, pc, #108	; (adr r3, 8001298 <CalculateVoltage+0x80>)
 800122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001230:	f7ff f9fa 	bl	8000628 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <CalculateVoltage+0x88>)
 8001242:	f7ff fb1b 	bl	800087c <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fcc3 	bl	8000bd8 <__aeabi_d2f>
 8001252:	4603      	mov	r3, r0
 8001254:	60fb      	str	r3, [r7, #12]
	teldata.voltage = (adcVoltage/3.3)*69;
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	f7ff f98e 	bl	8000578 <__aeabi_f2d>
 800125c:	a30e      	add	r3, pc, #56	; (adr r3, 8001298 <CalculateVoltage+0x80>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f7ff fb0b 	bl	800087c <__aeabi_ddiv>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <CalculateVoltage+0x8c>)
 8001274:	f7ff f9d8 	bl	8000628 <__aeabi_dmul>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f7ff fcaa 	bl	8000bd8 <__aeabi_d2f>
 8001284:	4603      	mov	r3, r0
 8001286:	4a08      	ldr	r2, [pc, #32]	; (80012a8 <CalculateVoltage+0x90>)
 8001288:	60d3      	str	r3, [r2, #12]
}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	f3af 8000 	nop.w
 8001298:	66666666 	.word	0x66666666
 800129c:	400a6666 	.word	0x400a6666
 80012a0:	40b00000 	.word	0x40b00000
 80012a4:	40514000 	.word	0x40514000
 80012a8:	20000674 	.word	0x20000674

080012ac <TakeADCMeasurement>:

void TakeADCMeasurement(){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) curVoltADC_DMA, adcChannelCount);
 80012b0:	2302      	movs	r3, #2
 80012b2:	461a      	mov	r2, r3
 80012b4:	4906      	ldr	r1, [pc, #24]	; (80012d0 <TakeADCMeasurement+0x24>)
 80012b6:	4807      	ldr	r0, [pc, #28]	; (80012d4 <TakeADCMeasurement+0x28>)
 80012b8:	f001 ff6e 	bl	8003198 <HAL_ADC_Start_DMA>
	while (adcConversionComplete == 0);
 80012bc:	bf00      	nop
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <TakeADCMeasurement+0x2c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0fb      	beq.n	80012be <TakeADCMeasurement+0x12>
	adcConversionComplete = 0;
 80012c6:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <TakeADCMeasurement+0x2c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]

}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000688 	.word	0x20000688
 80012d4:	20000284 	.word	0x20000284
 80012d8:	2000068c 	.word	0x2000068c

080012dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b090      	sub	sp, #64	; 0x40
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e2:	f001 fba0 	bl	8002a26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e6:	f000 f8ff 	bl	80014e8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(6000); //wait for lcd to set up
 80012ea:	f241 7070 	movw	r0, #6000	; 0x1770
 80012ee:	f001 fc0f 	bl	8002b10 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f2:	f000 fc1d 	bl	8001b30 <MX_GPIO_Init>
  MX_DMA_Init();
 80012f6:	f000 fbf1 	bl	8001adc <MX_DMA_Init>
  MX_I2C1_Init();
 80012fa:	f000 f9af 	bl	800165c <MX_I2C1_Init>
  MX_SPI1_Init();
 80012fe:	f000 fa83 	bl	8001808 <MX_SPI1_Init>
  MX_TIM3_Init();
 8001302:	f000 fafd 	bl	8001900 <MX_TIM3_Init>
  MX_TIM15_Init();
 8001306:	f000 fb4b 	bl	80019a0 <MX_TIM15_Init>
  MX_TIM17_Init();
 800130a:	f000 fb9b 	bl	8001a44 <MX_TIM17_Init>
  MX_LPUART1_UART_Init();
 800130e:	f000 f9e3 	bl	80016d8 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8001312:	f000 fab7 	bl	8001884 <MX_SPI2_Init>
  MX_UART4_Init();
 8001316:	f000 fa2b 	bl	8001770 <MX_UART4_Init>
  MX_ADC1_Init();
 800131a:	f000 f92b 	bl	8001574 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  printf("start integrated\n");
 800131e:	4861      	ldr	r0, [pc, #388]	; (80014a4 <main+0x1c8>)
 8001320:	f008 fd9c 	bl	8009e5c <puts>
  	uint8_t junk[19];
	HAL_UART_Transmit(&huart4, (uint8_t*) &junk, sizeof(junk), 100); //clear uart of secondary mcu
 8001324:	f107 0118 	add.w	r1, r7, #24
 8001328:	2364      	movs	r3, #100	; 0x64
 800132a:	2213      	movs	r2, #19
 800132c:	485e      	ldr	r0, [pc, #376]	; (80014a8 <main+0x1cc>)
 800132e:	f007 f95f 	bl	80085f0 <HAL_UART_Transmit>
	// CS for all sensors should be high
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001332:	2201      	movs	r2, #1
 8001334:	2120      	movs	r1, #32
 8001336:	485d      	ldr	r0, [pc, #372]	; (80014ac <main+0x1d0>)
 8001338:	f003 f9f2 	bl	8004720 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800133c:	2201      	movs	r2, #1
 800133e:	2104      	movs	r1, #4
 8001340:	485a      	ldr	r0, [pc, #360]	; (80014ac <main+0x1d0>)
 8001342:	f003 f9ed 	bl	8004720 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001346:	2201      	movs	r2, #1
 8001348:	2140      	movs	r1, #64	; 0x40
 800134a:	4858      	ldr	r0, [pc, #352]	; (80014ac <main+0x1d0>)
 800134c:	f003 f9e8 	bl	8004720 <HAL_GPIO_WritePin>



	setupAccModule();
 8001350:	f7ff fe10 	bl	8000f74 <setupAccModule>
	setupLEDS();
 8001354:	f7ff fe38 	bl	8000fc8 <setupLEDS>

	// Start Timer
	HAL_TIM_Base_Start_IT(&htim3);
 8001358:	4855      	ldr	r0, [pc, #340]	; (80014b0 <main+0x1d4>)
 800135a:	f006 f929 	bl	80075b0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim15);
 800135e:	4855      	ldr	r0, [pc, #340]	; (80014b4 <main+0x1d8>)
 8001360:	f006 f926 	bl	80075b0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim17,TIM_CHANNEL_1);
 8001364:	2100      	movs	r1, #0
 8001366:	4854      	ldr	r0, [pc, #336]	; (80014b8 <main+0x1dc>)
 8001368:	f006 f9f4 	bl	8007754 <HAL_TIM_IC_Start_IT>

	float buff[5];
	int voltageLoopCount = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	63fb      	str	r3, [r7, #60]	; 0x3c
//		HAL_ADC_PollForConversion(&hadc1, 0xFFFFFFFF);//wait for conversion to finish
//		ADC_VAL = HAL_ADC_GetValue(&hadc1);//retrieve value
//		teldata.current = ADC_VAL;
//		printf("adcval: %d\n", ADC_VAL);

	  	const int numSamples = 10;
 8001370:	230a      	movs	r3, #10
 8001372:	62fb      	str	r3, [r7, #44]	; 0x2c
	  	uint32_t curAvg = 0, volAvg = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	63bb      	str	r3, [r7, #56]	; 0x38
 8001378:	2300      	movs	r3, #0
 800137a:	637b      	str	r3, [r7, #52]	; 0x34
	  	for(int i = 0; i < numSamples ; ++i){ //take 10 samples
 800137c:	2300      	movs	r3, #0
 800137e:	633b      	str	r3, [r7, #48]	; 0x30
 8001380:	e012      	b.n	80013a8 <main+0xcc>
	  		TakeADCMeasurement();
 8001382:	f7ff ff93 	bl	80012ac <TakeADCMeasurement>
	  		curAvg += curVoltADC_DMA[0];
 8001386:	4b4d      	ldr	r3, [pc, #308]	; (80014bc <main+0x1e0>)
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	b29b      	uxth	r3, r3
 800138c:	461a      	mov	r2, r3
 800138e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001390:	4413      	add	r3, r2
 8001392:	63bb      	str	r3, [r7, #56]	; 0x38
	  		volAvg += curVoltADC_DMA[1];
 8001394:	4b49      	ldr	r3, [pc, #292]	; (80014bc <main+0x1e0>)
 8001396:	885b      	ldrh	r3, [r3, #2]
 8001398:	b29b      	uxth	r3, r3
 800139a:	461a      	mov	r2, r3
 800139c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800139e:	4413      	add	r3, r2
 80013a0:	637b      	str	r3, [r7, #52]	; 0x34
	  	for(int i = 0; i < numSamples ; ++i){ //take 10 samples
 80013a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013a4:	3301      	adds	r3, #1
 80013a6:	633b      	str	r3, [r7, #48]	; 0x30
 80013a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80013aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013ac:	429a      	cmp	r2, r3
 80013ae:	dbe8      	blt.n	8001382 <main+0xa6>
	  	}
	  	curAvg/=numSamples;
 80013b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80013b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b8:	63bb      	str	r3, [r7, #56]	; 0x38
	  	volAvg/=numSamples;
 80013ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80013be:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c2:	637b      	str	r3, [r7, #52]	; 0x34

	  	CalculateCurrent(curAvg);
 80013c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff fed5 	bl	8001178 <CalculateCurrent>
	  	if((++voltageLoopCount)%60==0) CalculateVoltage(volAvg);
 80013ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013d0:	3301      	adds	r3, #1
 80013d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80013d6:	4b3a      	ldr	r3, [pc, #232]	; (80014c0 <main+0x1e4>)
 80013d8:	fb83 1302 	smull	r1, r3, r3, r2
 80013dc:	4413      	add	r3, r2
 80013de:	1159      	asrs	r1, r3, #5
 80013e0:	17d3      	asrs	r3, r2, #31
 80013e2:	1ac9      	subs	r1, r1, r3
 80013e4:	460b      	mov	r3, r1
 80013e6:	011b      	lsls	r3, r3, #4
 80013e8:	1a5b      	subs	r3, r3, r1
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	1ad1      	subs	r1, r2, r3
 80013ee:	2900      	cmp	r1, #0
 80013f0:	d104      	bne.n	80013fc <main+0x120>
 80013f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff ff0e 	bl	8001218 <CalculateVoltage>
//	  	while(adcConversionComplete==0);
//	  	adcConversionComplete = 0;
//	  	CalculateCurrent(curVoltADC_DMA[0]);
//	  	if((++voltageLoopCount)%60==0) CalculateVoltage(curVoltADC_DMA[1]);

	  	printf("ADC CURRENT %d, ADC VOLT %d", curVoltADC_DMA[0], curVoltADC_DMA[1]);
 80013fc:	4b2f      	ldr	r3, [pc, #188]	; (80014bc <main+0x1e0>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	b29b      	uxth	r3, r3
 8001402:	4619      	mov	r1, r3
 8001404:	4b2d      	ldr	r3, [pc, #180]	; (80014bc <main+0x1e0>)
 8001406:	885b      	ldrh	r3, [r3, #2]
 8001408:	b29b      	uxth	r3, r3
 800140a:	461a      	mov	r2, r3
 800140c:	482d      	ldr	r0, [pc, #180]	; (80014c4 <main+0x1e8>)
 800140e:	f008 fcbf 	bl	8009d90 <iprintf>

		printf("Telemetry Data:\n");
 8001412:	482d      	ldr	r0, [pc, #180]	; (80014c8 <main+0x1ec>)
 8001414:	f008 fd22 	bl	8009e5c <puts>
		printf("Acceleration: %f\n", teldata.accel);
 8001418:	4b2c      	ldr	r3, [pc, #176]	; (80014cc <main+0x1f0>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff f8ab 	bl	8000578 <__aeabi_f2d>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	482a      	ldr	r0, [pc, #168]	; (80014d0 <main+0x1f4>)
 8001428:	f008 fcb2 	bl	8009d90 <iprintf>
		printf("Temperature: %f\n", teldata.temp);
 800142c:	4b27      	ldr	r3, [pc, #156]	; (80014cc <main+0x1f0>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff f8a1 	bl	8000578 <__aeabi_f2d>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4826      	ldr	r0, [pc, #152]	; (80014d4 <main+0x1f8>)
 800143c:	f008 fca8 	bl	8009d90 <iprintf>
		printf("Speed: %f\n", teldata.speed);
 8001440:	4b22      	ldr	r3, [pc, #136]	; (80014cc <main+0x1f0>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f897 	bl	8000578 <__aeabi_f2d>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4822      	ldr	r0, [pc, #136]	; (80014d8 <main+0x1fc>)
 8001450:	f008 fc9e 	bl	8009d90 <iprintf>
		printf("Voltage: %f\n", teldata.voltage);
 8001454:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <main+0x1f0>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f88d 	bl	8000578 <__aeabi_f2d>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	481e      	ldr	r0, [pc, #120]	; (80014dc <main+0x200>)
 8001464:	f008 fc94 	bl	8009d90 <iprintf>
		printf("Current: %f\n\n", teldata.current);
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <main+0x1f0>)
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff f883 	bl	8000578 <__aeabi_f2d>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	481a      	ldr	r0, [pc, #104]	; (80014e0 <main+0x204>)
 8001478:	f008 fc8a 	bl	8009d90 <iprintf>

		TADStructToBuffer(buff, &teldata);
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4913      	ldr	r1, [pc, #76]	; (80014cc <main+0x1f0>)
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fe07 	bl	8001094 <TADStructToBuffer>
		HAL_UART_Transmit(&huart4, (uint8_t*) &buff, sizeof(buff), 100);
 8001486:	1d39      	adds	r1, r7, #4
 8001488:	2364      	movs	r3, #100	; 0x64
 800148a:	2214      	movs	r2, #20
 800148c:	4806      	ldr	r0, [pc, #24]	; (80014a8 <main+0x1cc>)
 800148e:	f007 f8af 	bl	80085f0 <HAL_UART_Transmit>
		printf("uart trans\n");
 8001492:	4814      	ldr	r0, [pc, #80]	; (80014e4 <main+0x208>)
 8001494:	f008 fce2 	bl	8009e5c <puts>
		HAL_Delay(1000);
 8001498:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800149c:	f001 fb38 	bl	8002b10 <HAL_Delay>
  {
 80014a0:	e766      	b.n	8001370 <main+0x94>
 80014a2:	bf00      	nop
 80014a4:	0800be04 	.word	0x0800be04
 80014a8:	20000434 	.word	0x20000434
 80014ac:	48000400 	.word	0x48000400
 80014b0:	20000590 	.word	0x20000590
 80014b4:	200005dc 	.word	0x200005dc
 80014b8:	20000628 	.word	0x20000628
 80014bc:	20000688 	.word	0x20000688
 80014c0:	88888889 	.word	0x88888889
 80014c4:	0800be18 	.word	0x0800be18
 80014c8:	0800be34 	.word	0x0800be34
 80014cc:	20000674 	.word	0x20000674
 80014d0:	0800be44 	.word	0x0800be44
 80014d4:	0800be58 	.word	0x0800be58
 80014d8:	0800be6c 	.word	0x0800be6c
 80014dc:	0800be78 	.word	0x0800be78
 80014e0:	0800be88 	.word	0x0800be88
 80014e4:	0800be98 	.word	0x0800be98

080014e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b096      	sub	sp, #88	; 0x58
 80014ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ee:	f107 0314 	add.w	r3, r7, #20
 80014f2:	2244      	movs	r2, #68	; 0x44
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f008 fd90 	bl	800a01c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014fc:	463b      	mov	r3, r7
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800150a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800150e:	f003 fd9b 	bl	8005048 <HAL_PWREx_ControlVoltageScaling>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001518:	f000 fd20 	bl	8001f5c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800151c:	2310      	movs	r3, #16
 800151e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001520:	2301      	movs	r3, #1
 8001522:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001528:	2360      	movs	r3, #96	; 0x60
 800152a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800152c:	2300      	movs	r3, #0
 800152e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fe3b 	bl	80051b0 <HAL_RCC_OscConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001540:	f000 fd0c 	bl	8001f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001544:	230f      	movs	r3, #15
 8001546:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001548:	2300      	movs	r3, #0
 800154a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800154c:	2300      	movs	r3, #0
 800154e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001554:	2300      	movs	r3, #0
 8001556:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001558:	463b      	mov	r3, r7
 800155a:	2100      	movs	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f004 fa41 	bl	80059e4 <HAL_RCC_ClockConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001568:	f000 fcf8 	bl	8001f5c <Error_Handler>
  }
}
 800156c:	bf00      	nop
 800156e:	3758      	adds	r7, #88	; 0x58
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800157a:	463b      	mov	r3, r7
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
 8001588:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800158a:	4b30      	ldr	r3, [pc, #192]	; (800164c <MX_ADC1_Init+0xd8>)
 800158c:	4a30      	ldr	r2, [pc, #192]	; (8001650 <MX_ADC1_Init+0xdc>)
 800158e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 8001590:	4b2e      	ldr	r3, [pc, #184]	; (800164c <MX_ADC1_Init+0xd8>)
 8001592:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001596:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001598:	4b2c      	ldr	r3, [pc, #176]	; (800164c <MX_ADC1_Init+0xd8>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800159e:	4b2b      	ldr	r3, [pc, #172]	; (800164c <MX_ADC1_Init+0xd8>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80015a4:	4b29      	ldr	r3, [pc, #164]	; (800164c <MX_ADC1_Init+0xd8>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015aa:	4b28      	ldr	r3, [pc, #160]	; (800164c <MX_ADC1_Init+0xd8>)
 80015ac:	2204      	movs	r2, #4
 80015ae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015b0:	4b26      	ldr	r3, [pc, #152]	; (800164c <MX_ADC1_Init+0xd8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015b6:	4b25      	ldr	r3, [pc, #148]	; (800164c <MX_ADC1_Init+0xd8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80015bc:	4b23      	ldr	r3, [pc, #140]	; (800164c <MX_ADC1_Init+0xd8>)
 80015be:	2202      	movs	r2, #2
 80015c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015c2:	4b22      	ldr	r3, [pc, #136]	; (800164c <MX_ADC1_Init+0xd8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ca:	4b20      	ldr	r3, [pc, #128]	; (800164c <MX_ADC1_Init+0xd8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015d0:	4b1e      	ldr	r3, [pc, #120]	; (800164c <MX_ADC1_Init+0xd8>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015d6:	4b1d      	ldr	r3, [pc, #116]	; (800164c <MX_ADC1_Init+0xd8>)
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015de:	4b1b      	ldr	r3, [pc, #108]	; (800164c <MX_ADC1_Init+0xd8>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80015e4:	4b19      	ldr	r3, [pc, #100]	; (800164c <MX_ADC1_Init+0xd8>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ec:	4817      	ldr	r0, [pc, #92]	; (800164c <MX_ADC1_Init+0xd8>)
 80015ee:	f001 fc8d 	bl	8002f0c <HAL_ADC_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80015f8:	f000 fcb0 	bl	8001f5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015fc:	4b15      	ldr	r3, [pc, #84]	; (8001654 <MX_ADC1_Init+0xe0>)
 80015fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001600:	2306      	movs	r3, #6
 8001602:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001604:	2307      	movs	r3, #7
 8001606:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001608:	237f      	movs	r3, #127	; 0x7f
 800160a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800160c:	2304      	movs	r3, #4
 800160e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001614:	463b      	mov	r3, r7
 8001616:	4619      	mov	r1, r3
 8001618:	480c      	ldr	r0, [pc, #48]	; (800164c <MX_ADC1_Init+0xd8>)
 800161a:	f001 fe55 	bl	80032c8 <HAL_ADC_ConfigChannel>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001624:	f000 fc9a 	bl	8001f5c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001628:	4b0b      	ldr	r3, [pc, #44]	; (8001658 <MX_ADC1_Init+0xe4>)
 800162a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800162c:	230c      	movs	r3, #12
 800162e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <MX_ADC1_Init+0xd8>)
 8001636:	f001 fe47 	bl	80032c8 <HAL_ADC_ConfigChannel>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001640:	f000 fc8c 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000284 	.word	0x20000284
 8001650:	50040000 	.word	0x50040000
 8001654:	04300002 	.word	0x04300002
 8001658:	08600004 	.word	0x08600004

0800165c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001660:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001662:	4a1c      	ldr	r2, [pc, #112]	; (80016d4 <MX_I2C1_Init+0x78>)
 8001664:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001666:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001668:	f640 6214 	movw	r2, #3604	; 0xe14
 800166c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800166e:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001676:	2201      	movs	r2, #1
 8001678:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <MX_I2C1_Init+0x74>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001680:	4b13      	ldr	r3, [pc, #76]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001686:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <MX_I2C1_Init+0x74>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001692:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <MX_I2C1_Init+0x74>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001698:	480d      	ldr	r0, [pc, #52]	; (80016d0 <MX_I2C1_Init+0x74>)
 800169a:	f003 f859 	bl	8004750 <HAL_I2C_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016a4:	f000 fc5a 	bl	8001f5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016a8:	2100      	movs	r1, #0
 80016aa:	4809      	ldr	r0, [pc, #36]	; (80016d0 <MX_I2C1_Init+0x74>)
 80016ac:	f003 fc14 	bl	8004ed8 <HAL_I2CEx_ConfigAnalogFilter>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80016b6:	f000 fc51 	bl	8001f5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ba:	2100      	movs	r1, #0
 80016bc:	4804      	ldr	r0, [pc, #16]	; (80016d0 <MX_I2C1_Init+0x74>)
 80016be:	f003 fc56 	bl	8004f6e <HAL_I2CEx_ConfigDigitalFilter>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80016c8:	f000 fc48 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	2000034c 	.word	0x2000034c
 80016d4:	40005400 	.word	0x40005400

080016d8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80016dc:	4b22      	ldr	r3, [pc, #136]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 80016de:	4a23      	ldr	r2, [pc, #140]	; (800176c <MX_LPUART1_UART_Init+0x94>)
 80016e0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80016e2:	4b21      	ldr	r3, [pc, #132]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 80016e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016e8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ea:	4b1f      	ldr	r3, [pc, #124]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80016f6:	4b1c      	ldr	r3, [pc, #112]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 80016fe:	220c      	movs	r2, #12
 8001700:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001704:	2200      	movs	r2, #0
 8001706:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001708:	4b17      	ldr	r3, [pc, #92]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 800170a:	2200      	movs	r2, #0
 800170c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800170e:	4b16      	ldr	r3, [pc, #88]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001710:	2200      	movs	r2, #0
 8001712:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001714:	4b14      	ldr	r3, [pc, #80]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001716:	2200      	movs	r2, #0
 8001718:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800171a:	4b13      	ldr	r3, [pc, #76]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 800171c:	2200      	movs	r2, #0
 800171e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001720:	4811      	ldr	r0, [pc, #68]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001722:	f006 ff15 	bl	8008550 <HAL_UART_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800172c:	f000 fc16 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001730:	2100      	movs	r1, #0
 8001732:	480d      	ldr	r0, [pc, #52]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001734:	f007 fd3a 	bl	80091ac <HAL_UARTEx_SetTxFifoThreshold>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800173e:	f000 fc0d 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001742:	2100      	movs	r1, #0
 8001744:	4808      	ldr	r0, [pc, #32]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001746:	f007 fd6f 	bl	8009228 <HAL_UARTEx_SetRxFifoThreshold>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001750:	f000 fc04 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001754:	4804      	ldr	r0, [pc, #16]	; (8001768 <MX_LPUART1_UART_Init+0x90>)
 8001756:	f007 fcf0 	bl	800913a <HAL_UARTEx_DisableFifoMode>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001760:	f000 fbfc 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200003a0 	.word	0x200003a0
 800176c:	40008000 	.word	0x40008000

08001770 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001774:	4b22      	ldr	r3, [pc, #136]	; (8001800 <MX_UART4_Init+0x90>)
 8001776:	4a23      	ldr	r2, [pc, #140]	; (8001804 <MX_UART4_Init+0x94>)
 8001778:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800177a:	4b21      	ldr	r3, [pc, #132]	; (8001800 <MX_UART4_Init+0x90>)
 800177c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001780:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	4b1f      	ldr	r3, [pc, #124]	; (8001800 <MX_UART4_Init+0x90>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001788:	4b1d      	ldr	r3, [pc, #116]	; (8001800 <MX_UART4_Init+0x90>)
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800178e:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <MX_UART4_Init+0x90>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001794:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <MX_UART4_Init+0x90>)
 8001796:	220c      	movs	r2, #12
 8001798:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179a:	4b19      	ldr	r3, [pc, #100]	; (8001800 <MX_UART4_Init+0x90>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a0:	4b17      	ldr	r3, [pc, #92]	; (8001800 <MX_UART4_Init+0x90>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017a6:	4b16      	ldr	r3, [pc, #88]	; (8001800 <MX_UART4_Init+0x90>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017ac:	4b14      	ldr	r3, [pc, #80]	; (8001800 <MX_UART4_Init+0x90>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017b2:	4b13      	ldr	r3, [pc, #76]	; (8001800 <MX_UART4_Init+0x90>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80017b8:	4811      	ldr	r0, [pc, #68]	; (8001800 <MX_UART4_Init+0x90>)
 80017ba:	f006 fec9 	bl	8008550 <HAL_UART_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80017c4:	f000 fbca 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017c8:	2100      	movs	r1, #0
 80017ca:	480d      	ldr	r0, [pc, #52]	; (8001800 <MX_UART4_Init+0x90>)
 80017cc:	f007 fcee 	bl	80091ac <HAL_UARTEx_SetTxFifoThreshold>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80017d6:	f000 fbc1 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017da:	2100      	movs	r1, #0
 80017dc:	4808      	ldr	r0, [pc, #32]	; (8001800 <MX_UART4_Init+0x90>)
 80017de:	f007 fd23 	bl	8009228 <HAL_UARTEx_SetRxFifoThreshold>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80017e8:	f000 fbb8 	bl	8001f5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80017ec:	4804      	ldr	r0, [pc, #16]	; (8001800 <MX_UART4_Init+0x90>)
 80017ee:	f007 fca4 	bl	800913a <HAL_UARTEx_DisableFifoMode>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80017f8:	f000 fbb0 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	20000434 	.word	0x20000434
 8001804:	40004c00 	.word	0x40004c00

08001808 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800180c:	4b1b      	ldr	r3, [pc, #108]	; (800187c <MX_SPI1_Init+0x74>)
 800180e:	4a1c      	ldr	r2, [pc, #112]	; (8001880 <MX_SPI1_Init+0x78>)
 8001810:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <MX_SPI1_Init+0x74>)
 8001814:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001818:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800181a:	4b18      	ldr	r3, [pc, #96]	; (800187c <MX_SPI1_Init+0x74>)
 800181c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001820:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001822:	4b16      	ldr	r3, [pc, #88]	; (800187c <MX_SPI1_Init+0x74>)
 8001824:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001828:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <MX_SPI1_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <MX_SPI1_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <MX_SPI1_Init+0x74>)
 8001838:	f44f 7200 	mov.w	r2, #512	; 0x200
 800183c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800183e:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_SPI1_Init+0x74>)
 8001840:	2200      	movs	r2, #0
 8001842:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001844:	4b0d      	ldr	r3, [pc, #52]	; (800187c <MX_SPI1_Init+0x74>)
 8001846:	2200      	movs	r2, #0
 8001848:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <MX_SPI1_Init+0x74>)
 800184c:	2200      	movs	r2, #0
 800184e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <MX_SPI1_Init+0x74>)
 8001852:	2200      	movs	r2, #0
 8001854:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <MX_SPI1_Init+0x74>)
 8001858:	2207      	movs	r2, #7
 800185a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800185c:	4b07      	ldr	r3, [pc, #28]	; (800187c <MX_SPI1_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <MX_SPI1_Init+0x74>)
 8001864:	2208      	movs	r2, #8
 8001866:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001868:	4804      	ldr	r0, [pc, #16]	; (800187c <MX_SPI1_Init+0x74>)
 800186a:	f005 f891 	bl	8006990 <HAL_SPI_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001874:	f000 fb72 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}
 800187c:	200004c8 	.word	0x200004c8
 8001880:	40013000 	.word	0x40013000

08001884 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001888:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <MX_SPI2_Init+0x74>)
 800188a:	4a1c      	ldr	r2, [pc, #112]	; (80018fc <MX_SPI2_Init+0x78>)
 800188c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800188e:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <MX_SPI2_Init+0x74>)
 8001890:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001894:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001896:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <MX_SPI2_Init+0x74>)
 8001898:	2200      	movs	r2, #0
 800189a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800189c:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <MX_SPI2_Init+0x74>)
 800189e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80018a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018a4:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018aa:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018b0:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ca:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80018d0:	4b09      	ldr	r3, [pc, #36]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018d2:	2207      	movs	r2, #7
 80018d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018d6:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018dc:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018de:	2208      	movs	r2, #8
 80018e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80018e2:	4805      	ldr	r0, [pc, #20]	; (80018f8 <MX_SPI2_Init+0x74>)
 80018e4:	f005 f854 	bl	8006990 <HAL_SPI_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80018ee:	f000 fb35 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000052c 	.word	0x2000052c
 80018fc:	40003800 	.word	0x40003800

08001900 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001906:	f107 0310 	add.w	r3, r7, #16
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800191e:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <MX_TIM3_Init+0x98>)
 8001920:	4a1e      	ldr	r2, [pc, #120]	; (800199c <MX_TIM3_Init+0x9c>)
 8001922:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3999;
 8001924:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <MX_TIM3_Init+0x98>)
 8001926:	f640 729f 	movw	r2, #3999	; 0xf9f
 800192a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192c:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <MX_TIM3_Init+0x98>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001932:	4b19      	ldr	r3, [pc, #100]	; (8001998 <MX_TIM3_Init+0x98>)
 8001934:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001938:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193a:	4b17      	ldr	r3, [pc, #92]	; (8001998 <MX_TIM3_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001940:	4b15      	ldr	r3, [pc, #84]	; (8001998 <MX_TIM3_Init+0x98>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001946:	4814      	ldr	r0, [pc, #80]	; (8001998 <MX_TIM3_Init+0x98>)
 8001948:	f005 fdda 	bl	8007500 <HAL_TIM_Base_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001952:	f000 fb03 	bl	8001f5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001956:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800195a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800195c:	f107 0310 	add.w	r3, r7, #16
 8001960:	4619      	mov	r1, r3
 8001962:	480d      	ldr	r0, [pc, #52]	; (8001998 <MX_TIM3_Init+0x98>)
 8001964:	f006 f9de 	bl	8007d24 <HAL_TIM_ConfigClockSource>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800196e:	f000 faf5 	bl	8001f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800197a:	1d3b      	adds	r3, r7, #4
 800197c:	4619      	mov	r1, r3
 800197e:	4806      	ldr	r0, [pc, #24]	; (8001998 <MX_TIM3_Init+0x98>)
 8001980:	f006 fd40 	bl	8008404 <HAL_TIMEx_MasterConfigSynchronization>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800198a:	f000 fae7 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	3720      	adds	r7, #32
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000590 	.word	0x20000590
 800199c:	40000400 	.word	0x40000400

080019a0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019a6:	f107 0310 	add.w	r3, r7, #16
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]
 80019b0:	609a      	str	r2, [r3, #8]
 80019b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80019be:	4b1f      	ldr	r3, [pc, #124]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019c0:	4a1f      	ldr	r2, [pc, #124]	; (8001a40 <MX_TIM15_Init+0xa0>)
 80019c2:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 3999;
 80019c4:	4b1d      	ldr	r3, [pc, #116]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019c6:	f640 729f 	movw	r2, #3999	; 0xf9f
 80019ca:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 19;
 80019d2:	4b1a      	ldr	r3, [pc, #104]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019d4:	2213      	movs	r2, #19
 80019d6:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d8:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80019de:	4b17      	ldr	r3, [pc, #92]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e4:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80019ea:	4814      	ldr	r0, [pc, #80]	; (8001a3c <MX_TIM15_Init+0x9c>)
 80019ec:	f005 fd88 	bl	8007500 <HAL_TIM_Base_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80019f6:	f000 fab1 	bl	8001f5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001a00:	f107 0310 	add.w	r3, r7, #16
 8001a04:	4619      	mov	r1, r3
 8001a06:	480d      	ldr	r0, [pc, #52]	; (8001a3c <MX_TIM15_Init+0x9c>)
 8001a08:	f006 f98c 	bl	8007d24 <HAL_TIM_ConfigClockSource>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8001a12:	f000 faa3 	bl	8001f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	4806      	ldr	r0, [pc, #24]	; (8001a3c <MX_TIM15_Init+0x9c>)
 8001a24:	f006 fcee 	bl	8008404 <HAL_TIMEx_MasterConfigSynchronization>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8001a2e:	f000 fa95 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	3720      	adds	r7, #32
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	200005dc 	.word	0x200005dc
 8001a40:	40014000 	.word	0x40014000

08001a44 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a4a:	463b      	mov	r3, r7
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001a56:	4b1f      	ldr	r3, [pc, #124]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a58:	4a1f      	ldr	r2, [pc, #124]	; (8001ad8 <MX_TIM17_Init+0x94>)
 8001a5a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 3999;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a5e:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001a62:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a64:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a70:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a72:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001a78:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001a84:	4813      	ldr	r0, [pc, #76]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a86:	f005 fd3b 	bl	8007500 <HAL_TIM_Base_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM17_Init+0x50>
  {
    Error_Handler();
 8001a90:	f000 fa64 	bl	8001f5c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim17) != HAL_OK)
 8001a94:	480f      	ldr	r0, [pc, #60]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001a96:	f005 fdfb 	bl	8007690 <HAL_TIM_IC_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8001aa0:	f000 fa5c 	bl	8001f5c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8001ab0:	230f      	movs	r3, #15
 8001ab2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4806      	ldr	r0, [pc, #24]	; (8001ad4 <MX_TIM17_Init+0x90>)
 8001abc:	f006 f896 	bl	8007bec <HAL_TIM_IC_ConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM17_Init+0x86>
  {
    Error_Handler();
 8001ac6:	f000 fa49 	bl	8001f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000628 	.word	0x20000628
 8001ad8:	40014800 	.word	0x40014800

08001adc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ae2:	4b12      	ldr	r3, [pc, #72]	; (8001b2c <MX_DMA_Init+0x50>)
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ae6:	4a11      	ldr	r2, [pc, #68]	; (8001b2c <MX_DMA_Init+0x50>)
 8001ae8:	f043 0304 	orr.w	r3, r3, #4
 8001aec:	6493      	str	r3, [r2, #72]	; 0x48
 8001aee:	4b0f      	ldr	r3, [pc, #60]	; (8001b2c <MX_DMA_Init+0x50>)
 8001af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	607b      	str	r3, [r7, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001afa:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <MX_DMA_Init+0x50>)
 8001afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001afe:	4a0b      	ldr	r2, [pc, #44]	; (8001b2c <MX_DMA_Init+0x50>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6493      	str	r3, [r2, #72]	; 0x48
 8001b06:	4b09      	ldr	r3, [pc, #36]	; (8001b2c <MX_DMA_Init+0x50>)
 8001b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2100      	movs	r1, #0
 8001b16:	200b      	movs	r0, #11
 8001b18:	f002 f9c7 	bl	8003eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b1c:	200b      	movs	r0, #11
 8001b1e:	f002 f9e0 	bl	8003ee2 <HAL_NVIC_EnableIRQ>

}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40021000 	.word	0x40021000

08001b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08e      	sub	sp, #56	; 0x38
 8001b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	60da      	str	r2, [r3, #12]
 8001b44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b46:	4bb3      	ldr	r3, [pc, #716]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b4a:	4ab2      	ldr	r2, [pc, #712]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b4c:	f043 0310 	orr.w	r3, r3, #16
 8001b50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b52:	4bb0      	ldr	r3, [pc, #704]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b56:	f003 0310 	and.w	r3, r3, #16
 8001b5a:	623b      	str	r3, [r7, #32]
 8001b5c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b5e:	4bad      	ldr	r3, [pc, #692]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	4aac      	ldr	r2, [pc, #688]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b64:	f043 0304 	orr.w	r3, r3, #4
 8001b68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b6a:	4baa      	ldr	r3, [pc, #680]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	f003 0304 	and.w	r3, r3, #4
 8001b72:	61fb      	str	r3, [r7, #28]
 8001b74:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b76:	4ba7      	ldr	r3, [pc, #668]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	4aa6      	ldr	r2, [pc, #664]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b7c:	f043 0320 	orr.w	r3, r3, #32
 8001b80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b82:	4ba4      	ldr	r3, [pc, #656]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b86:	f003 0320 	and.w	r3, r3, #32
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b8e:	4ba1      	ldr	r3, [pc, #644]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b92:	4aa0      	ldr	r2, [pc, #640]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b9a:	4b9e      	ldr	r3, [pc, #632]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	4b9b      	ldr	r3, [pc, #620]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001baa:	4a9a      	ldr	r2, [pc, #616]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bb2:	4b98      	ldr	r3, [pc, #608]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bbe:	4b95      	ldr	r3, [pc, #596]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc2:	4a94      	ldr	r2, [pc, #592]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bc4:	f043 0302 	orr.w	r3, r3, #2
 8001bc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bca:	4b92      	ldr	r3, [pc, #584]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bd6:	4b8f      	ldr	r3, [pc, #572]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	4a8e      	ldr	r2, [pc, #568]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001be2:	4b8c      	ldr	r3, [pc, #560]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be6:	f003 0308 	and.w	r3, r3, #8
 8001bea:	60bb      	str	r3, [r7, #8]
 8001bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bee:	4b89      	ldr	r3, [pc, #548]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf2:	4a88      	ldr	r2, [pc, #544]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfa:	4b86      	ldr	r3, [pc, #536]	; (8001e14 <MX_GPIO_Init+0x2e4>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001c06:	f003 fac3 	bl	8005190 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2180      	movs	r1, #128	; 0x80
 8001c0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c12:	f002 fd85 	bl	8004720 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2164      	movs	r1, #100	; 0x64
 8001c1a:	487f      	ldr	r0, [pc, #508]	; (8001e18 <MX_GPIO_Init+0x2e8>)
 8001c1c:	f002 fd80 	bl	8004720 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c20:	230c      	movs	r3, #12
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001c30:	230d      	movs	r3, #13
 8001c32:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4878      	ldr	r0, [pc, #480]	; (8001e1c <MX_GPIO_Init+0x2ec>)
 8001c3c:	f002 fbde 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c40:	2307      	movs	r3, #7
 8001c42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c44:	2312      	movs	r3, #18
 8001c46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c50:	2304      	movs	r3, #4
 8001c52:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4871      	ldr	r0, [pc, #452]	; (8001e20 <MX_GPIO_Init+0x2f0>)
 8001c5c:	f002 fbce 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c64:	2302      	movs	r3, #2
 8001c66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001c70:	230d      	movs	r3, #13
 8001c72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4869      	ldr	r0, [pc, #420]	; (8001e20 <MX_GPIO_Init+0x2f0>)
 8001c7c:	f002 fbbe 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c80:	2301      	movs	r3, #1
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c84:	2302      	movs	r3, #2
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c90:	2301      	movs	r3, #1
 8001c92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9e:	f002 fbad 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ca2:	2380      	movs	r3, #128	; 0x80
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cbc:	f002 fb9e 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001cc0:	2364      	movs	r3, #100	; 0x64
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4850      	ldr	r0, [pc, #320]	; (8001e18 <MX_GPIO_Init+0x2e8>)
 8001cd8:	f002 fb90 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001cdc:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cea:	2300      	movs	r3, #0
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4848      	ldr	r0, [pc, #288]	; (8001e1c <MX_GPIO_Init+0x2ec>)
 8001cfa:	f002 fb7f 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001cfe:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001d10:	2303      	movs	r3, #3
 8001d12:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4840      	ldr	r0, [pc, #256]	; (8001e1c <MX_GPIO_Init+0x2ec>)
 8001d1c:	f002 fb6e 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d32:	2301      	movs	r3, #1
 8001d34:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4836      	ldr	r0, [pc, #216]	; (8001e18 <MX_GPIO_Init+0x2e8>)
 8001d3e:	f002 fb5d 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001d42:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001d54:	230d      	movs	r3, #13
 8001d56:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	482e      	ldr	r0, [pc, #184]	; (8001e18 <MX_GPIO_Init+0x2e8>)
 8001d60:	f002 fb4c 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d64:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d72:	2303      	movs	r3, #3
 8001d74:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d76:	2307      	movs	r3, #7
 8001d78:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4828      	ldr	r0, [pc, #160]	; (8001e24 <MX_GPIO_Init+0x2f4>)
 8001d82:	f002 fb3b 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d86:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da0:	4619      	mov	r1, r3
 8001da2:	4820      	ldr	r0, [pc, #128]	; (8001e24 <MX_GPIO_Init+0x2f4>)
 8001da4:	f002 fb2a 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001da8:	2340      	movs	r3, #64	; 0x40
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dac:	2302      	movs	r3, #2
 8001dae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db4:	2300      	movs	r3, #0
 8001db6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001db8:	230d      	movs	r3, #13
 8001dba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4819      	ldr	r0, [pc, #100]	; (8001e28 <MX_GPIO_Init+0x2f8>)
 8001dc4:	f002 fb1a 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12;
 8001dc8:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001dda:	230c      	movs	r3, #12
 8001ddc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de2:	4619      	mov	r1, r3
 8001de4:	4810      	ldr	r0, [pc, #64]	; (8001e28 <MX_GPIO_Init+0x2f8>)
 8001de6:	f002 fb09 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001dea:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df0:	2302      	movs	r3, #2
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001dfc:	230a      	movs	r3, #10
 8001dfe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e04:	4619      	mov	r1, r3
 8001e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e0a:	f002 faf7 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e12:	e00b      	b.n	8001e2c <MX_GPIO_Init+0x2fc>
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000400 	.word	0x48000400
 8001e1c:	48001000 	.word	0x48001000
 8001e20:	48001400 	.word	0x48001400
 8001e24:	48000c00 	.word	0x48000c00
 8001e28:	48000800 	.word	0x48000800
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e40:	f002 fadc 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e44:	2301      	movs	r3, #1
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e50:	2303      	movs	r3, #3
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e54:	2309      	movs	r3, #9
 8001e56:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	482b      	ldr	r0, [pc, #172]	; (8001f0c <MX_GPIO_Init+0x3dc>)
 8001e60:	f002 facc 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e64:	2304      	movs	r3, #4
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e70:	2303      	movs	r3, #3
 8001e72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e74:	230c      	movs	r3, #12
 8001e76:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4823      	ldr	r0, [pc, #140]	; (8001f0c <MX_GPIO_Init+0x3dc>)
 8001e80:	f002 fabc 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e84:	2320      	movs	r3, #32
 8001e86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e94:	2307      	movs	r3, #7
 8001e96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	481b      	ldr	r0, [pc, #108]	; (8001f0c <MX_GPIO_Init+0x3dc>)
 8001ea0:	f002 faac 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ea4:	2340      	movs	r3, #64	; 0x40
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 8001eb4:	2305      	movs	r3, #5
 8001eb6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4813      	ldr	r0, [pc, #76]	; (8001f0c <MX_GPIO_Init+0x3dc>)
 8001ec0:	f002 fa9c 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001ec4:	2318      	movs	r3, #24
 8001ec6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ed4:	2306      	movs	r3, #6
 8001ed6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001edc:	4619      	mov	r1, r3
 8001ede:	480c      	ldr	r0, [pc, #48]	; (8001f10 <MX_GPIO_Init+0x3e0>)
 8001ee0:	f002 fa8c 	bl	80043fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001efc:	4619      	mov	r1, r3
 8001efe:	4805      	ldr	r0, [pc, #20]	; (8001f14 <MX_GPIO_Init+0x3e4>)
 8001f00:	f002 fa7c 	bl	80043fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f04:	bf00      	nop
 8001f06:	3738      	adds	r7, #56	; 0x38
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	48000c00 	.word	0x48000c00
 8001f10:	48000400 	.word	0x48000400
 8001f14:	48001000 	.word	0x48001000

08001f18 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001f20:	1d39      	adds	r1, r7, #4
 8001f22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f26:	2201      	movs	r2, #1
 8001f28:	4803      	ldr	r0, [pc, #12]	; (8001f38 <__io_putchar+0x20>)
 8001f2a:	f006 fb61 	bl	80085f0 <HAL_UART_Transmit>
  return ch;
 8001f2e:	687b      	ldr	r3, [r7, #4]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	200003a0 	.word	0x200003a0

08001f3c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
	adcConversionComplete = 1;
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	2000068c 	.word	0x2000068c

08001f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f60:	b672      	cpsid	i
}
 8001f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f64:	e7fe      	b.n	8001f64 <Error_Handler+0x8>
	...

08001f68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	; (8001fac <HAL_MspInit+0x44>)
 8001f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f72:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <HAL_MspInit+0x44>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6613      	str	r3, [r2, #96]	; 0x60
 8001f7a:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <HAL_MspInit+0x44>)
 8001f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_MspInit+0x44>)
 8001f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8a:	4a08      	ldr	r2, [pc, #32]	; (8001fac <HAL_MspInit+0x44>)
 8001f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f90:	6593      	str	r3, [r2, #88]	; 0x58
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_MspInit+0x44>)
 8001f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	603b      	str	r3, [r7, #0]
 8001f9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001f9e:	2005      	movs	r0, #5
 8001fa0:	f001 ff78 	bl	8003e94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40021000 	.word	0x40021000

08001fb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b0b0      	sub	sp, #192	; 0xc0
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fc8:	f107 0318 	add.w	r3, r7, #24
 8001fcc:	2294      	movs	r2, #148	; 0x94
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f008 f823 	bl	800a01c <memset>
  if(hadc->Instance==ADC1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a58      	ldr	r2, [pc, #352]	; (800213c <HAL_ADC_MspInit+0x18c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	f040 80a9 	bne.w	8002134 <HAL_ADC_MspInit+0x184>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001fe2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fe6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001fe8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001fec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001ff8:	2310      	movs	r3, #16
 8001ffa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002000:	2302      	movs	r3, #2
 8002002:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002004:	2302      	movs	r3, #2
 8002006:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002008:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800200c:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800200e:	f107 0318 	add.w	r3, r7, #24
 8002012:	4618      	mov	r0, r3
 8002014:	f003 ffa4 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 800201e:	f7ff ff9d 	bl	8001f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002022:	4b47      	ldr	r3, [pc, #284]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	4a46      	ldr	r2, [pc, #280]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002028:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800202c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800202e:	4b44      	ldr	r3, [pc, #272]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002032:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800203a:	4b41      	ldr	r3, [pc, #260]	; (8002140 <HAL_ADC_MspInit+0x190>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	4a40      	ldr	r2, [pc, #256]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002040:	f043 0304 	orr.w	r3, r3, #4
 8002044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002046:	4b3e      	ldr	r3, [pc, #248]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002052:	4b3b      	ldr	r3, [pc, #236]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002056:	4a3a      	ldr	r2, [pc, #232]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800205e:	4b38      	ldr	r3, [pc, #224]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800206a:	4b35      	ldr	r3, [pc, #212]	; (8002140 <HAL_ADC_MspInit+0x190>)
 800206c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206e:	4a34      	ldr	r2, [pc, #208]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002070:	f043 0302 	orr.w	r3, r3, #2
 8002074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002076:	4b32      	ldr	r3, [pc, #200]	; (8002140 <HAL_ADC_MspInit+0x190>)
 8002078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002082:	233f      	movs	r3, #63	; 0x3f
 8002084:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002088:	230b      	movs	r3, #11
 800208a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208e:	2300      	movs	r3, #0
 8002090:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002094:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002098:	4619      	mov	r1, r3
 800209a:	482a      	ldr	r0, [pc, #168]	; (8002144 <HAL_ADC_MspInit+0x194>)
 800209c:	f002 f9ae 	bl	80043fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80020a0:	230a      	movs	r3, #10
 80020a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020a6:	230b      	movs	r3, #11
 80020a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80020b6:	4619      	mov	r1, r3
 80020b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020bc:	f002 f99e 	bl	80043fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80020c0:	2302      	movs	r3, #2
 80020c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020c6:	230b      	movs	r3, #11
 80020c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80020d6:	4619      	mov	r1, r3
 80020d8:	481b      	ldr	r0, [pc, #108]	; (8002148 <HAL_ADC_MspInit+0x198>)
 80020da:	f002 f98f 	bl	80043fc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <HAL_ADC_MspInit+0x19c>)
 80020e0:	4a1b      	ldr	r2, [pc, #108]	; (8002150 <HAL_ADC_MspInit+0x1a0>)
 80020e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80020e4:	4b19      	ldr	r3, [pc, #100]	; (800214c <HAL_ADC_MspInit+0x19c>)
 80020e6:	2205      	movs	r2, #5
 80020e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020ea:	4b18      	ldr	r3, [pc, #96]	; (800214c <HAL_ADC_MspInit+0x19c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f0:	4b16      	ldr	r3, [pc, #88]	; (800214c <HAL_ADC_MspInit+0x19c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020f6:	4b15      	ldr	r3, [pc, #84]	; (800214c <HAL_ADC_MspInit+0x19c>)
 80020f8:	2280      	movs	r2, #128	; 0x80
 80020fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020fc:	4b13      	ldr	r3, [pc, #76]	; (800214c <HAL_ADC_MspInit+0x19c>)
 80020fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002102:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <HAL_ADC_MspInit+0x19c>)
 8002106:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800210a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800210c:	4b0f      	ldr	r3, [pc, #60]	; (800214c <HAL_ADC_MspInit+0x19c>)
 800210e:	2200      	movs	r2, #0
 8002110:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002112:	4b0e      	ldr	r3, [pc, #56]	; (800214c <HAL_ADC_MspInit+0x19c>)
 8002114:	2200      	movs	r2, #0
 8002116:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002118:	480c      	ldr	r0, [pc, #48]	; (800214c <HAL_ADC_MspInit+0x19c>)
 800211a:	f001 fefd 	bl	8003f18 <HAL_DMA_Init>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8002124:	f7ff ff1a 	bl	8001f5c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a08      	ldr	r2, [pc, #32]	; (800214c <HAL_ADC_MspInit+0x19c>)
 800212c:	651a      	str	r2, [r3, #80]	; 0x50
 800212e:	4a07      	ldr	r2, [pc, #28]	; (800214c <HAL_ADC_MspInit+0x19c>)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002134:	bf00      	nop
 8002136:	37c0      	adds	r7, #192	; 0xc0
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	50040000 	.word	0x50040000
 8002140:	40021000 	.word	0x40021000
 8002144:	48000800 	.word	0x48000800
 8002148:	48000400 	.word	0x48000400
 800214c:	200002ec 	.word	0x200002ec
 8002150:	40020008 	.word	0x40020008

08002154 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b0ae      	sub	sp, #184	; 0xb8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800216c:	f107 0310 	add.w	r3, r7, #16
 8002170:	2294      	movs	r2, #148	; 0x94
 8002172:	2100      	movs	r1, #0
 8002174:	4618      	mov	r0, r3
 8002176:	f007 ff51 	bl	800a01c <memset>
  if(hi2c->Instance==I2C1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a21      	ldr	r2, [pc, #132]	; (8002204 <HAL_I2C_MspInit+0xb0>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d13b      	bne.n	80021fc <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002184:	2340      	movs	r3, #64	; 0x40
 8002186:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002188:	2300      	movs	r3, #0
 800218a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800218c:	f107 0310 	add.w	r3, r7, #16
 8002190:	4618      	mov	r0, r3
 8002192:	f003 fee5 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800219c:	f7ff fede 	bl	8001f5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_I2C_MspInit+0xb4>)
 80021a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a4:	4a18      	ldr	r2, [pc, #96]	; (8002208 <HAL_I2C_MspInit+0xb4>)
 80021a6:	f043 0302 	orr.w	r3, r3, #2
 80021aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ac:	4b16      	ldr	r3, [pc, #88]	; (8002208 <HAL_I2C_MspInit+0xb4>)
 80021ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	60fb      	str	r3, [r7, #12]
 80021b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c0:	2312      	movs	r3, #18
 80021c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021cc:	2303      	movs	r3, #3
 80021ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021d2:	2304      	movs	r3, #4
 80021d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021dc:	4619      	mov	r1, r3
 80021de:	480b      	ldr	r0, [pc, #44]	; (800220c <HAL_I2C_MspInit+0xb8>)
 80021e0:	f002 f90c 	bl	80043fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e4:	4b08      	ldr	r3, [pc, #32]	; (8002208 <HAL_I2C_MspInit+0xb4>)
 80021e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e8:	4a07      	ldr	r2, [pc, #28]	; (8002208 <HAL_I2C_MspInit+0xb4>)
 80021ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ee:	6593      	str	r3, [r2, #88]	; 0x58
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_I2C_MspInit+0xb4>)
 80021f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021fc:	bf00      	nop
 80021fe:	37b8      	adds	r7, #184	; 0xb8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40005400 	.word	0x40005400
 8002208:	40021000 	.word	0x40021000
 800220c:	48000400 	.word	0x48000400

08002210 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b0b0      	sub	sp, #192	; 0xc0
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002228:	f107 0318 	add.w	r3, r7, #24
 800222c:	2294      	movs	r2, #148	; 0x94
 800222e:	2100      	movs	r1, #0
 8002230:	4618      	mov	r0, r3
 8002232:	f007 fef3 	bl	800a01c <memset>
  if(huart->Instance==LPUART1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a43      	ldr	r2, [pc, #268]	; (8002348 <HAL_UART_MspInit+0x138>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d13e      	bne.n	80022be <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002240:	2320      	movs	r3, #32
 8002242:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002244:	2300      	movs	r3, #0
 8002246:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002248:	f107 0318 	add.w	r3, r7, #24
 800224c:	4618      	mov	r0, r3
 800224e:	f003 fe87 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002258:	f7ff fe80 	bl	8001f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800225c:	4b3b      	ldr	r3, [pc, #236]	; (800234c <HAL_UART_MspInit+0x13c>)
 800225e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002260:	4a3a      	ldr	r2, [pc, #232]	; (800234c <HAL_UART_MspInit+0x13c>)
 8002262:	f043 0301 	orr.w	r3, r3, #1
 8002266:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002268:	4b38      	ldr	r3, [pc, #224]	; (800234c <HAL_UART_MspInit+0x13c>)
 800226a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002274:	4b35      	ldr	r3, [pc, #212]	; (800234c <HAL_UART_MspInit+0x13c>)
 8002276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002278:	4a34      	ldr	r2, [pc, #208]	; (800234c <HAL_UART_MspInit+0x13c>)
 800227a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800227e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002280:	4b32      	ldr	r3, [pc, #200]	; (800234c <HAL_UART_MspInit+0x13c>)
 8002282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 800228c:	f002 ff80 	bl	8005190 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002290:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002294:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229e:	2300      	movs	r3, #0
 80022a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a4:	2303      	movs	r3, #3
 80022a6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80022aa:	2308      	movs	r3, #8
 80022ac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022b0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80022b4:	4619      	mov	r1, r3
 80022b6:	4826      	ldr	r0, [pc, #152]	; (8002350 <HAL_UART_MspInit+0x140>)
 80022b8:	f002 f8a0 	bl	80043fc <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80022bc:	e040      	b.n	8002340 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==UART4)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a24      	ldr	r2, [pc, #144]	; (8002354 <HAL_UART_MspInit+0x144>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d13b      	bne.n	8002340 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80022c8:	2308      	movs	r3, #8
 80022ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80022cc:	2300      	movs	r3, #0
 80022ce:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022d0:	f107 0318 	add.w	r3, r7, #24
 80022d4:	4618      	mov	r0, r3
 80022d6:	f003 fe43 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80022e0:	f7ff fe3c 	bl	8001f5c <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 80022e4:	4b19      	ldr	r3, [pc, #100]	; (800234c <HAL_UART_MspInit+0x13c>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e8:	4a18      	ldr	r2, [pc, #96]	; (800234c <HAL_UART_MspInit+0x13c>)
 80022ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80022ee:	6593      	str	r3, [r2, #88]	; 0x58
 80022f0:	4b16      	ldr	r3, [pc, #88]	; (800234c <HAL_UART_MspInit+0x13c>)
 80022f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022fc:	4b13      	ldr	r3, [pc, #76]	; (800234c <HAL_UART_MspInit+0x13c>)
 80022fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002300:	4a12      	ldr	r2, [pc, #72]	; (800234c <HAL_UART_MspInit+0x13c>)
 8002302:	f043 0304 	orr.w	r3, r3, #4
 8002306:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002308:	4b10      	ldr	r3, [pc, #64]	; (800234c <HAL_UART_MspInit+0x13c>)
 800230a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	60bb      	str	r3, [r7, #8]
 8002312:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002314:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002318:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800232e:	2308      	movs	r3, #8
 8002330:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002334:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002338:	4619      	mov	r1, r3
 800233a:	4807      	ldr	r0, [pc, #28]	; (8002358 <HAL_UART_MspInit+0x148>)
 800233c:	f002 f85e 	bl	80043fc <HAL_GPIO_Init>
}
 8002340:	bf00      	nop
 8002342:	37c0      	adds	r7, #192	; 0xc0
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40008000 	.word	0x40008000
 800234c:	40021000 	.word	0x40021000
 8002350:	48001800 	.word	0x48001800
 8002354:	40004c00 	.word	0x40004c00
 8002358:	48000800 	.word	0x48000800

0800235c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b08c      	sub	sp, #48	; 0x30
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 031c 	add.w	r3, r7, #28
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a36      	ldr	r2, [pc, #216]	; (8002454 <HAL_SPI_MspInit+0xf8>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d129      	bne.n	80023d2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800237e:	4b36      	ldr	r3, [pc, #216]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 8002380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002382:	4a35      	ldr	r2, [pc, #212]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 8002384:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002388:	6613      	str	r3, [r2, #96]	; 0x60
 800238a:	4b33      	ldr	r3, [pc, #204]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 800238c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800238e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002396:	4b30      	ldr	r3, [pc, #192]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	4a2f      	ldr	r2, [pc, #188]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023a2:	4b2d      	ldr	r3, [pc, #180]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 80023a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80023ae:	2370      	movs	r3, #112	; 0x70
 80023b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b2:	2302      	movs	r3, #2
 80023b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ba:	2303      	movs	r3, #3
 80023bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80023be:	2305      	movs	r3, #5
 80023c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4619      	mov	r1, r3
 80023c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023cc:	f002 f816 	bl	80043fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80023d0:	e03c      	b.n	800244c <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a21      	ldr	r2, [pc, #132]	; (800245c <HAL_SPI_MspInit+0x100>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d137      	bne.n	800244c <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80023dc:	4b1e      	ldr	r3, [pc, #120]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 80023de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e0:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 80023e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023e6:	6593      	str	r3, [r2, #88]	; 0x58
 80023e8:	4b1b      	ldr	r3, [pc, #108]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 80023ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023f4:	4b18      	ldr	r3, [pc, #96]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 80023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f8:	4a17      	ldr	r2, [pc, #92]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 80023fa:	f043 0308 	orr.w	r3, r3, #8
 80023fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002400:	4b15      	ldr	r3, [pc, #84]	; (8002458 <HAL_SPI_MspInit+0xfc>)
 8002402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002404:	f003 0308 	and.w	r3, r3, #8
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800240c:	2308      	movs	r3, #8
 800240e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002410:	2302      	movs	r3, #2
 8002412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002418:	2303      	movs	r3, #3
 800241a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 800241c:	2303      	movs	r3, #3
 800241e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002420:	f107 031c 	add.w	r3, r7, #28
 8002424:	4619      	mov	r1, r3
 8002426:	480e      	ldr	r0, [pc, #56]	; (8002460 <HAL_SPI_MspInit+0x104>)
 8002428:	f001 ffe8 	bl	80043fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800242c:	2310      	movs	r3, #16
 800242e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002438:	2303      	movs	r3, #3
 800243a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800243c:	2305      	movs	r3, #5
 800243e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	4619      	mov	r1, r3
 8002446:	4806      	ldr	r0, [pc, #24]	; (8002460 <HAL_SPI_MspInit+0x104>)
 8002448:	f001 ffd8 	bl	80043fc <HAL_GPIO_Init>
}
 800244c:	bf00      	nop
 800244e:	3730      	adds	r7, #48	; 0x30
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40013000 	.word	0x40013000
 8002458:	40021000 	.word	0x40021000
 800245c:	40003800 	.word	0x40003800
 8002460:	48000c00 	.word	0x48000c00

08002464 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b08e      	sub	sp, #56	; 0x38
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800246c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	605a      	str	r2, [r3, #4]
 8002476:	609a      	str	r2, [r3, #8]
 8002478:	60da      	str	r2, [r3, #12]
 800247a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a5f      	ldr	r2, [pc, #380]	; (8002600 <HAL_TIM_Base_MspInit+0x19c>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d14c      	bne.n	8002520 <HAL_TIM_Base_MspInit+0xbc>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002486:	4b5f      	ldr	r3, [pc, #380]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248a:	4a5e      	ldr	r2, [pc, #376]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 800248c:	f043 0302 	orr.w	r3, r3, #2
 8002490:	6593      	str	r3, [r2, #88]	; 0x58
 8002492:	4b5c      	ldr	r3, [pc, #368]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	623b      	str	r3, [r7, #32]
 800249c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800249e:	4b59      	ldr	r3, [pc, #356]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80024a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a2:	4a58      	ldr	r2, [pc, #352]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80024a4:	f043 0302 	orr.w	r3, r3, #2
 80024a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024aa:	4b56      	ldr	r3, [pc, #344]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80024ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	61fb      	str	r3, [r7, #28]
 80024b4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b53      	ldr	r3, [pc, #332]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80024b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ba:	4a52      	ldr	r2, [pc, #328]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80024bc:	f043 0304 	orr.w	r3, r3, #4
 80024c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024c2:	4b50      	ldr	r3, [pc, #320]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80024c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	61bb      	str	r3, [r7, #24]
 80024cc:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80024ce:	2301      	movs	r3, #1
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	2302      	movs	r3, #2
 80024d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024da:	2300      	movs	r3, #0
 80024dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024de:	2302      	movs	r3, #2
 80024e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024e6:	4619      	mov	r1, r3
 80024e8:	4847      	ldr	r0, [pc, #284]	; (8002608 <HAL_TIM_Base_MspInit+0x1a4>)
 80024ea:	f001 ff87 	bl	80043fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80024ee:	2380      	movs	r3, #128	; 0x80
 80024f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80024fe:	2302      	movs	r3, #2
 8002500:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002502:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002506:	4619      	mov	r1, r3
 8002508:	4840      	ldr	r0, [pc, #256]	; (800260c <HAL_TIM_Base_MspInit+0x1a8>)
 800250a:	f001 ff77 	bl	80043fc <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 1);
 800250e:	2201      	movs	r2, #1
 8002510:	2101      	movs	r1, #1
 8002512:	201d      	movs	r0, #29
 8002514:	f001 fcc9 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002518:	201d      	movs	r0, #29
 800251a:	f001 fce2 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 800251e:	e06b      	b.n	80025f8 <HAL_TIM_Base_MspInit+0x194>
  else if(htim_base->Instance==TIM15)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a3a      	ldr	r2, [pc, #232]	; (8002610 <HAL_TIM_Base_MspInit+0x1ac>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d131      	bne.n	800258e <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800252a:	4b36      	ldr	r3, [pc, #216]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 800252c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800252e:	4a35      	ldr	r2, [pc, #212]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002530:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002534:	6613      	str	r3, [r2, #96]	; 0x60
 8002536:	4b33      	ldr	r3, [pc, #204]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800253a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002542:	4b30      	ldr	r3, [pc, #192]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002546:	4a2f      	ldr	r2, [pc, #188]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002548:	f043 0302 	orr.w	r3, r3, #2
 800254c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800254e:	4b2d      	ldr	r3, [pc, #180]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800255a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002560:	2302      	movs	r3, #2
 8002562:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002564:	2300      	movs	r3, #0
 8002566:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002568:	2300      	movs	r3, #0
 800256a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800256c:	230e      	movs	r3, #14
 800256e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002570:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002574:	4619      	mov	r1, r3
 8002576:	4824      	ldr	r0, [pc, #144]	; (8002608 <HAL_TIM_Base_MspInit+0x1a4>)
 8002578:	f001 ff40 	bl	80043fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1, 0);
 800257c:	2200      	movs	r2, #0
 800257e:	2101      	movs	r1, #1
 8002580:	2018      	movs	r0, #24
 8002582:	f001 fc92 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002586:	2018      	movs	r0, #24
 8002588:	f001 fcab 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
}
 800258c:	e034      	b.n	80025f8 <HAL_TIM_Base_MspInit+0x194>
  else if(htim_base->Instance==TIM17)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a20      	ldr	r2, [pc, #128]	; (8002614 <HAL_TIM_Base_MspInit+0x1b0>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d12f      	bne.n	80025f8 <HAL_TIM_Base_MspInit+0x194>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002598:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 800259a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800259c:	4a19      	ldr	r2, [pc, #100]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 800259e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025a2:	6613      	str	r3, [r2, #96]	; 0x60
 80025a4:	4b17      	ldr	r3, [pc, #92]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80025a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80025b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b4:	4a13      	ldr	r2, [pc, #76]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80025b6:	f043 0310 	orr.w	r3, r3, #16
 80025ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025bc:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_TIM_Base_MspInit+0x1a0>)
 80025be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025c0:	f003 0310 	and.w	r3, r3, #16
 80025c4:	60bb      	str	r3, [r7, #8]
 80025c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80025c8:	2302      	movs	r3, #2
 80025ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025cc:	2302      	movs	r3, #2
 80025ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d4:	2300      	movs	r3, #0
 80025d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM17;
 80025d8:	230e      	movs	r3, #14
 80025da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025e0:	4619      	mov	r1, r3
 80025e2:	480d      	ldr	r0, [pc, #52]	; (8002618 <HAL_TIM_Base_MspInit+0x1b4>)
 80025e4:	f001 ff0a 	bl	80043fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80025e8:	2200      	movs	r2, #0
 80025ea:	2100      	movs	r1, #0
 80025ec:	201a      	movs	r0, #26
 80025ee:	f001 fc5c 	bl	8003eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80025f2:	201a      	movs	r0, #26
 80025f4:	f001 fc75 	bl	8003ee2 <HAL_NVIC_EnableIRQ>
}
 80025f8:	bf00      	nop
 80025fa:	3738      	adds	r7, #56	; 0x38
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40000400 	.word	0x40000400
 8002604:	40021000 	.word	0x40021000
 8002608:	48000400 	.word	0x48000400
 800260c:	48000800 	.word	0x48000800
 8002610:	40014000 	.word	0x40014000
 8002614:	40014800 	.word	0x40014800
 8002618:	48001000 	.word	0x48001000

0800261c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002620:	e7fe      	b.n	8002620 <NMI_Handler+0x4>

08002622 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002626:	e7fe      	b.n	8002626 <HardFault_Handler+0x4>

08002628 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800262c:	e7fe      	b.n	800262c <MemManage_Handler+0x4>

0800262e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800262e:	b480      	push	{r7}
 8002630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002632:	e7fe      	b.n	8002632 <BusFault_Handler+0x4>

08002634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002638:	e7fe      	b.n	8002638 <UsageFault_Handler+0x4>

0800263a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800263a:	b480      	push	{r7}
 800263c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002656:	b480      	push	{r7}
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002668:	f000 fa32 	bl	8002ad0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}

08002670 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002674:	4802      	ldr	r0, [pc, #8]	; (8002680 <DMA1_Channel1_IRQHandler+0x10>)
 8002676:	f001 fd72 	bl	800415e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200002ec 	.word	0x200002ec

08002684 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002688:	4802      	ldr	r0, [pc, #8]	; (8002694 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800268a:	f005 f9ad 	bl	80079e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */
//  acc = ReadAccData();
//  teldata.accel = acc;
//  printLEDs(acc);
  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	200005dc 	.word	0x200005dc

08002698 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800269c:	480c      	ldr	r0, [pc, #48]	; (80026d0 <TIM1_TRG_COM_TIM17_IRQHandler+0x38>)
 800269e:	f005 f9a3 	bl	80079e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */
	curTime = TIM17->CCR1; //get current time value
 80026a2:	4b0c      	ldr	r3, [pc, #48]	; (80026d4 <TIM1_TRG_COM_TIM17_IRQHandler+0x3c>)
 80026a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	4b0b      	ldr	r3, [pc, #44]	; (80026d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 80026aa:	801a      	strh	r2, [r3, #0]
	TIM17->CNT = 0;
 80026ac:	4b09      	ldr	r3, [pc, #36]	; (80026d4 <TIM1_TRG_COM_TIM17_IRQHandler+0x3c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	625a      	str	r2, [r3, #36]	; 0x24

	teldata.speed = (float)(veloMultiplier / curTime);
 80026b2:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80026dc <TIM1_TRG_COM_TIM17_IRQHandler+0x44>
 80026b6:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x40>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	ee07 3a90 	vmov	s15, r3
 80026be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026c6:	4b06      	ldr	r3, [pc, #24]	; (80026e0 <TIM1_TRG_COM_TIM17_IRQHandler+0x48>)
 80026c8:	edc3 7a02 	vstr	s15, [r3, #8]
	//printf("Speed: %f\n",(veloMultiplier / curTime));
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80026cc:	bf00      	nop
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000628 	.word	0x20000628
 80026d4:	40014800 	.word	0x40014800
 80026d8:	20000690 	.word	0x20000690
 80026dc:	455267a3 	.word	0x455267a3
 80026e0:	20000674 	.word	0x20000674

080026e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026e8:	4802      	ldr	r0, [pc, #8]	; (80026f4 <TIM3_IRQHandler+0x10>)
 80026ea:	f005 f97d 	bl	80079e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20000590 	.word	0x20000590

080026f8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	; 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a45      	ldr	r2, [pc, #276]	; (8002818 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002704:	4293      	cmp	r3, r2
 8002706:	f040 8083 	bne.w	8002810 <HAL_TIM_PeriodElapsedCallback+0x118>
		uint16_t temp1sum = 0;
 800270a:	2300      	movs	r3, #0
 800270c:	84fb      	strh	r3, [r7, #38]	; 0x26
		uint16_t temp2sum = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	84bb      	strh	r3, [r7, #36]	; 0x24
		uint16_t temp3sum = 0;
 8002712:	2300      	movs	r3, #0
 8002714:	847b      	strh	r3, [r7, #34]	; 0x22

		// run a loop for 5 reads from the
		for (int i = 0; i < 5; i++) {
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
 800271a:	e01a      	b.n	8002752 <HAL_TIM_PeriodElapsedCallback+0x5a>
			temp1sum += read_Temperature(GPIO_PIN_5); // read for the first temp sensor
 800271c:	2020      	movs	r0, #32
 800271e:	f7fe fcdd 	bl	80010dc <read_Temperature>
 8002722:	4603      	mov	r3, r0
 8002724:	b29a      	uxth	r2, r3
 8002726:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002728:	4413      	add	r3, r2
 800272a:	84fb      	strh	r3, [r7, #38]	; 0x26
			temp2sum += read_Temperature(GPIO_PIN_2); // read for the second temp sensor
 800272c:	2004      	movs	r0, #4
 800272e:	f7fe fcd5 	bl	80010dc <read_Temperature>
 8002732:	4603      	mov	r3, r0
 8002734:	b29a      	uxth	r2, r3
 8002736:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002738:	4413      	add	r3, r2
 800273a:	84bb      	strh	r3, [r7, #36]	; 0x24
			temp3sum += read_Temperature(GPIO_PIN_6); // read for the third temp sensor
 800273c:	2040      	movs	r0, #64	; 0x40
 800273e:	f7fe fccd 	bl	80010dc <read_Temperature>
 8002742:	4603      	mov	r3, r0
 8002744:	b29a      	uxth	r2, r3
 8002746:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002748:	4413      	add	r3, r2
 800274a:	847b      	strh	r3, [r7, #34]	; 0x22
		for (int i = 0; i < 5; i++) {
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	3301      	adds	r3, #1
 8002750:	61fb      	str	r3, [r7, #28]
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	2b04      	cmp	r3, #4
 8002756:	dde1      	ble.n	800271c <HAL_TIM_PeriodElapsedCallback+0x24>
		}
		float temp1 = temp1sum / 5.0; // take the average of the temp sensor values
 8002758:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800275a:	4618      	mov	r0, r3
 800275c:	f7fd fefa 	bl	8000554 <__aeabi_i2d>
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	4b2d      	ldr	r3, [pc, #180]	; (800281c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002766:	f7fe f889 	bl	800087c <__aeabi_ddiv>
 800276a:	4602      	mov	r2, r0
 800276c:	460b      	mov	r3, r1
 800276e:	4610      	mov	r0, r2
 8002770:	4619      	mov	r1, r3
 8002772:	f7fe fa31 	bl	8000bd8 <__aeabi_d2f>
 8002776:	4603      	mov	r3, r0
 8002778:	61bb      	str	r3, [r7, #24]
		float temp2 = temp2sum / 5.0;
 800277a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800277c:	4618      	mov	r0, r3
 800277e:	f7fd fee9 	bl	8000554 <__aeabi_i2d>
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	4b25      	ldr	r3, [pc, #148]	; (800281c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002788:	f7fe f878 	bl	800087c <__aeabi_ddiv>
 800278c:	4602      	mov	r2, r0
 800278e:	460b      	mov	r3, r1
 8002790:	4610      	mov	r0, r2
 8002792:	4619      	mov	r1, r3
 8002794:	f7fe fa20 	bl	8000bd8 <__aeabi_d2f>
 8002798:	4603      	mov	r3, r0
 800279a:	617b      	str	r3, [r7, #20]
		float temp3 = temp3sum / 5.0;
 800279c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd fed8 	bl	8000554 <__aeabi_i2d>
 80027a4:	f04f 0200 	mov.w	r2, #0
 80027a8:	4b1c      	ldr	r3, [pc, #112]	; (800281c <HAL_TIM_PeriodElapsedCallback+0x124>)
 80027aa:	f7fe f867 	bl	800087c <__aeabi_ddiv>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	f7fe fa0f 	bl	8000bd8 <__aeabi_d2f>
 80027ba:	4603      	mov	r3, r0
 80027bc:	613b      	str	r3, [r7, #16]

		float average = (temp1 + temp2 + temp3) / 3.0;
 80027be:	ed97 7a06 	vldr	s14, [r7, #24]
 80027c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80027c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80027ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027d2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80027d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027da:	edc7 7a03 	vstr	s15, [r7, #12]
		teldata.temp = average;
 80027de:	4a10      	ldr	r2, [pc, #64]	; (8002820 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6053      	str	r3, [r2, #4]

		// send this average to display

		//printf("Average External Temperature: %.2f \n\r", average);

		if (average > 24) {
 80027e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80027e8:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 80027ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f4:	dd06      	ble.n	8002804 <HAL_TIM_PeriodElapsedCallback+0x10c>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80027f6:	2201      	movs	r2, #1
 80027f8:	2180      	movs	r1, #128	; 0x80
 80027fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fe:	f001 ff8f 	bl	8004720 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
		}
	}
}
 8002802:	e005      	b.n	8002810 <HAL_TIM_PeriodElapsedCallback+0x118>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002804:	2200      	movs	r2, #0
 8002806:	2180      	movs	r1, #128	; 0x80
 8002808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800280c:	f001 ff88 	bl	8004720 <HAL_GPIO_WritePin>
}
 8002810:	bf00      	nop
 8002812:	3728      	adds	r7, #40	; 0x28
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000590 	.word	0x20000590
 800281c:	40140000 	.word	0x40140000
 8002820:	20000674 	.word	0x20000674

08002824 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  return 1;
 8002828:	2301      	movs	r3, #1
}
 800282a:	4618      	mov	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_kill>:

int _kill(int pid, int sig)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800283e:	f007 fc3f 	bl	800a0c0 <__errno>
 8002842:	4603      	mov	r3, r0
 8002844:	2216      	movs	r2, #22
 8002846:	601a      	str	r2, [r3, #0]
  return -1;
 8002848:	f04f 33ff 	mov.w	r3, #4294967295
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <_exit>:

void _exit (int status)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800285c:	f04f 31ff 	mov.w	r1, #4294967295
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f7ff ffe7 	bl	8002834 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002866:	e7fe      	b.n	8002866 <_exit+0x12>

08002868 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
 8002878:	e00a      	b.n	8002890 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800287a:	f3af 8000 	nop.w
 800287e:	4601      	mov	r1, r0
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	1c5a      	adds	r2, r3, #1
 8002884:	60ba      	str	r2, [r7, #8]
 8002886:	b2ca      	uxtb	r2, r1
 8002888:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	3301      	adds	r3, #1
 800288e:	617b      	str	r3, [r7, #20]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	429a      	cmp	r2, r3
 8002896:	dbf0      	blt.n	800287a <_read+0x12>
  }

  return len;
 8002898:	687b      	ldr	r3, [r7, #4]
}
 800289a:	4618      	mov	r0, r3
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b086      	sub	sp, #24
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	60f8      	str	r0, [r7, #12]
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]
 80028b2:	e009      	b.n	80028c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	60ba      	str	r2, [r7, #8]
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fb2b 	bl	8001f18 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	3301      	adds	r3, #1
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	dbf1      	blt.n	80028b4 <_write+0x12>
  }
  return len;
 80028d0:	687b      	ldr	r3, [r7, #4]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3718      	adds	r7, #24
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <_close>:

int _close(int file)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
 80028fa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002902:	605a      	str	r2, [r3, #4]
  return 0;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <_isatty>:

int _isatty(int file)
{
 8002912:	b480      	push	{r7}
 8002914:	b083      	sub	sp, #12
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800291a:	2301      	movs	r3, #1
}
 800291c:	4618      	mov	r0, r3
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
	...

08002944 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800294c:	4a14      	ldr	r2, [pc, #80]	; (80029a0 <_sbrk+0x5c>)
 800294e:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <_sbrk+0x60>)
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002958:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <_sbrk+0x64>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d102      	bne.n	8002966 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002960:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <_sbrk+0x64>)
 8002962:	4a12      	ldr	r2, [pc, #72]	; (80029ac <_sbrk+0x68>)
 8002964:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002966:	4b10      	ldr	r3, [pc, #64]	; (80029a8 <_sbrk+0x64>)
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4413      	add	r3, r2
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	429a      	cmp	r2, r3
 8002972:	d207      	bcs.n	8002984 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002974:	f007 fba4 	bl	800a0c0 <__errno>
 8002978:	4603      	mov	r3, r0
 800297a:	220c      	movs	r2, #12
 800297c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800297e:	f04f 33ff 	mov.w	r3, #4294967295
 8002982:	e009      	b.n	8002998 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002984:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <_sbrk+0x64>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800298a:	4b07      	ldr	r3, [pc, #28]	; (80029a8 <_sbrk+0x64>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4413      	add	r3, r2
 8002992:	4a05      	ldr	r2, [pc, #20]	; (80029a8 <_sbrk+0x64>)
 8002994:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002996:	68fb      	ldr	r3, [r7, #12]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	200a0000 	.word	0x200a0000
 80029a4:	00000400 	.word	0x00000400
 80029a8:	20000694 	.word	0x20000694
 80029ac:	200007e8 	.word	0x200007e8

080029b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80029b4:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <SystemInit+0x20>)
 80029b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ba:	4a05      	ldr	r2, [pc, #20]	; (80029d0 <SystemInit+0x20>)
 80029bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80029c4:	bf00      	nop
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	e000ed00 	.word	0xe000ed00

080029d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80029d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a0c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029d8:	f7ff ffea 	bl	80029b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029dc:	480c      	ldr	r0, [pc, #48]	; (8002a10 <LoopForever+0x6>)
  ldr r1, =_edata
 80029de:	490d      	ldr	r1, [pc, #52]	; (8002a14 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029e0:	4a0d      	ldr	r2, [pc, #52]	; (8002a18 <LoopForever+0xe>)
  movs r3, #0
 80029e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029e4:	e002      	b.n	80029ec <LoopCopyDataInit>

080029e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ea:	3304      	adds	r3, #4

080029ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029f0:	d3f9      	bcc.n	80029e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029f2:	4a0a      	ldr	r2, [pc, #40]	; (8002a1c <LoopForever+0x12>)
  ldr r4, =_ebss
 80029f4:	4c0a      	ldr	r4, [pc, #40]	; (8002a20 <LoopForever+0x16>)
  movs r3, #0
 80029f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029f8:	e001      	b.n	80029fe <LoopFillZerobss>

080029fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029fc:	3204      	adds	r2, #4

080029fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a00:	d3fb      	bcc.n	80029fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a02:	f007 fb63 	bl	800a0cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a06:	f7fe fc69 	bl	80012dc <main>

08002a0a <LoopForever>:

LoopForever:
    b LoopForever
 8002a0a:	e7fe      	b.n	8002a0a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002a0c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a14:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002a18:	0800c294 	.word	0x0800c294
  ldr r2, =_sbss
 8002a1c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002a20:	200007e8 	.word	0x200007e8

08002a24 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a24:	e7fe      	b.n	8002a24 <ADC1_IRQHandler>

08002a26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a30:	2003      	movs	r0, #3
 8002a32:	f001 fa2f 	bl	8003e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a36:	2000      	movs	r0, #0
 8002a38:	f000 f80e 	bl	8002a58 <HAL_InitTick>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d002      	beq.n	8002a48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	71fb      	strb	r3, [r7, #7]
 8002a46:	e001      	b.n	8002a4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a48:	f7ff fa8e 	bl	8001f68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002a64:	4b17      	ldr	r3, [pc, #92]	; (8002ac4 <HAL_InitTick+0x6c>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d023      	beq.n	8002ab4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002a6c:	4b16      	ldr	r3, [pc, #88]	; (8002ac8 <HAL_InitTick+0x70>)
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	4b14      	ldr	r3, [pc, #80]	; (8002ac4 <HAL_InitTick+0x6c>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	4619      	mov	r1, r3
 8002a76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a82:	4618      	mov	r0, r3
 8002a84:	f001 fa3b 	bl	8003efe <HAL_SYSTICK_Config>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10f      	bne.n	8002aae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b0f      	cmp	r3, #15
 8002a92:	d809      	bhi.n	8002aa8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a94:	2200      	movs	r2, #0
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	f04f 30ff 	mov.w	r0, #4294967295
 8002a9c:	f001 fa05 	bl	8003eaa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	; (8002acc <HAL_InitTick+0x74>)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e007      	b.n	8002ab8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	73fb      	strb	r3, [r7, #15]
 8002aac:	e004      	b.n	8002ab8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
 8002ab2:	e001      	b.n	8002ab8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	2000000c 	.word	0x2000000c
 8002ac8:	20000004 	.word	0x20000004
 8002acc:	20000008 	.word	0x20000008

08002ad0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ad4:	4b06      	ldr	r3, [pc, #24]	; (8002af0 <HAL_IncTick+0x20>)
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	461a      	mov	r2, r3
 8002ada:	4b06      	ldr	r3, [pc, #24]	; (8002af4 <HAL_IncTick+0x24>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4413      	add	r3, r2
 8002ae0:	4a04      	ldr	r2, [pc, #16]	; (8002af4 <HAL_IncTick+0x24>)
 8002ae2:	6013      	str	r3, [r2, #0]
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	2000000c 	.word	0x2000000c
 8002af4:	20000698 	.word	0x20000698

08002af8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return uwTick;
 8002afc:	4b03      	ldr	r3, [pc, #12]	; (8002b0c <HAL_GetTick+0x14>)
 8002afe:	681b      	ldr	r3, [r3, #0]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	20000698 	.word	0x20000698

08002b10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b18:	f7ff ffee 	bl	8002af8 <HAL_GetTick>
 8002b1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b28:	d005      	beq.n	8002b36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	; (8002b54 <HAL_Delay+0x44>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4413      	add	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b36:	bf00      	nop
 8002b38:	f7ff ffde 	bl	8002af8 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d8f7      	bhi.n	8002b38 <HAL_Delay+0x28>
  {
  }
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	2000000c 	.word	0x2000000c

08002b58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	431a      	orrs	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	609a      	str	r2, [r3, #8]
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr

08002b7e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	b083      	sub	sp, #12
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
 8002b86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	431a      	orrs	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	609a      	str	r2, [r3, #8]
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
 8002bcc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3360      	adds	r3, #96	; 0x60
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b08      	ldr	r3, [pc, #32]	; (8002c04 <LL_ADC_SetOffset+0x44>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002bea:	683a      	ldr	r2, [r7, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002bf8:	bf00      	nop
 8002bfa:	371c      	adds	r7, #28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	03fff000 	.word	0x03fff000

08002c08 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3360      	adds	r3, #96	; 0x60
 8002c16:	461a      	mov	r2, r3
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b087      	sub	sp, #28
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	3360      	adds	r3, #96	; 0x60
 8002c44:	461a      	mov	r2, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c5e:	bf00      	nop
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	615a      	str	r2, [r3, #20]
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e000      	b.n	8002caa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr

08002cb6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b087      	sub	sp, #28
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	60f8      	str	r0, [r7, #12]
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	3330      	adds	r3, #48	; 0x30
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	0a1b      	lsrs	r3, r3, #8
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	4413      	add	r3, r2
 8002cd4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	211f      	movs	r1, #31
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	401a      	ands	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	0e9b      	lsrs	r3, r3, #26
 8002cee:	f003 011f 	and.w	r1, r3, #31
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d02:	bf00      	nop
 8002d04:	371c      	adds	r7, #28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b087      	sub	sp, #28
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	3314      	adds	r3, #20
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	0e5b      	lsrs	r3, r3, #25
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	f003 0304 	and.w	r3, r3, #4
 8002d2a:	4413      	add	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	0d1b      	lsrs	r3, r3, #20
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	2107      	movs	r1, #7
 8002d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	401a      	ands	r2, r3
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	0d1b      	lsrs	r3, r3, #20
 8002d48:	f003 031f 	and.w	r3, r3, #31
 8002d4c:	6879      	ldr	r1, [r7, #4]
 8002d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d52:	431a      	orrs	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002d58:	bf00      	nop
 8002d5a:	371c      	adds	r7, #28
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	401a      	ands	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f003 0318 	and.w	r3, r3, #24
 8002d86:	4908      	ldr	r1, [pc, #32]	; (8002da8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002d88:	40d9      	lsrs	r1, r3
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	400b      	ands	r3, r1
 8002d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d92:	431a      	orrs	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d9a:	bf00      	nop
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	0007ffff 	.word	0x0007ffff

08002dac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002dbc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6093      	str	r3, [r2, #8]
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002de0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002de4:	d101      	bne.n	8002dea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e000      	b.n	8002dec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e34:	d101      	bne.n	8002e3a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e36:	2301      	movs	r3, #1
 8002e38:	e000      	b.n	8002e3c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e5c:	f043 0201 	orr.w	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <LL_ADC_IsEnabled+0x18>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <LL_ADC_IsEnabled+0x1a>
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ea6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002eaa:	f043 0204 	orr.w	r2, r3, #4
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d101      	bne.n	8002ed6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 0308 	and.w	r3, r3, #8
 8002ef4:	2b08      	cmp	r3, #8
 8002ef6:	d101      	bne.n	8002efc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e000      	b.n	8002efe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
	...

08002f0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e129      	b.n	800317a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d109      	bne.n	8002f48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff f83b 	bl	8001fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff ff3f 	bl	8002dd0 <LL_ADC_IsDeepPowerDownEnabled>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d004      	beq.n	8002f62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff ff25 	bl	8002dac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff ff5a 	bl	8002e20 <LL_ADC_IsInternalRegulatorEnabled>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d115      	bne.n	8002f9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff ff3e 	bl	8002df8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f7c:	4b81      	ldr	r3, [pc, #516]	; (8003184 <HAL_ADC_Init+0x278>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	099b      	lsrs	r3, r3, #6
 8002f82:	4a81      	ldr	r2, [pc, #516]	; (8003188 <HAL_ADC_Init+0x27c>)
 8002f84:	fba2 2303 	umull	r2, r3, r2, r3
 8002f88:	099b      	lsrs	r3, r3, #6
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f90:	e002      	b.n	8002f98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3b01      	subs	r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f9      	bne.n	8002f92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff ff3c 	bl	8002e20 <LL_ADC_IsInternalRegulatorEnabled>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10d      	bne.n	8002fca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb2:	f043 0210 	orr.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fbe:	f043 0201 	orr.w	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff ff75 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 8002fd4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f040 80c2 	bne.w	8003168 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f040 80be 	bne.w	8003168 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ff4:	f043 0202 	orr.w	r2, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff ff35 	bl	8002e70 <LL_ADC_IsEnabled>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10b      	bne.n	8003024 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800300c:	485f      	ldr	r0, [pc, #380]	; (800318c <HAL_ADC_Init+0x280>)
 800300e:	f7ff ff2f 	bl	8002e70 <LL_ADC_IsEnabled>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d105      	bne.n	8003024 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4619      	mov	r1, r3
 800301e:	485c      	ldr	r0, [pc, #368]	; (8003190 <HAL_ADC_Init+0x284>)
 8003020:	f7ff fd9a 	bl	8002b58 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7e5b      	ldrb	r3, [r3, #25]
 8003028:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800302e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003034:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800303a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003042:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003044:	4313      	orrs	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d106      	bne.n	8003060 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	3b01      	subs	r3, #1
 8003058:	045b      	lsls	r3, r3, #17
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4313      	orrs	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	d009      	beq.n	800307c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003074:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003076:	69ba      	ldr	r2, [r7, #24]
 8003078:	4313      	orrs	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	4b44      	ldr	r3, [pc, #272]	; (8003194 <HAL_ADC_Init+0x288>)
 8003084:	4013      	ands	r3, r2
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	69b9      	ldr	r1, [r7, #24]
 800308c:	430b      	orrs	r3, r1
 800308e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4618      	mov	r0, r3
 8003096:	f7ff ff25 	bl	8002ee4 <LL_ADC_INJ_IsConversionOngoing>
 800309a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d140      	bne.n	8003124 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d13d      	bne.n	8003124 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7e1b      	ldrb	r3, [r3, #24]
 80030b0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030b2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030ba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80030bc:	4313      	orrs	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80030ca:	f023 0306 	bic.w	r3, r3, #6
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	69b9      	ldr	r1, [r7, #24]
 80030d4:	430b      	orrs	r3, r1
 80030d6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d118      	bne.n	8003114 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80030ec:	f023 0304 	bic.w	r3, r3, #4
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030f8:	4311      	orrs	r1, r2
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80030fe:	4311      	orrs	r1, r2
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003104:	430a      	orrs	r2, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0201 	orr.w	r2, r2, #1
 8003110:	611a      	str	r2, [r3, #16]
 8003112:	e007      	b.n	8003124 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0201 	bic.w	r2, r2, #1
 8003122:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d10c      	bne.n	8003146 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	f023 010f 	bic.w	r1, r3, #15
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	1e5a      	subs	r2, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	430a      	orrs	r2, r1
 8003142:	631a      	str	r2, [r3, #48]	; 0x30
 8003144:	e007      	b.n	8003156 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 020f 	bic.w	r2, r2, #15
 8003154:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	f043 0201 	orr.w	r2, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	659a      	str	r2, [r3, #88]	; 0x58
 8003166:	e007      	b.n	8003178 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316c:	f043 0210 	orr.w	r2, r3, #16
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003178:	7ffb      	ldrb	r3, [r7, #31]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3720      	adds	r7, #32
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	20000004 	.word	0x20000004
 8003188:	053e2d63 	.word	0x053e2d63
 800318c:	50040000 	.word	0x50040000
 8003190:	50040300 	.word	0x50040300
 8003194:	fff0c007 	.word	0xfff0c007

08003198 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fe88 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d167      	bne.n	8003284 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_ADC_Start_DMA+0x2a>
 80031be:	2302      	movs	r3, #2
 80031c0:	e063      	b.n	800328a <HAL_ADC_Start_DMA+0xf2>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f000 fc78 	bl	8003ac0 <ADC_Enable>
 80031d0:	4603      	mov	r3, r0
 80031d2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80031d4:	7dfb      	ldrb	r3, [r7, #23]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d14f      	bne.n	800327a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031e2:	f023 0301 	bic.w	r3, r3, #1
 80031e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d006      	beq.n	8003208 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031fe:	f023 0206 	bic.w	r2, r3, #6
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	65da      	str	r2, [r3, #92]	; 0x5c
 8003206:	e002      	b.n	800320e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003212:	4a20      	ldr	r2, [pc, #128]	; (8003294 <HAL_ADC_Start_DMA+0xfc>)
 8003214:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800321a:	4a1f      	ldr	r2, [pc, #124]	; (8003298 <HAL_ADC_Start_DMA+0x100>)
 800321c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003222:	4a1e      	ldr	r2, [pc, #120]	; (800329c <HAL_ADC_Start_DMA+0x104>)
 8003224:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	221c      	movs	r2, #28
 800322c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f042 0210 	orr.w	r2, r2, #16
 8003244:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68da      	ldr	r2, [r3, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f042 0201 	orr.w	r2, r2, #1
 8003254:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	3340      	adds	r3, #64	; 0x40
 8003260:	4619      	mov	r1, r3
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f000 feff 	bl	8004068 <HAL_DMA_Start_IT>
 800326a:	4603      	mov	r3, r0
 800326c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4618      	mov	r0, r3
 8003274:	f7ff fe0f 	bl	8002e96 <LL_ADC_REG_StartConversion>
 8003278:	e006      	b.n	8003288 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003282:	e001      	b.n	8003288 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003284:	2302      	movs	r3, #2
 8003286:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003288:	7dfb      	ldrb	r3, [r7, #23]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	08003bcd 	.word	0x08003bcd
 8003298:	08003ca5 	.word	0x08003ca5
 800329c:	08003cc1 	.word	0x08003cc1

080032a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b0b6      	sub	sp, #216	; 0xd8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d2:	2300      	movs	r3, #0
 80032d4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032d8:	2300      	movs	r3, #0
 80032da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x22>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e3d5      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x7ce>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff fde1 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f040 83ba 	bne.w	8003a78 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	2b05      	cmp	r3, #5
 8003312:	d824      	bhi.n	800335e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	3b02      	subs	r3, #2
 800331a:	2b03      	cmp	r3, #3
 800331c:	d81b      	bhi.n	8003356 <HAL_ADC_ConfigChannel+0x8e>
 800331e:	a201      	add	r2, pc, #4	; (adr r2, 8003324 <HAL_ADC_ConfigChannel+0x5c>)
 8003320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003324:	08003335 	.word	0x08003335
 8003328:	0800333d 	.word	0x0800333d
 800332c:	08003345 	.word	0x08003345
 8003330:	0800334d 	.word	0x0800334d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003334:	230c      	movs	r3, #12
 8003336:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800333a:	e010      	b.n	800335e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800333c:	2312      	movs	r3, #18
 800333e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003342:	e00c      	b.n	800335e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003344:	2318      	movs	r3, #24
 8003346:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800334a:	e008      	b.n	800335e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800334c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003350:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003354:	e003      	b.n	800335e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003356:	2306      	movs	r3, #6
 8003358:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800335c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6818      	ldr	r0, [r3, #0]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	461a      	mov	r2, r3
 8003368:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800336c:	f7ff fca3 	bl	8002cb6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff fda2 	bl	8002ebe <LL_ADC_REG_IsConversionOngoing>
 800337a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff fdae 	bl	8002ee4 <LL_ADC_INJ_IsConversionOngoing>
 8003388:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800338c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003390:	2b00      	cmp	r3, #0
 8003392:	f040 81bf 	bne.w	8003714 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003396:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800339a:	2b00      	cmp	r3, #0
 800339c:	f040 81ba 	bne.w	8003714 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80033a8:	d10f      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6818      	ldr	r0, [r3, #0]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2200      	movs	r2, #0
 80033b4:	4619      	mov	r1, r3
 80033b6:	f7ff fcaa 	bl	8002d0e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff fc51 	bl	8002c6a <LL_ADC_SetSamplingTimeCommonConfig>
 80033c8:	e00e      	b.n	80033e8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6818      	ldr	r0, [r3, #0]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	6819      	ldr	r1, [r3, #0]
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	461a      	mov	r2, r3
 80033d8:	f7ff fc99 	bl	8002d0e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2100      	movs	r1, #0
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff fc41 	bl	8002c6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	695a      	ldr	r2, [r3, #20]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	08db      	lsrs	r3, r3, #3
 80033f4:	f003 0303 	and.w	r3, r3, #3
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	2b04      	cmp	r3, #4
 8003408:	d00a      	beq.n	8003420 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6818      	ldr	r0, [r3, #0]
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	6919      	ldr	r1, [r3, #16]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800341a:	f7ff fbd1 	bl	8002bc0 <LL_ADC_SetOffset>
 800341e:	e179      	b.n	8003714 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff fbee 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 800342c:	4603      	mov	r3, r0
 800342e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10a      	bne.n	800344c <HAL_ADC_ConfigChannel+0x184>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff fbe3 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003442:	4603      	mov	r3, r0
 8003444:	0e9b      	lsrs	r3, r3, #26
 8003446:	f003 021f 	and.w	r2, r3, #31
 800344a:	e01e      	b.n	800348a <HAL_ADC_ConfigChannel+0x1c2>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff fbd8 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003458:	4603      	mov	r3, r0
 800345a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003462:	fa93 f3a3 	rbit	r3, r3
 8003466:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800346a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800346e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003472:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800347a:	2320      	movs	r3, #32
 800347c:	e004      	b.n	8003488 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800347e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003482:	fab3 f383 	clz	r3, r3
 8003486:	b2db      	uxtb	r3, r3
 8003488:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003492:	2b00      	cmp	r3, #0
 8003494:	d105      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x1da>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	0e9b      	lsrs	r3, r3, #26
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	e018      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x20c>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80034ae:	fa93 f3a3 	rbit	r3, r3
 80034b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80034b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80034be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80034c6:	2320      	movs	r3, #32
 80034c8:	e004      	b.n	80034d4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80034ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80034ce:	fab3 f383 	clz	r3, r3
 80034d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d106      	bne.n	80034e6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2200      	movs	r2, #0
 80034de:	2100      	movs	r1, #0
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fba7 	bl	8002c34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2101      	movs	r1, #1
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fb8b 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80034f2:	4603      	mov	r3, r0
 80034f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d10a      	bne.n	8003512 <HAL_ADC_ConfigChannel+0x24a>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2101      	movs	r1, #1
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fb80 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003508:	4603      	mov	r3, r0
 800350a:	0e9b      	lsrs	r3, r3, #26
 800350c:	f003 021f 	and.w	r2, r3, #31
 8003510:	e01e      	b.n	8003550 <HAL_ADC_ConfigChannel+0x288>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2101      	movs	r1, #1
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff fb75 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 800351e:	4603      	mov	r3, r0
 8003520:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003528:	fa93 f3a3 	rbit	r3, r3
 800352c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003530:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003534:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003538:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003540:	2320      	movs	r3, #32
 8003542:	e004      	b.n	800354e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003544:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003548:	fab3 f383 	clz	r3, r3
 800354c:	b2db      	uxtb	r3, r3
 800354e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003558:	2b00      	cmp	r3, #0
 800355a:	d105      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x2a0>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	0e9b      	lsrs	r3, r3, #26
 8003562:	f003 031f 	and.w	r3, r3, #31
 8003566:	e018      	b.n	800359a <HAL_ADC_ConfigChannel+0x2d2>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003570:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003574:	fa93 f3a3 	rbit	r3, r3
 8003578:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800357c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003580:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003584:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800358c:	2320      	movs	r3, #32
 800358e:	e004      	b.n	800359a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003590:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003594:	fab3 f383 	clz	r3, r3
 8003598:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800359a:	429a      	cmp	r2, r3
 800359c:	d106      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2200      	movs	r2, #0
 80035a4:	2101      	movs	r1, #1
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fb44 	bl	8002c34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2102      	movs	r1, #2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7ff fb28 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80035b8:	4603      	mov	r3, r0
 80035ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10a      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x310>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2102      	movs	r1, #2
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff fb1d 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80035ce:	4603      	mov	r3, r0
 80035d0:	0e9b      	lsrs	r3, r3, #26
 80035d2:	f003 021f 	and.w	r2, r3, #31
 80035d6:	e01e      	b.n	8003616 <HAL_ADC_ConfigChannel+0x34e>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2102      	movs	r1, #2
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff fb12 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035ee:	fa93 f3a3 	rbit	r3, r3
 80035f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80035f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80035fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80035fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003606:	2320      	movs	r3, #32
 8003608:	e004      	b.n	8003614 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800360a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800360e:	fab3 f383 	clz	r3, r3
 8003612:	b2db      	uxtb	r3, r3
 8003614:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800361e:	2b00      	cmp	r3, #0
 8003620:	d105      	bne.n	800362e <HAL_ADC_ConfigChannel+0x366>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	0e9b      	lsrs	r3, r3, #26
 8003628:	f003 031f 	and.w	r3, r3, #31
 800362c:	e014      	b.n	8003658 <HAL_ADC_ConfigChannel+0x390>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003634:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003636:	fa93 f3a3 	rbit	r3, r3
 800363a:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800363c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800363e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003642:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800364a:	2320      	movs	r3, #32
 800364c:	e004      	b.n	8003658 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800364e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003658:	429a      	cmp	r2, r3
 800365a:	d106      	bne.n	800366a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2200      	movs	r2, #0
 8003662:	2102      	movs	r1, #2
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff fae5 	bl	8002c34 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2103      	movs	r1, #3
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff fac9 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 8003676:	4603      	mov	r3, r0
 8003678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10a      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x3ce>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2103      	movs	r1, #3
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff fabe 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 800368c:	4603      	mov	r3, r0
 800368e:	0e9b      	lsrs	r3, r3, #26
 8003690:	f003 021f 	and.w	r2, r3, #31
 8003694:	e017      	b.n	80036c6 <HAL_ADC_ConfigChannel+0x3fe>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2103      	movs	r1, #3
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff fab3 	bl	8002c08 <LL_ADC_GetOffsetChannel>
 80036a2:	4603      	mov	r3, r0
 80036a4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036a8:	fa93 f3a3 	rbit	r3, r3
 80036ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80036ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036b0:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80036b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80036b8:	2320      	movs	r3, #32
 80036ba:	e003      	b.n	80036c4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80036bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036be:	fab3 f383 	clz	r3, r3
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d105      	bne.n	80036de <HAL_ADC_ConfigChannel+0x416>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	0e9b      	lsrs	r3, r3, #26
 80036d8:	f003 031f 	and.w	r3, r3, #31
 80036dc:	e011      	b.n	8003702 <HAL_ADC_ConfigChannel+0x43a>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036e6:	fa93 f3a3 	rbit	r3, r3
 80036ea:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80036ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036ee:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80036f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80036f6:	2320      	movs	r3, #32
 80036f8:	e003      	b.n	8003702 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80036fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036fc:	fab3 f383 	clz	r3, r3
 8003700:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003702:	429a      	cmp	r2, r3
 8003704:	d106      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2200      	movs	r2, #0
 800370c:	2103      	movs	r1, #3
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff fa90 	bl	8002c34 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff fba9 	bl	8002e70 <LL_ADC_IsEnabled>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	f040 813f 	bne.w	80039a4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6818      	ldr	r0, [r3, #0]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6819      	ldr	r1, [r3, #0]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	461a      	mov	r2, r3
 8003734:	f7ff fb16 	bl	8002d64 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4a8e      	ldr	r2, [pc, #568]	; (8003978 <HAL_ADC_ConfigChannel+0x6b0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	f040 8130 	bne.w	80039a4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003750:	2b00      	cmp	r3, #0
 8003752:	d10b      	bne.n	800376c <HAL_ADC_ConfigChannel+0x4a4>
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	0e9b      	lsrs	r3, r3, #26
 800375a:	3301      	adds	r3, #1
 800375c:	f003 031f 	and.w	r3, r3, #31
 8003760:	2b09      	cmp	r3, #9
 8003762:	bf94      	ite	ls
 8003764:	2301      	movls	r3, #1
 8003766:	2300      	movhi	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	e019      	b.n	80037a0 <HAL_ADC_ConfigChannel+0x4d8>
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003774:	fa93 f3a3 	rbit	r3, r3
 8003778:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800377a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800377c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800377e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003780:	2b00      	cmp	r3, #0
 8003782:	d101      	bne.n	8003788 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003784:	2320      	movs	r3, #32
 8003786:	e003      	b.n	8003790 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003788:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800378a:	fab3 f383 	clz	r3, r3
 800378e:	b2db      	uxtb	r3, r3
 8003790:	3301      	adds	r3, #1
 8003792:	f003 031f 	and.w	r3, r3, #31
 8003796:	2b09      	cmp	r3, #9
 8003798:	bf94      	ite	ls
 800379a:	2301      	movls	r3, #1
 800379c:	2300      	movhi	r3, #0
 800379e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d079      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d107      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x4f8>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	0e9b      	lsrs	r3, r3, #26
 80037b6:	3301      	adds	r3, #1
 80037b8:	069b      	lsls	r3, r3, #26
 80037ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037be:	e015      	b.n	80037ec <HAL_ADC_ConfigChannel+0x524>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037c8:	fa93 f3a3 	rbit	r3, r3
 80037cc:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80037ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d0:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80037d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d101      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80037d8:	2320      	movs	r3, #32
 80037da:	e003      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80037dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037de:	fab3 f383 	clz	r3, r3
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	3301      	adds	r3, #1
 80037e6:	069b      	lsls	r3, r3, #26
 80037e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d109      	bne.n	800380c <HAL_ADC_ConfigChannel+0x544>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	0e9b      	lsrs	r3, r3, #26
 80037fe:	3301      	adds	r3, #1
 8003800:	f003 031f 	and.w	r3, r3, #31
 8003804:	2101      	movs	r1, #1
 8003806:	fa01 f303 	lsl.w	r3, r1, r3
 800380a:	e017      	b.n	800383c <HAL_ADC_ConfigChannel+0x574>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003814:	fa93 f3a3 	rbit	r3, r3
 8003818:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800381a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800381e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003824:	2320      	movs	r3, #32
 8003826:	e003      	b.n	8003830 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	3301      	adds	r3, #1
 8003832:	f003 031f 	and.w	r3, r3, #31
 8003836:	2101      	movs	r1, #1
 8003838:	fa01 f303 	lsl.w	r3, r1, r3
 800383c:	ea42 0103 	orr.w	r1, r2, r3
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10a      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x59a>
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	0e9b      	lsrs	r3, r3, #26
 8003852:	3301      	adds	r3, #1
 8003854:	f003 021f 	and.w	r2, r3, #31
 8003858:	4613      	mov	r3, r2
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	4413      	add	r3, r2
 800385e:	051b      	lsls	r3, r3, #20
 8003860:	e018      	b.n	8003894 <HAL_ADC_ConfigChannel+0x5cc>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800386a:	fa93 f3a3 	rbit	r3, r3
 800386e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003872:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800387a:	2320      	movs	r3, #32
 800387c:	e003      	b.n	8003886 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800387e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003880:	fab3 f383 	clz	r3, r3
 8003884:	b2db      	uxtb	r3, r3
 8003886:	3301      	adds	r3, #1
 8003888:	f003 021f 	and.w	r2, r3, #31
 800388c:	4613      	mov	r3, r2
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	4413      	add	r3, r2
 8003892:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003894:	430b      	orrs	r3, r1
 8003896:	e080      	b.n	800399a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d107      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x5ec>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	0e9b      	lsrs	r3, r3, #26
 80038aa:	3301      	adds	r3, #1
 80038ac:	069b      	lsls	r3, r3, #26
 80038ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038b2:	e015      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x618>
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038bc:	fa93 f3a3 	rbit	r3, r3
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80038c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80038c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80038cc:	2320      	movs	r3, #32
 80038ce:	e003      	b.n	80038d8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80038d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d2:	fab3 f383 	clz	r3, r3
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	3301      	adds	r3, #1
 80038da:	069b      	lsls	r3, r3, #26
 80038dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d109      	bne.n	8003900 <HAL_ADC_ConfigChannel+0x638>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	0e9b      	lsrs	r3, r3, #26
 80038f2:	3301      	adds	r3, #1
 80038f4:	f003 031f 	and.w	r3, r3, #31
 80038f8:	2101      	movs	r1, #1
 80038fa:	fa01 f303 	lsl.w	r3, r1, r3
 80038fe:	e017      	b.n	8003930 <HAL_ADC_ConfigChannel+0x668>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	61bb      	str	r3, [r7, #24]
  return result;
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003918:	2320      	movs	r3, #32
 800391a:	e003      	b.n	8003924 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
 8003924:	3301      	adds	r3, #1
 8003926:	f003 031f 	and.w	r3, r3, #31
 800392a:	2101      	movs	r1, #1
 800392c:	fa01 f303 	lsl.w	r3, r1, r3
 8003930:	ea42 0103 	orr.w	r1, r2, r3
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10d      	bne.n	800395c <HAL_ADC_ConfigChannel+0x694>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	0e9b      	lsrs	r3, r3, #26
 8003946:	3301      	adds	r3, #1
 8003948:	f003 021f 	and.w	r2, r3, #31
 800394c:	4613      	mov	r3, r2
 800394e:	005b      	lsls	r3, r3, #1
 8003950:	4413      	add	r3, r2
 8003952:	3b1e      	subs	r3, #30
 8003954:	051b      	lsls	r3, r3, #20
 8003956:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800395a:	e01d      	b.n	8003998 <HAL_ADC_ConfigChannel+0x6d0>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	fa93 f3a3 	rbit	r3, r3
 8003968:	60fb      	str	r3, [r7, #12]
  return result;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d103      	bne.n	800397c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003974:	2320      	movs	r3, #32
 8003976:	e005      	b.n	8003984 <HAL_ADC_ConfigChannel+0x6bc>
 8003978:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	fab3 f383 	clz	r3, r3
 8003982:	b2db      	uxtb	r3, r3
 8003984:	3301      	adds	r3, #1
 8003986:	f003 021f 	and.w	r2, r3, #31
 800398a:	4613      	mov	r3, r2
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	4413      	add	r3, r2
 8003990:	3b1e      	subs	r3, #30
 8003992:	051b      	lsls	r3, r3, #20
 8003994:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003998:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800399e:	4619      	mov	r1, r3
 80039a0:	f7ff f9b5 	bl	8002d0e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4b3d      	ldr	r3, [pc, #244]	; (8003aa0 <HAL_ADC_ConfigChannel+0x7d8>)
 80039aa:	4013      	ands	r3, r2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d06c      	beq.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039b0:	483c      	ldr	r0, [pc, #240]	; (8003aa4 <HAL_ADC_ConfigChannel+0x7dc>)
 80039b2:	f7ff f8f7 	bl	8002ba4 <LL_ADC_GetCommonPathInternalCh>
 80039b6:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a3a      	ldr	r2, [pc, #232]	; (8003aa8 <HAL_ADC_ConfigChannel+0x7e0>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d127      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80039c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d121      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a35      	ldr	r2, [pc, #212]	; (8003aac <HAL_ADC_ConfigChannel+0x7e4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d157      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80039de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80039e2:	4619      	mov	r1, r3
 80039e4:	482f      	ldr	r0, [pc, #188]	; (8003aa4 <HAL_ADC_ConfigChannel+0x7dc>)
 80039e6:	f7ff f8ca 	bl	8002b7e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039ea:	4b31      	ldr	r3, [pc, #196]	; (8003ab0 <HAL_ADC_ConfigChannel+0x7e8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	099b      	lsrs	r3, r3, #6
 80039f0:	4a30      	ldr	r2, [pc, #192]	; (8003ab4 <HAL_ADC_ConfigChannel+0x7ec>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	099b      	lsrs	r3, r3, #6
 80039f8:	1c5a      	adds	r2, r3, #1
 80039fa:	4613      	mov	r3, r2
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	4413      	add	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a04:	e002      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1f9      	bne.n	8003a06 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a12:	e03a      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a27      	ldr	r2, [pc, #156]	; (8003ab8 <HAL_ADC_ConfigChannel+0x7f0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d113      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10d      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a1f      	ldr	r2, [pc, #124]	; (8003aac <HAL_ADC_ConfigChannel+0x7e4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d12a      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4819      	ldr	r0, [pc, #100]	; (8003aa4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003a40:	f7ff f89d 	bl	8002b7e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003a44:	e021      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a1c      	ldr	r2, [pc, #112]	; (8003abc <HAL_ADC_ConfigChannel+0x7f4>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d11c      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d116      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a12      	ldr	r2, [pc, #72]	; (8003aac <HAL_ADC_ConfigChannel+0x7e4>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d111      	bne.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a6e:	4619      	mov	r1, r3
 8003a70:	480c      	ldr	r0, [pc, #48]	; (8003aa4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003a72:	f7ff f884 	bl	8002b7e <LL_ADC_SetCommonPathInternalCh>
 8003a76:	e008      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7c:	f043 0220 	orr.w	r2, r3, #32
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003a92:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	37d8      	adds	r7, #216	; 0xd8
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	80080000 	.word	0x80080000
 8003aa4:	50040300 	.word	0x50040300
 8003aa8:	c7520000 	.word	0xc7520000
 8003aac:	50040000 	.word	0x50040000
 8003ab0:	20000004 	.word	0x20000004
 8003ab4:	053e2d63 	.word	0x053e2d63
 8003ab8:	cb840000 	.word	0xcb840000
 8003abc:	80000001 	.word	0x80000001

08003ac0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7ff f9cd 	bl	8002e70 <LL_ADC_IsEnabled>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d169      	bne.n	8003bb0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	4b36      	ldr	r3, [pc, #216]	; (8003bbc <ADC_Enable+0xfc>)
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00d      	beq.n	8003b06 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aee:	f043 0210 	orr.w	r2, r3, #16
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003afa:	f043 0201 	orr.w	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e055      	b.n	8003bb2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7ff f99c 	bl	8002e48 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003b10:	482b      	ldr	r0, [pc, #172]	; (8003bc0 <ADC_Enable+0x100>)
 8003b12:	f7ff f847 	bl	8002ba4 <LL_ADC_GetCommonPathInternalCh>
 8003b16:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003b18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d013      	beq.n	8003b48 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b20:	4b28      	ldr	r3, [pc, #160]	; (8003bc4 <ADC_Enable+0x104>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	099b      	lsrs	r3, r3, #6
 8003b26:	4a28      	ldr	r2, [pc, #160]	; (8003bc8 <ADC_Enable+0x108>)
 8003b28:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2c:	099b      	lsrs	r3, r3, #6
 8003b2e:	1c5a      	adds	r2, r3, #1
 8003b30:	4613      	mov	r3, r2
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b3a:	e002      	b.n	8003b42 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1f9      	bne.n	8003b3c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b48:	f7fe ffd6 	bl	8002af8 <HAL_GetTick>
 8003b4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b4e:	e028      	b.n	8003ba2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff f98b 	bl	8002e70 <LL_ADC_IsEnabled>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d104      	bne.n	8003b6a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff f96f 	bl	8002e48 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b6a:	f7fe ffc5 	bl	8002af8 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d914      	bls.n	8003ba2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d00d      	beq.n	8003ba2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8a:	f043 0210 	orr.w	r2, r3, #16
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b96:	f043 0201 	orr.w	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e007      	b.n	8003bb2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d1cf      	bne.n	8003b50 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	8000003f 	.word	0x8000003f
 8003bc0:	50040300 	.word	0x50040300
 8003bc4:	20000004 	.word	0x20000004
 8003bc8:	053e2d63 	.word	0x053e2d63

08003bcc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bde:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d14b      	bne.n	8003c7e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d021      	beq.n	8003c44 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff f843 	bl	8002c90 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d032      	beq.n	8003c76 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d12b      	bne.n	8003c76 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d11f      	bne.n	8003c76 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c3a:	f043 0201 	orr.w	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	659a      	str	r2, [r3, #88]	; 0x58
 8003c42:	e018      	b.n	8003c76 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d111      	bne.n	8003c76 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d105      	bne.n	8003c76 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c6e:	f043 0201 	orr.w	r2, r3, #1
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f7fe f960 	bl	8001f3c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c7c:	e00e      	b.n	8003c9c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c82:	f003 0310 	and.w	r3, r3, #16
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f7ff fb12 	bl	80032b4 <HAL_ADC_ErrorCallback>
}
 8003c90:	e004      	b.n	8003c9c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	4798      	blx	r3
}
 8003c9c:	bf00      	nop
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f7ff faf4 	bl	80032a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cb8:	bf00      	nop
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ccc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cde:	f043 0204 	orr.w	r2, r3, #4
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f7ff fae4 	bl	80032b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cec:	bf00      	nop
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d10:	4013      	ands	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d26:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <__NVIC_SetPriorityGrouping+0x44>)
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	60d3      	str	r3, [r2, #12]
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	e000ed00 	.word	0xe000ed00

08003d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <__NVIC_GetPriorityGrouping+0x18>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	0a1b      	lsrs	r3, r3, #8
 8003d46:	f003 0307 	and.w	r3, r3, #7
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	db0b      	blt.n	8003d82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d6a:	79fb      	ldrb	r3, [r7, #7]
 8003d6c:	f003 021f 	and.w	r2, r3, #31
 8003d70:	4907      	ldr	r1, [pc, #28]	; (8003d90 <__NVIC_EnableIRQ+0x38>)
 8003d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d76:	095b      	lsrs	r3, r3, #5
 8003d78:	2001      	movs	r0, #1
 8003d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	e000e100 	.word	0xe000e100

08003d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	6039      	str	r1, [r7, #0]
 8003d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	db0a      	blt.n	8003dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	490c      	ldr	r1, [pc, #48]	; (8003de0 <__NVIC_SetPriority+0x4c>)
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	0112      	lsls	r2, r2, #4
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	440b      	add	r3, r1
 8003db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dbc:	e00a      	b.n	8003dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	4908      	ldr	r1, [pc, #32]	; (8003de4 <__NVIC_SetPriority+0x50>)
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	3b04      	subs	r3, #4
 8003dcc:	0112      	lsls	r2, r2, #4
 8003dce:	b2d2      	uxtb	r2, r2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	761a      	strb	r2, [r3, #24]
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	e000e100 	.word	0xe000e100
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b089      	sub	sp, #36	; 0x24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f1c3 0307 	rsb	r3, r3, #7
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	bf28      	it	cs
 8003e06:	2304      	movcs	r3, #4
 8003e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	2b06      	cmp	r3, #6
 8003e10:	d902      	bls.n	8003e18 <NVIC_EncodePriority+0x30>
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3b03      	subs	r3, #3
 8003e16:	e000      	b.n	8003e1a <NVIC_EncodePriority+0x32>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	fa02 f303 	lsl.w	r3, r2, r3
 8003e26:	43da      	mvns	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	401a      	ands	r2, r3
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e30:	f04f 31ff 	mov.w	r1, #4294967295
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	fa01 f303 	lsl.w	r3, r1, r3
 8003e3a:	43d9      	mvns	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e40:	4313      	orrs	r3, r2
         );
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3724      	adds	r7, #36	; 0x24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
	...

08003e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e60:	d301      	bcc.n	8003e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e62:	2301      	movs	r3, #1
 8003e64:	e00f      	b.n	8003e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e66:	4a0a      	ldr	r2, [pc, #40]	; (8003e90 <SysTick_Config+0x40>)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e6e:	210f      	movs	r1, #15
 8003e70:	f04f 30ff 	mov.w	r0, #4294967295
 8003e74:	f7ff ff8e 	bl	8003d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <SysTick_Config+0x40>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e7e:	4b04      	ldr	r3, [pc, #16]	; (8003e90 <SysTick_Config+0x40>)
 8003e80:	2207      	movs	r2, #7
 8003e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	e000e010 	.word	0xe000e010

08003e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ff29 	bl	8003cf4 <__NVIC_SetPriorityGrouping>
}
 8003ea2:	bf00      	nop
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b086      	sub	sp, #24
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003ebc:	f7ff ff3e 	bl	8003d3c <__NVIC_GetPriorityGrouping>
 8003ec0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68b9      	ldr	r1, [r7, #8]
 8003ec6:	6978      	ldr	r0, [r7, #20]
 8003ec8:	f7ff ff8e 	bl	8003de8 <NVIC_EncodePriority>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff ff5d 	bl	8003d94 <__NVIC_SetPriority>
}
 8003eda:	bf00      	nop
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	4603      	mov	r3, r0
 8003eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff ff31 	bl	8003d58 <__NVIC_EnableIRQ>
}
 8003ef6:	bf00      	nop
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b082      	sub	sp, #8
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ffa2 	bl	8003e50 <SysTick_Config>
 8003f0c:	4603      	mov	r3, r0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e08d      	b.n	8004046 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	4b47      	ldr	r3, [pc, #284]	; (8004050 <HAL_DMA_Init+0x138>)
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d80f      	bhi.n	8003f56 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	4b45      	ldr	r3, [pc, #276]	; (8004054 <HAL_DMA_Init+0x13c>)
 8003f3e:	4413      	add	r3, r2
 8003f40:	4a45      	ldr	r2, [pc, #276]	; (8004058 <HAL_DMA_Init+0x140>)
 8003f42:	fba2 2303 	umull	r2, r3, r2, r3
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	009a      	lsls	r2, r3, #2
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a42      	ldr	r2, [pc, #264]	; (800405c <HAL_DMA_Init+0x144>)
 8003f52:	641a      	str	r2, [r3, #64]	; 0x40
 8003f54:	e00e      	b.n	8003f74 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	4b40      	ldr	r3, [pc, #256]	; (8004060 <HAL_DMA_Init+0x148>)
 8003f5e:	4413      	add	r3, r2
 8003f60:	4a3d      	ldr	r2, [pc, #244]	; (8004058 <HAL_DMA_Init+0x140>)
 8003f62:	fba2 2303 	umull	r2, r3, r2, r3
 8003f66:	091b      	lsrs	r3, r3, #4
 8003f68:	009a      	lsls	r2, r3, #2
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a3c      	ldr	r2, [pc, #240]	; (8004064 <HAL_DMA_Init+0x14c>)
 8003f72:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a1b      	ldr	r3, [r3, #32]
 8003fb6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f9b6 	bl	8004338 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fd4:	d102      	bne.n	8003fdc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fe4:	b2d2      	uxtb	r2, r2
 8003fe6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003ff0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d010      	beq.n	800401c <HAL_DMA_Init+0x104>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d80c      	bhi.n	800401c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 f9d6 	bl	80043b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004018:	605a      	str	r2, [r3, #4]
 800401a:	e008      	b.n	800402e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40020407 	.word	0x40020407
 8004054:	bffdfff8 	.word	0xbffdfff8
 8004058:	cccccccd 	.word	0xcccccccd
 800405c:	40020000 	.word	0x40020000
 8004060:	bffdfbf8 	.word	0xbffdfbf8
 8004064:	40020400 	.word	0x40020400

08004068 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004080:	2b01      	cmp	r3, #1
 8004082:	d101      	bne.n	8004088 <HAL_DMA_Start_IT+0x20>
 8004084:	2302      	movs	r3, #2
 8004086:	e066      	b.n	8004156 <HAL_DMA_Start_IT+0xee>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b01      	cmp	r3, #1
 800409a:	d155      	bne.n	8004148 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0201 	bic.w	r2, r2, #1
 80040b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f8fb 	bl	80042bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d008      	beq.n	80040e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 020e 	orr.w	r2, r2, #14
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e00f      	b.n	8004100 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f022 0204 	bic.w	r2, r2, #4
 80040ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 020a 	orr.w	r2, r2, #10
 80040fe:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800411c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004122:	2b00      	cmp	r3, #0
 8004124:	d007      	beq.n	8004136 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004130:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004134:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f042 0201 	orr.w	r2, r2, #1
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	e005      	b.n	8004154 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004150:	2302      	movs	r3, #2
 8004152:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004154:	7dfb      	ldrb	r3, [r7, #23]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	f003 031c 	and.w	r3, r3, #28
 800417e:	2204      	movs	r2, #4
 8004180:	409a      	lsls	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4013      	ands	r3, r2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d026      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x7a>
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	d021      	beq.n	80041d8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0320 	and.w	r3, r3, #32
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d107      	bne.n	80041b2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 0204 	bic.w	r2, r2, #4
 80041b0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	f003 021c 	and.w	r2, r3, #28
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041be:	2104      	movs	r1, #4
 80041c0:	fa01 f202 	lsl.w	r2, r1, r2
 80041c4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d071      	beq.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80041d6:	e06c      	b.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	f003 031c 	and.w	r3, r3, #28
 80041e0:	2202      	movs	r2, #2
 80041e2:	409a      	lsls	r2, r3
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d02e      	beq.n	800424a <HAL_DMA_IRQHandler+0xec>
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d029      	beq.n	800424a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0320 	and.w	r3, r3, #32
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 020a 	bic.w	r2, r2, #10
 8004212:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004220:	f003 021c 	and.w	r2, r3, #28
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	2102      	movs	r1, #2
 800422a:	fa01 f202 	lsl.w	r2, r1, r2
 800422e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423c:	2b00      	cmp	r3, #0
 800423e:	d038      	beq.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004248:	e033      	b.n	80042b2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424e:	f003 031c 	and.w	r3, r3, #28
 8004252:	2208      	movs	r2, #8
 8004254:	409a      	lsls	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	4013      	ands	r3, r2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d02a      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x156>
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d025      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 020e 	bic.w	r2, r2, #14
 8004276:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427c:	f003 021c 	and.w	r2, r3, #28
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	2101      	movs	r1, #1
 8004286:	fa01 f202 	lsl.w	r2, r1, r2
 800428a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2201      	movs	r2, #1
 8004296:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d004      	beq.n	80042b4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80042b2:	bf00      	nop
 80042b4:	bf00      	nop
}
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
 80042c8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d004      	beq.n	80042e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042e4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	f003 021c 	and.w	r2, r3, #28
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f2:	2101      	movs	r1, #1
 80042f4:	fa01 f202 	lsl.w	r2, r1, r2
 80042f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b10      	cmp	r3, #16
 8004308:	d108      	bne.n	800431c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800431a:	e007      	b.n	800432c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	60da      	str	r2, [r3, #12]
}
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	461a      	mov	r2, r3
 8004346:	4b17      	ldr	r3, [pc, #92]	; (80043a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004348:	429a      	cmp	r2, r3
 800434a:	d80a      	bhi.n	8004362 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004350:	089b      	lsrs	r3, r3, #2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004358:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6493      	str	r3, [r2, #72]	; 0x48
 8004360:	e007      	b.n	8004372 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	009a      	lsls	r2, r3, #2
 800436a:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800436c:	4413      	add	r3, r2
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	3b08      	subs	r3, #8
 800437a:	4a0c      	ldr	r2, [pc, #48]	; (80043ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800437c:	fba2 2303 	umull	r2, r3, r2, r3
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a0a      	ldr	r2, [pc, #40]	; (80043b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004388:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	2201      	movs	r2, #1
 8004392:	409a      	lsls	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004398:	bf00      	nop
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	40020407 	.word	0x40020407
 80043a8:	4002081c 	.word	0x4002081c
 80043ac:	cccccccd 	.word	0xcccccccd
 80043b0:	40020880 	.word	0x40020880

080043b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80043c8:	4413      	add	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	461a      	mov	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a08      	ldr	r2, [pc, #32]	; (80043f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80043d6:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	3b01      	subs	r3, #1
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	2201      	movs	r2, #1
 80043e2:	409a      	lsls	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80043e8:	bf00      	nop
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr
 80043f4:	1000823f 	.word	0x1000823f
 80043f8:	40020940 	.word	0x40020940

080043fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004406:	2300      	movs	r3, #0
 8004408:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800440a:	e166      	b.n	80046da <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	2101      	movs	r1, #1
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	fa01 f303 	lsl.w	r3, r1, r3
 8004418:	4013      	ands	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 8158 	beq.w	80046d4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f003 0303 	and.w	r3, r3, #3
 800442c:	2b01      	cmp	r3, #1
 800442e:	d005      	beq.n	800443c <HAL_GPIO_Init+0x40>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f003 0303 	and.w	r3, r3, #3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d130      	bne.n	800449e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	2203      	movs	r2, #3
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4013      	ands	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004472:	2201      	movs	r2, #1
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	43db      	mvns	r3, r3
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4013      	ands	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	091b      	lsrs	r3, r3, #4
 8004488:	f003 0201 	and.w	r2, r3, #1
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	fa02 f303 	lsl.w	r3, r2, r3
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	4313      	orrs	r3, r2
 8004496:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d017      	beq.n	80044da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	2203      	movs	r2, #3
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43db      	mvns	r3, r3
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4013      	ands	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 0303 	and.w	r3, r3, #3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d123      	bne.n	800452e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	08da      	lsrs	r2, r3, #3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	3208      	adds	r2, #8
 80044ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	220f      	movs	r2, #15
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43db      	mvns	r3, r3
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4013      	ands	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	691a      	ldr	r2, [r3, #16]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	fa02 f303 	lsl.w	r3, r2, r3
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	4313      	orrs	r3, r2
 800451e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	08da      	lsrs	r2, r3, #3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	3208      	adds	r2, #8
 8004528:	6939      	ldr	r1, [r7, #16]
 800452a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	2203      	movs	r2, #3
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	43db      	mvns	r3, r3
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	4013      	ands	r3, r2
 8004544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f003 0203 	and.w	r2, r3, #3
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	693a      	ldr	r2, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 80b2 	beq.w	80046d4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004570:	4b61      	ldr	r3, [pc, #388]	; (80046f8 <HAL_GPIO_Init+0x2fc>)
 8004572:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004574:	4a60      	ldr	r2, [pc, #384]	; (80046f8 <HAL_GPIO_Init+0x2fc>)
 8004576:	f043 0301 	orr.w	r3, r3, #1
 800457a:	6613      	str	r3, [r2, #96]	; 0x60
 800457c:	4b5e      	ldr	r3, [pc, #376]	; (80046f8 <HAL_GPIO_Init+0x2fc>)
 800457e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004588:	4a5c      	ldr	r2, [pc, #368]	; (80046fc <HAL_GPIO_Init+0x300>)
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	089b      	lsrs	r3, r3, #2
 800458e:	3302      	adds	r3, #2
 8004590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004594:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	220f      	movs	r2, #15
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	43db      	mvns	r3, r3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4013      	ands	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045b2:	d02b      	beq.n	800460c <HAL_GPIO_Init+0x210>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a52      	ldr	r2, [pc, #328]	; (8004700 <HAL_GPIO_Init+0x304>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d025      	beq.n	8004608 <HAL_GPIO_Init+0x20c>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a51      	ldr	r2, [pc, #324]	; (8004704 <HAL_GPIO_Init+0x308>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d01f      	beq.n	8004604 <HAL_GPIO_Init+0x208>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a50      	ldr	r2, [pc, #320]	; (8004708 <HAL_GPIO_Init+0x30c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d019      	beq.n	8004600 <HAL_GPIO_Init+0x204>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a4f      	ldr	r2, [pc, #316]	; (800470c <HAL_GPIO_Init+0x310>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d013      	beq.n	80045fc <HAL_GPIO_Init+0x200>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a4e      	ldr	r2, [pc, #312]	; (8004710 <HAL_GPIO_Init+0x314>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d00d      	beq.n	80045f8 <HAL_GPIO_Init+0x1fc>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a4d      	ldr	r2, [pc, #308]	; (8004714 <HAL_GPIO_Init+0x318>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d007      	beq.n	80045f4 <HAL_GPIO_Init+0x1f8>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a4c      	ldr	r2, [pc, #304]	; (8004718 <HAL_GPIO_Init+0x31c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d101      	bne.n	80045f0 <HAL_GPIO_Init+0x1f4>
 80045ec:	2307      	movs	r3, #7
 80045ee:	e00e      	b.n	800460e <HAL_GPIO_Init+0x212>
 80045f0:	2308      	movs	r3, #8
 80045f2:	e00c      	b.n	800460e <HAL_GPIO_Init+0x212>
 80045f4:	2306      	movs	r3, #6
 80045f6:	e00a      	b.n	800460e <HAL_GPIO_Init+0x212>
 80045f8:	2305      	movs	r3, #5
 80045fa:	e008      	b.n	800460e <HAL_GPIO_Init+0x212>
 80045fc:	2304      	movs	r3, #4
 80045fe:	e006      	b.n	800460e <HAL_GPIO_Init+0x212>
 8004600:	2303      	movs	r3, #3
 8004602:	e004      	b.n	800460e <HAL_GPIO_Init+0x212>
 8004604:	2302      	movs	r3, #2
 8004606:	e002      	b.n	800460e <HAL_GPIO_Init+0x212>
 8004608:	2301      	movs	r3, #1
 800460a:	e000      	b.n	800460e <HAL_GPIO_Init+0x212>
 800460c:	2300      	movs	r3, #0
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	f002 0203 	and.w	r2, r2, #3
 8004614:	0092      	lsls	r2, r2, #2
 8004616:	4093      	lsls	r3, r2
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800461e:	4937      	ldr	r1, [pc, #220]	; (80046fc <HAL_GPIO_Init+0x300>)
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	089b      	lsrs	r3, r3, #2
 8004624:	3302      	adds	r3, #2
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800462c:	4b3b      	ldr	r3, [pc, #236]	; (800471c <HAL_GPIO_Init+0x320>)
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	43db      	mvns	r3, r3
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4013      	ands	r3, r2
 800463a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d003      	beq.n	8004650 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	4313      	orrs	r3, r2
 800464e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004650:	4a32      	ldr	r2, [pc, #200]	; (800471c <HAL_GPIO_Init+0x320>)
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004656:	4b31      	ldr	r3, [pc, #196]	; (800471c <HAL_GPIO_Init+0x320>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	43db      	mvns	r3, r3
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	4013      	ands	r3, r2
 8004664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4313      	orrs	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800467a:	4a28      	ldr	r2, [pc, #160]	; (800471c <HAL_GPIO_Init+0x320>)
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004680:	4b26      	ldr	r3, [pc, #152]	; (800471c <HAL_GPIO_Init+0x320>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	43db      	mvns	r3, r3
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4013      	ands	r3, r2
 800468e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046a4:	4a1d      	ldr	r2, [pc, #116]	; (800471c <HAL_GPIO_Init+0x320>)
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80046aa:	4b1c      	ldr	r3, [pc, #112]	; (800471c <HAL_GPIO_Init+0x320>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4013      	ands	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046ce:	4a13      	ldr	r2, [pc, #76]	; (800471c <HAL_GPIO_Init+0x320>)
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	3301      	adds	r3, #1
 80046d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	fa22 f303 	lsr.w	r3, r2, r3
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f47f ae91 	bne.w	800440c <HAL_GPIO_Init+0x10>
  }
}
 80046ea:	bf00      	nop
 80046ec:	bf00      	nop
 80046ee:	371c      	adds	r7, #28
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr
 80046f8:	40021000 	.word	0x40021000
 80046fc:	40010000 	.word	0x40010000
 8004700:	48000400 	.word	0x48000400
 8004704:	48000800 	.word	0x48000800
 8004708:	48000c00 	.word	0x48000c00
 800470c:	48001000 	.word	0x48001000
 8004710:	48001400 	.word	0x48001400
 8004714:	48001800 	.word	0x48001800
 8004718:	48001c00 	.word	0x48001c00
 800471c:	40010400 	.word	0x40010400

08004720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	807b      	strh	r3, [r7, #2]
 800472c:	4613      	mov	r3, r2
 800472e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004730:	787b      	ldrb	r3, [r7, #1]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004736:	887a      	ldrh	r2, [r7, #2]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800473c:	e002      	b.n	8004744 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800473e:	887a      	ldrh	r2, [r7, #2]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e08d      	b.n	800487e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d106      	bne.n	800477c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7fd fcec 	bl	8002154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2224      	movs	r2, #36	; 0x24
 8004780:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 0201 	bic.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d107      	bne.n	80047ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047c6:	609a      	str	r2, [r3, #8]
 80047c8:	e006      	b.n	80047d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80047d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d108      	bne.n	80047f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047ee:	605a      	str	r2, [r3, #4]
 80047f0:	e007      	b.n	8004802 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004800:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004810:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004814:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68da      	ldr	r2, [r3, #12]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004824:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	691a      	ldr	r2, [r3, #16]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	69d9      	ldr	r1, [r3, #28]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a1a      	ldr	r2, [r3, #32]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0201 	orr.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b088      	sub	sp, #32
 800488c:	af02      	add	r7, sp, #8
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	607a      	str	r2, [r7, #4]
 8004892:	461a      	mov	r2, r3
 8004894:	460b      	mov	r3, r1
 8004896:	817b      	strh	r3, [r7, #10]
 8004898:	4613      	mov	r3, r2
 800489a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	f040 80fd 	bne.w	8004aa4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d101      	bne.n	80048b8 <HAL_I2C_Master_Transmit+0x30>
 80048b4:	2302      	movs	r3, #2
 80048b6:	e0f6      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0x21e>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048c0:	f7fe f91a 	bl	8002af8 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	2319      	movs	r3, #25
 80048cc:	2201      	movs	r2, #1
 80048ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 f914 	bl	8004b00 <I2C_WaitOnFlagUntilTimeout>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e0e1      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2221      	movs	r2, #33	; 0x21
 80048e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2210      	movs	r2, #16
 80048ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	893a      	ldrh	r2, [r7, #8]
 8004902:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490e:	b29b      	uxth	r3, r3
 8004910:	2bff      	cmp	r3, #255	; 0xff
 8004912:	d906      	bls.n	8004922 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	22ff      	movs	r2, #255	; 0xff
 8004918:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800491a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800491e:	617b      	str	r3, [r7, #20]
 8004920:	e007      	b.n	8004932 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800492c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004930:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004936:	2b00      	cmp	r3, #0
 8004938:	d024      	beq.n	8004984 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	781a      	ldrb	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494a:	1c5a      	adds	r2, r3, #1
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004954:	b29b      	uxth	r3, r3
 8004956:	3b01      	subs	r3, #1
 8004958:	b29a      	uxth	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004962:	3b01      	subs	r3, #1
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	b2db      	uxtb	r3, r3
 8004970:	3301      	adds	r3, #1
 8004972:	b2da      	uxtb	r2, r3
 8004974:	8979      	ldrh	r1, [r7, #10]
 8004976:	4b4e      	ldr	r3, [pc, #312]	; (8004ab0 <HAL_I2C_Master_Transmit+0x228>)
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 fa79 	bl	8004e74 <I2C_TransferConfig>
 8004982:	e066      	b.n	8004a52 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004988:	b2da      	uxtb	r2, r3
 800498a:	8979      	ldrh	r1, [r7, #10]
 800498c:	4b48      	ldr	r3, [pc, #288]	; (8004ab0 <HAL_I2C_Master_Transmit+0x228>)
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 fa6e 	bl	8004e74 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004998:	e05b      	b.n	8004a52 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	6a39      	ldr	r1, [r7, #32]
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 f8fd 	bl	8004b9e <I2C_WaitOnTXISFlagUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e07b      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	3b01      	subs	r3, #1
 80049cc:	b29a      	uxth	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d034      	beq.n	8004a52 <HAL_I2C_Master_Transmit+0x1ca>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d130      	bne.n	8004a52 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	9300      	str	r3, [sp, #0]
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	2200      	movs	r2, #0
 80049f8:	2180      	movs	r1, #128	; 0x80
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 f880 	bl	8004b00 <I2C_WaitOnFlagUntilTimeout>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e04d      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	2bff      	cmp	r3, #255	; 0xff
 8004a12:	d90e      	bls.n	8004a32 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	22ff      	movs	r2, #255	; 0xff
 8004a18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	8979      	ldrh	r1, [r7, #10]
 8004a22:	2300      	movs	r3, #0
 8004a24:	9300      	str	r3, [sp, #0]
 8004a26:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 fa22 	bl	8004e74 <I2C_TransferConfig>
 8004a30:	e00f      	b.n	8004a52 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	8979      	ldrh	r1, [r7, #10]
 8004a44:	2300      	movs	r3, #0
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a4c:	68f8      	ldr	r0, [r7, #12]
 8004a4e:	f000 fa11 	bl	8004e74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d19e      	bne.n	800499a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	6a39      	ldr	r1, [r7, #32]
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 f8e3 	bl	8004c2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d001      	beq.n	8004a70 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e01a      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2220      	movs	r2, #32
 8004a76:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6859      	ldr	r1, [r3, #4]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b0c      	ldr	r3, [pc, #48]	; (8004ab4 <HAL_I2C_Master_Transmit+0x22c>)
 8004a84:	400b      	ands	r3, r1
 8004a86:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2220      	movs	r2, #32
 8004a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	e000      	b.n	8004aa6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004aa4:	2302      	movs	r3, #2
  }
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	80002000 	.word	0x80002000
 8004ab4:	fe00e800 	.word	0xfe00e800

08004ab8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d103      	bne.n	8004ad6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d007      	beq.n	8004af4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699a      	ldr	r2, [r3, #24]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f042 0201 	orr.w	r2, r2, #1
 8004af2:	619a      	str	r2, [r3, #24]
  }
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	603b      	str	r3, [r7, #0]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b10:	e031      	b.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b18:	d02d      	beq.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b1a:	f7fd ffed 	bl	8002af8 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d302      	bcc.n	8004b30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d122      	bne.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	699a      	ldr	r2, [r3, #24]
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	4013      	ands	r3, r2
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	bf0c      	ite	eq
 8004b40:	2301      	moveq	r3, #1
 8004b42:	2300      	movne	r3, #0
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	461a      	mov	r2, r3
 8004b48:	79fb      	ldrb	r3, [r7, #7]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d113      	bne.n	8004b76 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b52:	f043 0220 	orr.w	r2, r3, #32
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2220      	movs	r2, #32
 8004b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e00f      	b.n	8004b96 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	699a      	ldr	r2, [r3, #24]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	bf0c      	ite	eq
 8004b86:	2301      	moveq	r3, #1
 8004b88:	2300      	movne	r3, #0
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d0be      	beq.n	8004b12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	60f8      	str	r0, [r7, #12]
 8004ba6:	60b9      	str	r1, [r7, #8]
 8004ba8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004baa:	e033      	b.n	8004c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 f87f 	bl	8004cb4 <I2C_IsErrorOccurred>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d001      	beq.n	8004bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e031      	b.n	8004c24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc6:	d025      	beq.n	8004c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc8:	f7fd ff96 	bl	8002af8 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	68ba      	ldr	r2, [r7, #8]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d302      	bcc.n	8004bde <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d11a      	bne.n	8004c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d013      	beq.n	8004c14 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf0:	f043 0220 	orr.w	r2, r3, #32
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e007      	b.n	8004c24 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d1c4      	bne.n	8004bac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c38:	e02f      	b.n	8004c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 f838 	bl	8004cb4 <I2C_IsErrorOccurred>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e02d      	b.n	8004caa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c4e:	f7fd ff53 	bl	8002af8 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d302      	bcc.n	8004c64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d11a      	bne.n	8004c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f003 0320 	and.w	r3, r3, #32
 8004c6e:	2b20      	cmp	r3, #32
 8004c70:	d013      	beq.n	8004c9a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c76:	f043 0220 	orr.w	r2, r3, #32
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e007      	b.n	8004caa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	f003 0320 	and.w	r3, r3, #32
 8004ca4:	2b20      	cmp	r3, #32
 8004ca6:	d1c8      	bne.n	8004c3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3710      	adds	r7, #16
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08a      	sub	sp, #40	; 0x28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	f003 0310 	and.w	r3, r3, #16
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d068      	beq.n	8004db2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ce8:	e049      	b.n	8004d7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cf0:	d045      	beq.n	8004d7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004cf2:	f7fd ff01 	bl	8002af8 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	68ba      	ldr	r2, [r7, #8]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d302      	bcc.n	8004d08 <I2C_IsErrorOccurred+0x54>
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d13a      	bne.n	8004d7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004d1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d2a:	d121      	bne.n	8004d70 <I2C_IsErrorOccurred+0xbc>
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d32:	d01d      	beq.n	8004d70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004d34:	7cfb      	ldrb	r3, [r7, #19]
 8004d36:	2b20      	cmp	r3, #32
 8004d38:	d01a      	beq.n	8004d70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004d4a:	f7fd fed5 	bl	8002af8 <HAL_GetTick>
 8004d4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d50:	e00e      	b.n	8004d70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004d52:	f7fd fed1 	bl	8002af8 <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b19      	cmp	r3, #25
 8004d5e:	d907      	bls.n	8004d70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004d60:	6a3b      	ldr	r3, [r7, #32]
 8004d62:	f043 0320 	orr.w	r3, r3, #32
 8004d66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004d6e:	e006      	b.n	8004d7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	f003 0320 	and.w	r3, r3, #32
 8004d7a:	2b20      	cmp	r3, #32
 8004d7c:	d1e9      	bne.n	8004d52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	f003 0320 	and.w	r3, r3, #32
 8004d88:	2b20      	cmp	r3, #32
 8004d8a:	d003      	beq.n	8004d94 <I2C_IsErrorOccurred+0xe0>
 8004d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0aa      	beq.n	8004cea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d103      	bne.n	8004da4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2220      	movs	r2, #32
 8004da2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004da4:	6a3b      	ldr	r3, [r7, #32]
 8004da6:	f043 0304 	orr.w	r3, r3, #4
 8004daa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d00b      	beq.n	8004ddc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	f043 0301 	orr.w	r3, r3, #1
 8004dca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004dd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00b      	beq.n	8004dfe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	f043 0308 	orr.w	r3, r3, #8
 8004dec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004df6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00b      	beq.n	8004e20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	f043 0302 	orr.w	r3, r3, #2
 8004e0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d01c      	beq.n	8004e62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f7ff fe45 	bl	8004ab8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	6859      	ldr	r1, [r3, #4]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	4b0d      	ldr	r3, [pc, #52]	; (8004e70 <I2C_IsErrorOccurred+0x1bc>)
 8004e3a:	400b      	ands	r3, r1
 8004e3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e42:	6a3b      	ldr	r3, [r7, #32]
 8004e44:	431a      	orrs	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004e62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3728      	adds	r7, #40	; 0x28
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	fe00e800 	.word	0xfe00e800

08004e74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	607b      	str	r3, [r7, #4]
 8004e7e:	460b      	mov	r3, r1
 8004e80:	817b      	strh	r3, [r7, #10]
 8004e82:	4613      	mov	r3, r2
 8004e84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e86:	897b      	ldrh	r3, [r7, #10]
 8004e88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e8c:	7a7b      	ldrb	r3, [r7, #9]
 8004e8e:	041b      	lsls	r3, r3, #16
 8004e90:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e94:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ea2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685a      	ldr	r2, [r3, #4]
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	0d5b      	lsrs	r3, r3, #21
 8004eae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004eb2:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <I2C_TransferConfig+0x60>)
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	43db      	mvns	r3, r3
 8004eb8:	ea02 0103 	and.w	r1, r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004ec6:	bf00      	nop
 8004ec8:	371c      	adds	r7, #28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	03ff63ff 	.word	0x03ff63ff

08004ed8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b20      	cmp	r3, #32
 8004eec:	d138      	bne.n	8004f60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e032      	b.n	8004f62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2224      	movs	r2, #36	; 0x24
 8004f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 0201 	bic.w	r2, r2, #1
 8004f1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6819      	ldr	r1, [r3, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f042 0201 	orr.w	r2, r2, #1
 8004f4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	e000      	b.n	8004f62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f60:	2302      	movs	r3, #2
  }
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b085      	sub	sp, #20
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
 8004f76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b20      	cmp	r3, #32
 8004f82:	d139      	bne.n	8004ff8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d101      	bne.n	8004f92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e033      	b.n	8004ffa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2224      	movs	r2, #36	; 0x24
 8004f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f022 0201 	bic.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004fc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	021b      	lsls	r3, r3, #8
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e000      	b.n	8004ffa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ff8:	2302      	movs	r3, #2
  }
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
	...

08005008 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800500c:	4b0d      	ldr	r3, [pc, #52]	; (8005044 <HAL_PWREx_GetVoltageRange+0x3c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005018:	d102      	bne.n	8005020 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800501a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800501e:	e00b      	b.n	8005038 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005020:	4b08      	ldr	r3, [pc, #32]	; (8005044 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005022:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800502e:	d102      	bne.n	8005036 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005030:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005034:	e000      	b.n	8005038 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005036:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005038:	4618      	mov	r0, r3
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40007000 	.word	0x40007000

08005048 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d141      	bne.n	80050da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005056:	4b4b      	ldr	r3, [pc, #300]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800505e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005062:	d131      	bne.n	80050c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005064:	4b47      	ldr	r3, [pc, #284]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005066:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800506a:	4a46      	ldr	r2, [pc, #280]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800506c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005070:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005074:	4b43      	ldr	r3, [pc, #268]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800507c:	4a41      	ldr	r2, [pc, #260]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800507e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005082:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005084:	4b40      	ldr	r3, [pc, #256]	; (8005188 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2232      	movs	r2, #50	; 0x32
 800508a:	fb02 f303 	mul.w	r3, r2, r3
 800508e:	4a3f      	ldr	r2, [pc, #252]	; (800518c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005090:	fba2 2303 	umull	r2, r3, r2, r3
 8005094:	0c9b      	lsrs	r3, r3, #18
 8005096:	3301      	adds	r3, #1
 8005098:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800509a:	e002      	b.n	80050a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	3b01      	subs	r3, #1
 80050a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050a2:	4b38      	ldr	r3, [pc, #224]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ae:	d102      	bne.n	80050b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1f2      	bne.n	800509c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80050b6:	4b33      	ldr	r3, [pc, #204]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050c2:	d158      	bne.n	8005176 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e057      	b.n	8005178 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050c8:	4b2e      	ldr	r3, [pc, #184]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050ce:	4a2d      	ldr	r2, [pc, #180]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80050d8:	e04d      	b.n	8005176 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050e0:	d141      	bne.n	8005166 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80050e2:	4b28      	ldr	r3, [pc, #160]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80050ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050ee:	d131      	bne.n	8005154 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050f0:	4b24      	ldr	r3, [pc, #144]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050f6:	4a23      	ldr	r2, [pc, #140]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005100:	4b20      	ldr	r3, [pc, #128]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005108:	4a1e      	ldr	r2, [pc, #120]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800510a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800510e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005110:	4b1d      	ldr	r3, [pc, #116]	; (8005188 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2232      	movs	r2, #50	; 0x32
 8005116:	fb02 f303 	mul.w	r3, r2, r3
 800511a:	4a1c      	ldr	r2, [pc, #112]	; (800518c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800511c:	fba2 2303 	umull	r2, r3, r2, r3
 8005120:	0c9b      	lsrs	r3, r3, #18
 8005122:	3301      	adds	r3, #1
 8005124:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005126:	e002      	b.n	800512e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	3b01      	subs	r3, #1
 800512c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800512e:	4b15      	ldr	r3, [pc, #84]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800513a:	d102      	bne.n	8005142 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1f2      	bne.n	8005128 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005142:	4b10      	ldr	r3, [pc, #64]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800514a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800514e:	d112      	bne.n	8005176 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e011      	b.n	8005178 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005154:	4b0b      	ldr	r3, [pc, #44]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005156:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800515a:	4a0a      	ldr	r2, [pc, #40]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800515c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005160:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005164:	e007      	b.n	8005176 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005166:	4b07      	ldr	r3, [pc, #28]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800516e:	4a05      	ldr	r2, [pc, #20]	; (8005184 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005170:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005174:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3714      	adds	r7, #20
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	40007000 	.word	0x40007000
 8005188:	20000004 	.word	0x20000004
 800518c:	431bde83 	.word	0x431bde83

08005190 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005190:	b480      	push	{r7}
 8005192:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8005194:	4b05      	ldr	r3, [pc, #20]	; (80051ac <HAL_PWREx_EnableVddIO2+0x1c>)
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	4a04      	ldr	r2, [pc, #16]	; (80051ac <HAL_PWREx_EnableVddIO2+0x1c>)
 800519a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800519e:	6053      	str	r3, [r2, #4]
}
 80051a0:	bf00      	nop
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	40007000 	.word	0x40007000

080051b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b088      	sub	sp, #32
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d102      	bne.n	80051c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	f000 bc08 	b.w	80059d4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051c4:	4b96      	ldr	r3, [pc, #600]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	f003 030c 	and.w	r3, r3, #12
 80051cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051ce:	4b94      	ldr	r3, [pc, #592]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0310 	and.w	r3, r3, #16
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	f000 80e4 	beq.w	80053ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d007      	beq.n	80051fc <HAL_RCC_OscConfig+0x4c>
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	2b0c      	cmp	r3, #12
 80051f0:	f040 808b 	bne.w	800530a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	f040 8087 	bne.w	800530a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051fc:	4b88      	ldr	r3, [pc, #544]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d005      	beq.n	8005214 <HAL_RCC_OscConfig+0x64>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e3df      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a1a      	ldr	r2, [r3, #32]
 8005218:	4b81      	ldr	r3, [pc, #516]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b00      	cmp	r3, #0
 8005222:	d004      	beq.n	800522e <HAL_RCC_OscConfig+0x7e>
 8005224:	4b7e      	ldr	r3, [pc, #504]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800522c:	e005      	b.n	800523a <HAL_RCC_OscConfig+0x8a>
 800522e:	4b7c      	ldr	r3, [pc, #496]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800523a:	4293      	cmp	r3, r2
 800523c:	d223      	bcs.n	8005286 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	4618      	mov	r0, r3
 8005244:	f000 fdcc 	bl	8005de0 <RCC_SetFlashLatencyFromMSIRange>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e3c0      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005252:	4b73      	ldr	r3, [pc, #460]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a72      	ldr	r2, [pc, #456]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005258:	f043 0308 	orr.w	r3, r3, #8
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	4b70      	ldr	r3, [pc, #448]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	496d      	ldr	r1, [pc, #436]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800526c:	4313      	orrs	r3, r2
 800526e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005270:	4b6b      	ldr	r3, [pc, #428]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	021b      	lsls	r3, r3, #8
 800527e:	4968      	ldr	r1, [pc, #416]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005280:	4313      	orrs	r3, r2
 8005282:	604b      	str	r3, [r1, #4]
 8005284:	e025      	b.n	80052d2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005286:	4b66      	ldr	r3, [pc, #408]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a65      	ldr	r2, [pc, #404]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800528c:	f043 0308 	orr.w	r3, r3, #8
 8005290:	6013      	str	r3, [r2, #0]
 8005292:	4b63      	ldr	r3, [pc, #396]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	4960      	ldr	r1, [pc, #384]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052a4:	4b5e      	ldr	r3, [pc, #376]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	69db      	ldr	r3, [r3, #28]
 80052b0:	021b      	lsls	r3, r3, #8
 80052b2:	495b      	ldr	r1, [pc, #364]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d109      	bne.n	80052d2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 fd8c 	bl	8005de0 <RCC_SetFlashLatencyFromMSIRange>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e380      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052d2:	f000 fcc1 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 80052d6:	4602      	mov	r2, r0
 80052d8:	4b51      	ldr	r3, [pc, #324]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	091b      	lsrs	r3, r3, #4
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	4950      	ldr	r1, [pc, #320]	; (8005424 <HAL_RCC_OscConfig+0x274>)
 80052e4:	5ccb      	ldrb	r3, [r1, r3]
 80052e6:	f003 031f 	and.w	r3, r3, #31
 80052ea:	fa22 f303 	lsr.w	r3, r2, r3
 80052ee:	4a4e      	ldr	r2, [pc, #312]	; (8005428 <HAL_RCC_OscConfig+0x278>)
 80052f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80052f2:	4b4e      	ldr	r3, [pc, #312]	; (800542c <HAL_RCC_OscConfig+0x27c>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7fd fbae 	bl	8002a58 <HAL_InitTick>
 80052fc:	4603      	mov	r3, r0
 80052fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d052      	beq.n	80053ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005306:	7bfb      	ldrb	r3, [r7, #15]
 8005308:	e364      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d032      	beq.n	8005378 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005312:	4b43      	ldr	r3, [pc, #268]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a42      	ldr	r2, [pc, #264]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005318:	f043 0301 	orr.w	r3, r3, #1
 800531c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800531e:	f7fd fbeb 	bl	8002af8 <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005324:	e008      	b.n	8005338 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005326:	f7fd fbe7 	bl	8002af8 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	2b02      	cmp	r3, #2
 8005332:	d901      	bls.n	8005338 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e34d      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005338:	4b39      	ldr	r3, [pc, #228]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0302 	and.w	r3, r3, #2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d0f0      	beq.n	8005326 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005344:	4b36      	ldr	r3, [pc, #216]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a35      	ldr	r2, [pc, #212]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800534a:	f043 0308 	orr.w	r3, r3, #8
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	4b33      	ldr	r3, [pc, #204]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a1b      	ldr	r3, [r3, #32]
 800535c:	4930      	ldr	r1, [pc, #192]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800535e:	4313      	orrs	r3, r2
 8005360:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005362:	4b2f      	ldr	r3, [pc, #188]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	021b      	lsls	r3, r3, #8
 8005370:	492b      	ldr	r1, [pc, #172]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005372:	4313      	orrs	r3, r2
 8005374:	604b      	str	r3, [r1, #4]
 8005376:	e01a      	b.n	80053ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005378:	4b29      	ldr	r3, [pc, #164]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a28      	ldr	r2, [pc, #160]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800537e:	f023 0301 	bic.w	r3, r3, #1
 8005382:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005384:	f7fd fbb8 	bl	8002af8 <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800538a:	e008      	b.n	800539e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800538c:	f7fd fbb4 	bl	8002af8 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e31a      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800539e:	4b20      	ldr	r3, [pc, #128]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1f0      	bne.n	800538c <HAL_RCC_OscConfig+0x1dc>
 80053aa:	e000      	b.n	80053ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80053ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0301 	and.w	r3, r3, #1
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d073      	beq.n	80054a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d005      	beq.n	80053cc <HAL_RCC_OscConfig+0x21c>
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	2b0c      	cmp	r3, #12
 80053c4:	d10e      	bne.n	80053e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2b03      	cmp	r3, #3
 80053ca:	d10b      	bne.n	80053e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053cc:	4b14      	ldr	r3, [pc, #80]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d063      	beq.n	80054a0 <HAL_RCC_OscConfig+0x2f0>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d15f      	bne.n	80054a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e2f7      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053ec:	d106      	bne.n	80053fc <HAL_RCC_OscConfig+0x24c>
 80053ee:	4b0c      	ldr	r3, [pc, #48]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a0b      	ldr	r2, [pc, #44]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 80053f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053f8:	6013      	str	r3, [r2, #0]
 80053fa:	e025      	b.n	8005448 <HAL_RCC_OscConfig+0x298>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005404:	d114      	bne.n	8005430 <HAL_RCC_OscConfig+0x280>
 8005406:	4b06      	ldr	r3, [pc, #24]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a05      	ldr	r2, [pc, #20]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 800540c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	4b03      	ldr	r3, [pc, #12]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a02      	ldr	r2, [pc, #8]	; (8005420 <HAL_RCC_OscConfig+0x270>)
 8005418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800541c:	6013      	str	r3, [r2, #0]
 800541e:	e013      	b.n	8005448 <HAL_RCC_OscConfig+0x298>
 8005420:	40021000 	.word	0x40021000
 8005424:	0800bea4 	.word	0x0800bea4
 8005428:	20000004 	.word	0x20000004
 800542c:	20000008 	.word	0x20000008
 8005430:	4ba0      	ldr	r3, [pc, #640]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a9f      	ldr	r2, [pc, #636]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	4b9d      	ldr	r3, [pc, #628]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a9c      	ldr	r2, [pc, #624]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d013      	beq.n	8005478 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005450:	f7fd fb52 	bl	8002af8 <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005458:	f7fd fb4e 	bl	8002af8 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b64      	cmp	r3, #100	; 0x64
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e2b4      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800546a:	4b92      	ldr	r3, [pc, #584]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f0      	beq.n	8005458 <HAL_RCC_OscConfig+0x2a8>
 8005476:	e014      	b.n	80054a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005478:	f7fd fb3e 	bl	8002af8 <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005480:	f7fd fb3a 	bl	8002af8 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b64      	cmp	r3, #100	; 0x64
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e2a0      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005492:	4b88      	ldr	r3, [pc, #544]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f0      	bne.n	8005480 <HAL_RCC_OscConfig+0x2d0>
 800549e:	e000      	b.n	80054a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d060      	beq.n	8005570 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	2b04      	cmp	r3, #4
 80054b2:	d005      	beq.n	80054c0 <HAL_RCC_OscConfig+0x310>
 80054b4:	69bb      	ldr	r3, [r7, #24]
 80054b6:	2b0c      	cmp	r3, #12
 80054b8:	d119      	bne.n	80054ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d116      	bne.n	80054ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054c0:	4b7c      	ldr	r3, [pc, #496]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d005      	beq.n	80054d8 <HAL_RCC_OscConfig+0x328>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e27d      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054d8:	4b76      	ldr	r3, [pc, #472]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	061b      	lsls	r3, r3, #24
 80054e6:	4973      	ldr	r1, [pc, #460]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054ec:	e040      	b.n	8005570 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d023      	beq.n	800553e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054f6:	4b6f      	ldr	r3, [pc, #444]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a6e      	ldr	r2, [pc, #440]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80054fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005502:	f7fd faf9 	bl	8002af8 <HAL_GetTick>
 8005506:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005508:	e008      	b.n	800551c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800550a:	f7fd faf5 	bl	8002af8 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d901      	bls.n	800551c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e25b      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800551c:	4b65      	ldr	r3, [pc, #404]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0f0      	beq.n	800550a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005528:	4b62      	ldr	r3, [pc, #392]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	061b      	lsls	r3, r3, #24
 8005536:	495f      	ldr	r1, [pc, #380]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005538:	4313      	orrs	r3, r2
 800553a:	604b      	str	r3, [r1, #4]
 800553c:	e018      	b.n	8005570 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800553e:	4b5d      	ldr	r3, [pc, #372]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a5c      	ldr	r2, [pc, #368]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554a:	f7fd fad5 	bl	8002af8 <HAL_GetTick>
 800554e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005550:	e008      	b.n	8005564 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005552:	f7fd fad1 	bl	8002af8 <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d901      	bls.n	8005564 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e237      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005564:	4b53      	ldr	r3, [pc, #332]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1f0      	bne.n	8005552 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b00      	cmp	r3, #0
 800557a:	d03c      	beq.n	80055f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d01c      	beq.n	80055be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005584:	4b4b      	ldr	r3, [pc, #300]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005586:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800558a:	4a4a      	ldr	r2, [pc, #296]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800558c:	f043 0301 	orr.w	r3, r3, #1
 8005590:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005594:	f7fd fab0 	bl	8002af8 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800559c:	f7fd faac 	bl	8002af8 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e212      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055ae:	4b41      	ldr	r3, [pc, #260]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80055b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0ef      	beq.n	800559c <HAL_RCC_OscConfig+0x3ec>
 80055bc:	e01b      	b.n	80055f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055be:	4b3d      	ldr	r3, [pc, #244]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80055c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055c4:	4a3b      	ldr	r2, [pc, #236]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80055c6:	f023 0301 	bic.w	r3, r3, #1
 80055ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ce:	f7fd fa93 	bl	8002af8 <HAL_GetTick>
 80055d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055d4:	e008      	b.n	80055e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055d6:	f7fd fa8f 	bl	8002af8 <HAL_GetTick>
 80055da:	4602      	mov	r2, r0
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	1ad3      	subs	r3, r2, r3
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d901      	bls.n	80055e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e1f5      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055e8:	4b32      	ldr	r3, [pc, #200]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80055ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055ee:	f003 0302 	and.w	r3, r3, #2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1ef      	bne.n	80055d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0304 	and.w	r3, r3, #4
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 80a6 	beq.w	8005750 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005604:	2300      	movs	r3, #0
 8005606:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005608:	4b2a      	ldr	r3, [pc, #168]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800560a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800560c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d10d      	bne.n	8005630 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005614:	4b27      	ldr	r3, [pc, #156]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005618:	4a26      	ldr	r2, [pc, #152]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800561a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800561e:	6593      	str	r3, [r2, #88]	; 0x58
 8005620:	4b24      	ldr	r3, [pc, #144]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800562c:	2301      	movs	r3, #1
 800562e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005630:	4b21      	ldr	r3, [pc, #132]	; (80056b8 <HAL_RCC_OscConfig+0x508>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005638:	2b00      	cmp	r3, #0
 800563a:	d118      	bne.n	800566e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800563c:	4b1e      	ldr	r3, [pc, #120]	; (80056b8 <HAL_RCC_OscConfig+0x508>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <HAL_RCC_OscConfig+0x508>)
 8005642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005646:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005648:	f7fd fa56 	bl	8002af8 <HAL_GetTick>
 800564c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800564e:	e008      	b.n	8005662 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005650:	f7fd fa52 	bl	8002af8 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b02      	cmp	r3, #2
 800565c:	d901      	bls.n	8005662 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e1b8      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005662:	4b15      	ldr	r3, [pc, #84]	; (80056b8 <HAL_RCC_OscConfig+0x508>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800566a:	2b00      	cmp	r3, #0
 800566c:	d0f0      	beq.n	8005650 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d108      	bne.n	8005688 <HAL_RCC_OscConfig+0x4d8>
 8005676:	4b0f      	ldr	r3, [pc, #60]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800567c:	4a0d      	ldr	r2, [pc, #52]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 800567e:	f043 0301 	orr.w	r3, r3, #1
 8005682:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005686:	e029      	b.n	80056dc <HAL_RCC_OscConfig+0x52c>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	2b05      	cmp	r3, #5
 800568e:	d115      	bne.n	80056bc <HAL_RCC_OscConfig+0x50c>
 8005690:	4b08      	ldr	r3, [pc, #32]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005696:	4a07      	ldr	r2, [pc, #28]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 8005698:	f043 0304 	orr.w	r3, r3, #4
 800569c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80056a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a6:	4a03      	ldr	r2, [pc, #12]	; (80056b4 <HAL_RCC_OscConfig+0x504>)
 80056a8:	f043 0301 	orr.w	r3, r3, #1
 80056ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056b0:	e014      	b.n	80056dc <HAL_RCC_OscConfig+0x52c>
 80056b2:	bf00      	nop
 80056b4:	40021000 	.word	0x40021000
 80056b8:	40007000 	.word	0x40007000
 80056bc:	4b9d      	ldr	r3, [pc, #628]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80056be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056c2:	4a9c      	ldr	r2, [pc, #624]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80056c4:	f023 0301 	bic.w	r3, r3, #1
 80056c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056cc:	4b99      	ldr	r3, [pc, #612]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80056ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d2:	4a98      	ldr	r2, [pc, #608]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80056d4:	f023 0304 	bic.w	r3, r3, #4
 80056d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d016      	beq.n	8005712 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056e4:	f7fd fa08 	bl	8002af8 <HAL_GetTick>
 80056e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ea:	e00a      	b.n	8005702 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ec:	f7fd fa04 	bl	8002af8 <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e168      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005702:	4b8c      	ldr	r3, [pc, #560]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005708:	f003 0302 	and.w	r3, r3, #2
 800570c:	2b00      	cmp	r3, #0
 800570e:	d0ed      	beq.n	80056ec <HAL_RCC_OscConfig+0x53c>
 8005710:	e015      	b.n	800573e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005712:	f7fd f9f1 	bl	8002af8 <HAL_GetTick>
 8005716:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005718:	e00a      	b.n	8005730 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800571a:	f7fd f9ed 	bl	8002af8 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	f241 3288 	movw	r2, #5000	; 0x1388
 8005728:	4293      	cmp	r3, r2
 800572a:	d901      	bls.n	8005730 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e151      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005730:	4b80      	ldr	r3, [pc, #512]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1ed      	bne.n	800571a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800573e:	7ffb      	ldrb	r3, [r7, #31]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d105      	bne.n	8005750 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005744:	4b7b      	ldr	r3, [pc, #492]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005748:	4a7a      	ldr	r2, [pc, #488]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 800574a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800574e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0320 	and.w	r3, r3, #32
 8005758:	2b00      	cmp	r3, #0
 800575a:	d03c      	beq.n	80057d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	2b00      	cmp	r3, #0
 8005762:	d01c      	beq.n	800579e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005764:	4b73      	ldr	r3, [pc, #460]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005766:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800576a:	4a72      	ldr	r2, [pc, #456]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 800576c:	f043 0301 	orr.w	r3, r3, #1
 8005770:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005774:	f7fd f9c0 	bl	8002af8 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800577c:	f7fd f9bc 	bl	8002af8 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e122      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800578e:	4b69      	ldr	r3, [pc, #420]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005790:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d0ef      	beq.n	800577c <HAL_RCC_OscConfig+0x5cc>
 800579c:	e01b      	b.n	80057d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800579e:	4b65      	ldr	r3, [pc, #404]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80057a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057a4:	4a63      	ldr	r2, [pc, #396]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80057a6:	f023 0301 	bic.w	r3, r3, #1
 80057aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ae:	f7fd f9a3 	bl	8002af8 <HAL_GetTick>
 80057b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057b4:	e008      	b.n	80057c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057b6:	f7fd f99f 	bl	8002af8 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d901      	bls.n	80057c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e105      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057c8:	4b5a      	ldr	r3, [pc, #360]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80057ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1ef      	bne.n	80057b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 80f9 	beq.w	80059d2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	f040 80cf 	bne.w	8005988 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80057ea:	4b52      	ldr	r3, [pc, #328]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f003 0203 	and.w	r2, r3, #3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d12c      	bne.n	8005858 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005808:	3b01      	subs	r3, #1
 800580a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800580c:	429a      	cmp	r2, r3
 800580e:	d123      	bne.n	8005858 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800581a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800581c:	429a      	cmp	r2, r3
 800581e:	d11b      	bne.n	8005858 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800582c:	429a      	cmp	r2, r3
 800582e:	d113      	bne.n	8005858 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800583a:	085b      	lsrs	r3, r3, #1
 800583c:	3b01      	subs	r3, #1
 800583e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005840:	429a      	cmp	r2, r3
 8005842:	d109      	bne.n	8005858 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584e:	085b      	lsrs	r3, r3, #1
 8005850:	3b01      	subs	r3, #1
 8005852:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005854:	429a      	cmp	r2, r3
 8005856:	d071      	beq.n	800593c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	2b0c      	cmp	r3, #12
 800585c:	d068      	beq.n	8005930 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800585e:	4b35      	ldr	r3, [pc, #212]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d105      	bne.n	8005876 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800586a:	4b32      	ldr	r3, [pc, #200]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d001      	beq.n	800587a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e0ac      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800587a:	4b2e      	ldr	r3, [pc, #184]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a2d      	ldr	r2, [pc, #180]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005880:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005884:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005886:	f7fd f937 	bl	8002af8 <HAL_GetTick>
 800588a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800588c:	e008      	b.n	80058a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800588e:	f7fd f933 	bl	8002af8 <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	2b02      	cmp	r3, #2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e099      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058a0:	4b24      	ldr	r3, [pc, #144]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1f0      	bne.n	800588e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80058ac:	4b21      	ldr	r3, [pc, #132]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	4b21      	ldr	r3, [pc, #132]	; (8005938 <HAL_RCC_OscConfig+0x788>)
 80058b2:	4013      	ands	r3, r2
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80058bc:	3a01      	subs	r2, #1
 80058be:	0112      	lsls	r2, r2, #4
 80058c0:	4311      	orrs	r1, r2
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80058c6:	0212      	lsls	r2, r2, #8
 80058c8:	4311      	orrs	r1, r2
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80058ce:	0852      	lsrs	r2, r2, #1
 80058d0:	3a01      	subs	r2, #1
 80058d2:	0552      	lsls	r2, r2, #21
 80058d4:	4311      	orrs	r1, r2
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80058da:	0852      	lsrs	r2, r2, #1
 80058dc:	3a01      	subs	r2, #1
 80058de:	0652      	lsls	r2, r2, #25
 80058e0:	4311      	orrs	r1, r2
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058e6:	06d2      	lsls	r2, r2, #27
 80058e8:	430a      	orrs	r2, r1
 80058ea:	4912      	ldr	r1, [pc, #72]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80058f0:	4b10      	ldr	r3, [pc, #64]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a0f      	ldr	r2, [pc, #60]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80058f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058fc:	4b0d      	ldr	r3, [pc, #52]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	4a0c      	ldr	r2, [pc, #48]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005902:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005906:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005908:	f7fd f8f6 	bl	8002af8 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005910:	f7fd f8f2 	bl	8002af8 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e058      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005922:	4b04      	ldr	r3, [pc, #16]	; (8005934 <HAL_RCC_OscConfig+0x784>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0f0      	beq.n	8005910 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800592e:	e050      	b.n	80059d2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e04f      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
 8005934:	40021000 	.word	0x40021000
 8005938:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800593c:	4b27      	ldr	r3, [pc, #156]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d144      	bne.n	80059d2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005948:	4b24      	ldr	r3, [pc, #144]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a23      	ldr	r2, [pc, #140]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 800594e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005952:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005954:	4b21      	ldr	r3, [pc, #132]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	4a20      	ldr	r2, [pc, #128]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 800595a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800595e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005960:	f7fd f8ca 	bl	8002af8 <HAL_GetTick>
 8005964:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005966:	e008      	b.n	800597a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005968:	f7fd f8c6 	bl	8002af8 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b02      	cmp	r3, #2
 8005974:	d901      	bls.n	800597a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e02c      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800597a:	4b18      	ldr	r3, [pc, #96]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0f0      	beq.n	8005968 <HAL_RCC_OscConfig+0x7b8>
 8005986:	e024      	b.n	80059d2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	2b0c      	cmp	r3, #12
 800598c:	d01f      	beq.n	80059ce <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800598e:	4b13      	ldr	r3, [pc, #76]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a12      	ldr	r2, [pc, #72]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 8005994:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800599a:	f7fd f8ad 	bl	8002af8 <HAL_GetTick>
 800599e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059a0:	e008      	b.n	80059b4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059a2:	f7fd f8a9 	bl	8002af8 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d901      	bls.n	80059b4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e00f      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80059b4:	4b09      	ldr	r3, [pc, #36]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1f0      	bne.n	80059a2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80059c0:	4b06      	ldr	r3, [pc, #24]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 80059c2:	68da      	ldr	r2, [r3, #12]
 80059c4:	4905      	ldr	r1, [pc, #20]	; (80059dc <HAL_RCC_OscConfig+0x82c>)
 80059c6:	4b06      	ldr	r3, [pc, #24]	; (80059e0 <HAL_RCC_OscConfig+0x830>)
 80059c8:	4013      	ands	r3, r2
 80059ca:	60cb      	str	r3, [r1, #12]
 80059cc:	e001      	b.n	80059d2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	e000      	b.n	80059d4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3720      	adds	r7, #32
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	40021000 	.word	0x40021000
 80059e0:	feeefffc 	.word	0xfeeefffc

080059e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b086      	sub	sp, #24
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059ee:	2300      	movs	r3, #0
 80059f0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e11d      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059fc:	4b90      	ldr	r3, [pc, #576]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 030f 	and.w	r3, r3, #15
 8005a04:	683a      	ldr	r2, [r7, #0]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d910      	bls.n	8005a2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a0a:	4b8d      	ldr	r3, [pc, #564]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f023 020f 	bic.w	r2, r3, #15
 8005a12:	498b      	ldr	r1, [pc, #556]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a1a:	4b89      	ldr	r3, [pc, #548]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 030f 	and.w	r3, r3, #15
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d001      	beq.n	8005a2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e105      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d010      	beq.n	8005a5a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	4b81      	ldr	r3, [pc, #516]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d908      	bls.n	8005a5a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a48:	4b7e      	ldr	r3, [pc, #504]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	497b      	ldr	r1, [pc, #492]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005a56:	4313      	orrs	r3, r2
 8005a58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d079      	beq.n	8005b5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	2b03      	cmp	r3, #3
 8005a6c:	d11e      	bne.n	8005aac <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a6e:	4b75      	ldr	r3, [pc, #468]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e0dc      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005a7e:	f000 fa09 	bl	8005e94 <RCC_GetSysClockFreqFromPLLSource>
 8005a82:	4603      	mov	r3, r0
 8005a84:	4a70      	ldr	r2, [pc, #448]	; (8005c48 <HAL_RCC_ClockConfig+0x264>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d946      	bls.n	8005b18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005a8a:	4b6e      	ldr	r3, [pc, #440]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d140      	bne.n	8005b18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a96:	4b6b      	ldr	r3, [pc, #428]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a9e:	4a69      	ldr	r2, [pc, #420]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005aa4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005aa6:	2380      	movs	r3, #128	; 0x80
 8005aa8:	617b      	str	r3, [r7, #20]
 8005aaa:	e035      	b.n	8005b18 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d107      	bne.n	8005ac4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ab4:	4b63      	ldr	r3, [pc, #396]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d115      	bne.n	8005aec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0b9      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d107      	bne.n	8005adc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005acc:	4b5d      	ldr	r3, [pc, #372]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d109      	bne.n	8005aec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e0ad      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005adc:	4b59      	ldr	r3, [pc, #356]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d101      	bne.n	8005aec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e0a5      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005aec:	f000 f8b4 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 8005af0:	4603      	mov	r3, r0
 8005af2:	4a55      	ldr	r2, [pc, #340]	; (8005c48 <HAL_RCC_ClockConfig+0x264>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d90f      	bls.n	8005b18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005af8:	4b52      	ldr	r3, [pc, #328]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d109      	bne.n	8005b18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b04:	4b4f      	ldr	r3, [pc, #316]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b0c:	4a4d      	ldr	r2, [pc, #308]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b12:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b14:	2380      	movs	r3, #128	; 0x80
 8005b16:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b18:	4b4a      	ldr	r3, [pc, #296]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f023 0203 	bic.w	r2, r3, #3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	4947      	ldr	r1, [pc, #284]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b2a:	f7fc ffe5 	bl	8002af8 <HAL_GetTick>
 8005b2e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b30:	e00a      	b.n	8005b48 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b32:	f7fc ffe1 	bl	8002af8 <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d901      	bls.n	8005b48 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e077      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b48:	4b3e      	ldr	r3, [pc, #248]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f003 020c 	and.w	r2, r3, #12
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d1eb      	bne.n	8005b32 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	2b80      	cmp	r3, #128	; 0x80
 8005b5e:	d105      	bne.n	8005b6c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b60:	4b38      	ldr	r3, [pc, #224]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	4a37      	ldr	r2, [pc, #220]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b6a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d010      	beq.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	4b31      	ldr	r3, [pc, #196]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d208      	bcs.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b88:	4b2e      	ldr	r3, [pc, #184]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	492b      	ldr	r1, [pc, #172]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b9a:	4b29      	ldr	r3, [pc, #164]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 030f 	and.w	r3, r3, #15
 8005ba2:	683a      	ldr	r2, [r7, #0]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d210      	bcs.n	8005bca <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba8:	4b25      	ldr	r3, [pc, #148]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f023 020f 	bic.w	r2, r3, #15
 8005bb0:	4923      	ldr	r1, [pc, #140]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bb8:	4b21      	ldr	r3, [pc, #132]	; (8005c40 <HAL_RCC_ClockConfig+0x25c>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 030f 	and.w	r3, r3, #15
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d001      	beq.n	8005bca <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e036      	b.n	8005c38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0304 	and.w	r3, r3, #4
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d008      	beq.n	8005be8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bd6:	4b1b      	ldr	r3, [pc, #108]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	4918      	ldr	r1, [pc, #96]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0308 	and.w	r3, r3, #8
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d009      	beq.n	8005c08 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bf4:	4b13      	ldr	r3, [pc, #76]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	4910      	ldr	r1, [pc, #64]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c08:	f000 f826 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	4b0d      	ldr	r3, [pc, #52]	; (8005c44 <HAL_RCC_ClockConfig+0x260>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	091b      	lsrs	r3, r3, #4
 8005c14:	f003 030f 	and.w	r3, r3, #15
 8005c18:	490c      	ldr	r1, [pc, #48]	; (8005c4c <HAL_RCC_ClockConfig+0x268>)
 8005c1a:	5ccb      	ldrb	r3, [r1, r3]
 8005c1c:	f003 031f 	and.w	r3, r3, #31
 8005c20:	fa22 f303 	lsr.w	r3, r2, r3
 8005c24:	4a0a      	ldr	r2, [pc, #40]	; (8005c50 <HAL_RCC_ClockConfig+0x26c>)
 8005c26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005c28:	4b0a      	ldr	r3, [pc, #40]	; (8005c54 <HAL_RCC_ClockConfig+0x270>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fc ff13 	bl	8002a58 <HAL_InitTick>
 8005c32:	4603      	mov	r3, r0
 8005c34:	73fb      	strb	r3, [r7, #15]

  return status;
 8005c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	40022000 	.word	0x40022000
 8005c44:	40021000 	.word	0x40021000
 8005c48:	04c4b400 	.word	0x04c4b400
 8005c4c:	0800bea4 	.word	0x0800bea4
 8005c50:	20000004 	.word	0x20000004
 8005c54:	20000008 	.word	0x20000008

08005c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b089      	sub	sp, #36	; 0x24
 8005c5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61fb      	str	r3, [r7, #28]
 8005c62:	2300      	movs	r3, #0
 8005c64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c66:	4b3e      	ldr	r3, [pc, #248]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f003 030c 	and.w	r3, r3, #12
 8005c6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c70:	4b3b      	ldr	r3, [pc, #236]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f003 0303 	and.w	r3, r3, #3
 8005c78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d005      	beq.n	8005c8c <HAL_RCC_GetSysClockFreq+0x34>
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	2b0c      	cmp	r3, #12
 8005c84:	d121      	bne.n	8005cca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d11e      	bne.n	8005cca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c8c:	4b34      	ldr	r3, [pc, #208]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 0308 	and.w	r3, r3, #8
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d107      	bne.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c98:	4b31      	ldr	r3, [pc, #196]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c9e:	0a1b      	lsrs	r3, r3, #8
 8005ca0:	f003 030f 	and.w	r3, r3, #15
 8005ca4:	61fb      	str	r3, [r7, #28]
 8005ca6:	e005      	b.n	8005cb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ca8:	4b2d      	ldr	r3, [pc, #180]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	091b      	lsrs	r3, r3, #4
 8005cae:	f003 030f 	and.w	r3, r3, #15
 8005cb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005cb4:	4a2b      	ldr	r2, [pc, #172]	; (8005d64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10d      	bne.n	8005ce0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cc8:	e00a      	b.n	8005ce0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	2b04      	cmp	r3, #4
 8005cce:	d102      	bne.n	8005cd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005cd0:	4b25      	ldr	r3, [pc, #148]	; (8005d68 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cd2:	61bb      	str	r3, [r7, #24]
 8005cd4:	e004      	b.n	8005ce0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d101      	bne.n	8005ce0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005cdc:	4b23      	ldr	r3, [pc, #140]	; (8005d6c <HAL_RCC_GetSysClockFreq+0x114>)
 8005cde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	2b0c      	cmp	r3, #12
 8005ce4:	d134      	bne.n	8005d50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ce6:	4b1e      	ldr	r3, [pc, #120]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d003      	beq.n	8005cfe <HAL_RCC_GetSysClockFreq+0xa6>
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2b03      	cmp	r3, #3
 8005cfa:	d003      	beq.n	8005d04 <HAL_RCC_GetSysClockFreq+0xac>
 8005cfc:	e005      	b.n	8005d0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cfe:	4b1a      	ldr	r3, [pc, #104]	; (8005d68 <HAL_RCC_GetSysClockFreq+0x110>)
 8005d00:	617b      	str	r3, [r7, #20]
      break;
 8005d02:	e005      	b.n	8005d10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005d04:	4b19      	ldr	r3, [pc, #100]	; (8005d6c <HAL_RCC_GetSysClockFreq+0x114>)
 8005d06:	617b      	str	r3, [r7, #20]
      break;
 8005d08:	e002      	b.n	8005d10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	617b      	str	r3, [r7, #20]
      break;
 8005d0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d10:	4b13      	ldr	r3, [pc, #76]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	091b      	lsrs	r3, r3, #4
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d1e:	4b10      	ldr	r3, [pc, #64]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	0a1b      	lsrs	r3, r3, #8
 8005d24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	fb03 f202 	mul.w	r2, r3, r2
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d36:	4b0a      	ldr	r3, [pc, #40]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	0e5b      	lsrs	r3, r3, #25
 8005d3c:	f003 0303 	and.w	r3, r3, #3
 8005d40:	3301      	adds	r3, #1
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d50:	69bb      	ldr	r3, [r7, #24]
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3724      	adds	r7, #36	; 0x24
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40021000 	.word	0x40021000
 8005d64:	0800bebc 	.word	0x0800bebc
 8005d68:	00f42400 	.word	0x00f42400
 8005d6c:	007a1200 	.word	0x007a1200

08005d70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d70:	b480      	push	{r7}
 8005d72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d74:	4b03      	ldr	r3, [pc, #12]	; (8005d84 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d76:	681b      	ldr	r3, [r3, #0]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	20000004 	.word	0x20000004

08005d88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d8c:	f7ff fff0 	bl	8005d70 <HAL_RCC_GetHCLKFreq>
 8005d90:	4602      	mov	r2, r0
 8005d92:	4b06      	ldr	r3, [pc, #24]	; (8005dac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	0a1b      	lsrs	r3, r3, #8
 8005d98:	f003 0307 	and.w	r3, r3, #7
 8005d9c:	4904      	ldr	r1, [pc, #16]	; (8005db0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d9e:	5ccb      	ldrb	r3, [r1, r3]
 8005da0:	f003 031f 	and.w	r3, r3, #31
 8005da4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	40021000 	.word	0x40021000
 8005db0:	0800beb4 	.word	0x0800beb4

08005db4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005db8:	f7ff ffda 	bl	8005d70 <HAL_RCC_GetHCLKFreq>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	4b06      	ldr	r3, [pc, #24]	; (8005dd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	0adb      	lsrs	r3, r3, #11
 8005dc4:	f003 0307 	and.w	r3, r3, #7
 8005dc8:	4904      	ldr	r1, [pc, #16]	; (8005ddc <HAL_RCC_GetPCLK2Freq+0x28>)
 8005dca:	5ccb      	ldrb	r3, [r1, r3]
 8005dcc:	f003 031f 	and.w	r3, r3, #31
 8005dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	40021000 	.word	0x40021000
 8005ddc:	0800beb4 	.word	0x0800beb4

08005de0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005de8:	2300      	movs	r3, #0
 8005dea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005dec:	4b27      	ldr	r3, [pc, #156]	; (8005e8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d003      	beq.n	8005e00 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005df8:	f7ff f906 	bl	8005008 <HAL_PWREx_GetVoltageRange>
 8005dfc:	6178      	str	r0, [r7, #20]
 8005dfe:	e014      	b.n	8005e2a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e00:	4b22      	ldr	r3, [pc, #136]	; (8005e8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e04:	4a21      	ldr	r2, [pc, #132]	; (8005e8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e0a:	6593      	str	r3, [r2, #88]	; 0x58
 8005e0c:	4b1f      	ldr	r3, [pc, #124]	; (8005e8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e14:	60fb      	str	r3, [r7, #12]
 8005e16:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005e18:	f7ff f8f6 	bl	8005008 <HAL_PWREx_GetVoltageRange>
 8005e1c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005e1e:	4b1b      	ldr	r3, [pc, #108]	; (8005e8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e22:	4a1a      	ldr	r2, [pc, #104]	; (8005e8c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e28:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e30:	d10b      	bne.n	8005e4a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b80      	cmp	r3, #128	; 0x80
 8005e36:	d913      	bls.n	8005e60 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2ba0      	cmp	r3, #160	; 0xa0
 8005e3c:	d902      	bls.n	8005e44 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e3e:	2302      	movs	r3, #2
 8005e40:	613b      	str	r3, [r7, #16]
 8005e42:	e00d      	b.n	8005e60 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e44:	2301      	movs	r3, #1
 8005e46:	613b      	str	r3, [r7, #16]
 8005e48:	e00a      	b.n	8005e60 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b7f      	cmp	r3, #127	; 0x7f
 8005e4e:	d902      	bls.n	8005e56 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005e50:	2302      	movs	r3, #2
 8005e52:	613b      	str	r3, [r7, #16]
 8005e54:	e004      	b.n	8005e60 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b70      	cmp	r3, #112	; 0x70
 8005e5a:	d101      	bne.n	8005e60 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e60:	4b0b      	ldr	r3, [pc, #44]	; (8005e90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f023 020f 	bic.w	r2, r3, #15
 8005e68:	4909      	ldr	r1, [pc, #36]	; (8005e90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e70:	4b07      	ldr	r3, [pc, #28]	; (8005e90 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d001      	beq.n	8005e82 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e000      	b.n	8005e84 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	40021000 	.word	0x40021000
 8005e90:	40022000 	.word	0x40022000

08005e94 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e9a:	4b2d      	ldr	r3, [pc, #180]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	f003 0303 	and.w	r3, r3, #3
 8005ea2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2b03      	cmp	r3, #3
 8005ea8:	d00b      	beq.n	8005ec2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2b03      	cmp	r3, #3
 8005eae:	d825      	bhi.n	8005efc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d008      	beq.n	8005ec8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d11f      	bne.n	8005efc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005ebc:	4b25      	ldr	r3, [pc, #148]	; (8005f54 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ebe:	613b      	str	r3, [r7, #16]
    break;
 8005ec0:	e01f      	b.n	8005f02 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005ec2:	4b25      	ldr	r3, [pc, #148]	; (8005f58 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005ec4:	613b      	str	r3, [r7, #16]
    break;
 8005ec6:	e01c      	b.n	8005f02 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ec8:	4b21      	ldr	r3, [pc, #132]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0308 	and.w	r3, r3, #8
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d107      	bne.n	8005ee4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ed4:	4b1e      	ldr	r3, [pc, #120]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005eda:	0a1b      	lsrs	r3, r3, #8
 8005edc:	f003 030f 	and.w	r3, r3, #15
 8005ee0:	617b      	str	r3, [r7, #20]
 8005ee2:	e005      	b.n	8005ef0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ee4:	4b1a      	ldr	r3, [pc, #104]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	091b      	lsrs	r3, r3, #4
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005ef0:	4a1a      	ldr	r2, [pc, #104]	; (8005f5c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef8:	613b      	str	r3, [r7, #16]
    break;
 8005efa:	e002      	b.n	8005f02 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005efc:	2300      	movs	r3, #0
 8005efe:	613b      	str	r3, [r7, #16]
    break;
 8005f00:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f02:	4b13      	ldr	r3, [pc, #76]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	091b      	lsrs	r3, r3, #4
 8005f08:	f003 030f 	and.w	r3, r3, #15
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f10:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	0a1b      	lsrs	r3, r3, #8
 8005f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	fb03 f202 	mul.w	r2, r3, r2
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f26:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f28:	4b09      	ldr	r3, [pc, #36]	; (8005f50 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	0e5b      	lsrs	r3, r3, #25
 8005f2e:	f003 0303 	and.w	r3, r3, #3
 8005f32:	3301      	adds	r3, #1
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f40:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005f42:	683b      	ldr	r3, [r7, #0]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	40021000 	.word	0x40021000
 8005f54:	00f42400 	.word	0x00f42400
 8005f58:	007a1200 	.word	0x007a1200
 8005f5c:	0800bebc 	.word	0x0800bebc

08005f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f68:	2300      	movs	r3, #0
 8005f6a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d040      	beq.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f80:	2b80      	cmp	r3, #128	; 0x80
 8005f82:	d02a      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f84:	2b80      	cmp	r3, #128	; 0x80
 8005f86:	d825      	bhi.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f88:	2b60      	cmp	r3, #96	; 0x60
 8005f8a:	d026      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f8c:	2b60      	cmp	r3, #96	; 0x60
 8005f8e:	d821      	bhi.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f90:	2b40      	cmp	r3, #64	; 0x40
 8005f92:	d006      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005f94:	2b40      	cmp	r3, #64	; 0x40
 8005f96:	d81d      	bhi.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d009      	beq.n	8005fb0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	d010      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005fa0:	e018      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005fa2:	4b89      	ldr	r3, [pc, #548]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	4a88      	ldr	r2, [pc, #544]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fac:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fae:	e015      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	3304      	adds	r3, #4
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 fb02 	bl	80065c0 <RCCEx_PLLSAI1_Config>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fc0:	e00c      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	3320      	adds	r3, #32
 8005fc6:	2100      	movs	r1, #0
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f000 fbed 	bl	80067a8 <RCCEx_PLLSAI2_Config>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005fd2:	e003      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	74fb      	strb	r3, [r7, #19]
      break;
 8005fd8:	e000      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005fda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fdc:	7cfb      	ldrb	r3, [r7, #19]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10b      	bne.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005fe2:	4b79      	ldr	r3, [pc, #484]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fe4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005fe8:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ff0:	4975      	ldr	r1, [pc, #468]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005ff8:	e001      	b.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ffa:	7cfb      	ldrb	r3, [r7, #19]
 8005ffc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d047      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006012:	d030      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006018:	d82a      	bhi.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800601a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800601e:	d02a      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006020:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006024:	d824      	bhi.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006026:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800602a:	d008      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800602c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006030:	d81e      	bhi.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00a      	beq.n	800604c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800603a:	d010      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800603c:	e018      	b.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800603e:	4b62      	ldr	r3, [pc, #392]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	4a61      	ldr	r2, [pc, #388]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006048:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800604a:	e015      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	3304      	adds	r3, #4
 8006050:	2100      	movs	r1, #0
 8006052:	4618      	mov	r0, r3
 8006054:	f000 fab4 	bl	80065c0 <RCCEx_PLLSAI1_Config>
 8006058:	4603      	mov	r3, r0
 800605a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800605c:	e00c      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	3320      	adds	r3, #32
 8006062:	2100      	movs	r1, #0
 8006064:	4618      	mov	r0, r3
 8006066:	f000 fb9f 	bl	80067a8 <RCCEx_PLLSAI2_Config>
 800606a:	4603      	mov	r3, r0
 800606c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800606e:	e003      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	74fb      	strb	r3, [r7, #19]
      break;
 8006074:	e000      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006076:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006078:	7cfb      	ldrb	r3, [r7, #19]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10b      	bne.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800607e:	4b52      	ldr	r3, [pc, #328]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006080:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006084:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800608c:	494e      	ldr	r1, [pc, #312]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800608e:	4313      	orrs	r3, r2
 8006090:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006094:	e001      	b.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006096:	7cfb      	ldrb	r3, [r7, #19]
 8006098:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f000 809f 	beq.w	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060a8:	2300      	movs	r3, #0
 80060aa:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80060ac:	4b46      	ldr	r3, [pc, #280]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d101      	bne.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80060b8:	2301      	movs	r3, #1
 80060ba:	e000      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80060bc:	2300      	movs	r3, #0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00d      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80060c2:	4b41      	ldr	r3, [pc, #260]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060c6:	4a40      	ldr	r2, [pc, #256]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060cc:	6593      	str	r3, [r2, #88]	; 0x58
 80060ce:	4b3e      	ldr	r3, [pc, #248]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060d6:	60bb      	str	r3, [r7, #8]
 80060d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060da:	2301      	movs	r3, #1
 80060dc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060de:	4b3b      	ldr	r3, [pc, #236]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a3a      	ldr	r2, [pc, #232]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060ea:	f7fc fd05 	bl	8002af8 <HAL_GetTick>
 80060ee:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060f0:	e009      	b.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060f2:	f7fc fd01 	bl	8002af8 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d902      	bls.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	74fb      	strb	r3, [r7, #19]
        break;
 8006104:	e005      	b.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006106:	4b31      	ldr	r3, [pc, #196]	; (80061cc <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800610e:	2b00      	cmp	r3, #0
 8006110:	d0ef      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006112:	7cfb      	ldrb	r3, [r7, #19]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d15b      	bne.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006118:	4b2b      	ldr	r3, [pc, #172]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800611a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800611e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006122:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d01f      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	429a      	cmp	r2, r3
 8006134:	d019      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006136:	4b24      	ldr	r3, [pc, #144]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800613c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006140:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006142:	4b21      	ldr	r3, [pc, #132]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006148:	4a1f      	ldr	r2, [pc, #124]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800614a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800614e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006152:	4b1d      	ldr	r3, [pc, #116]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006158:	4a1b      	ldr	r2, [pc, #108]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800615a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800615e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006162:	4a19      	ldr	r2, [pc, #100]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d016      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006174:	f7fc fcc0 	bl	8002af8 <HAL_GetTick>
 8006178:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800617a:	e00b      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800617c:	f7fc fcbc 	bl	8002af8 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	f241 3288 	movw	r2, #5000	; 0x1388
 800618a:	4293      	cmp	r3, r2
 800618c:	d902      	bls.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	74fb      	strb	r3, [r7, #19]
            break;
 8006192:	e006      	b.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006194:	4b0c      	ldr	r3, [pc, #48]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0ec      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80061a2:	7cfb      	ldrb	r3, [r7, #19]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10c      	bne.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061a8:	4b07      	ldr	r3, [pc, #28]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b8:	4903      	ldr	r1, [pc, #12]	; (80061c8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80061c0:	e008      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80061c2:	7cfb      	ldrb	r3, [r7, #19]
 80061c4:	74bb      	strb	r3, [r7, #18]
 80061c6:	e005      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80061c8:	40021000 	.word	0x40021000
 80061cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061d0:	7cfb      	ldrb	r3, [r7, #19]
 80061d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80061d4:	7c7b      	ldrb	r3, [r7, #17]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d105      	bne.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061da:	4ba0      	ldr	r3, [pc, #640]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061de:	4a9f      	ldr	r2, [pc, #636]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00a      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061f2:	4b9a      	ldr	r3, [pc, #616]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f8:	f023 0203 	bic.w	r2, r3, #3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006200:	4996      	ldr	r1, [pc, #600]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0302 	and.w	r3, r3, #2
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00a      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006214:	4b91      	ldr	r3, [pc, #580]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800621a:	f023 020c 	bic.w	r2, r3, #12
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006222:	498e      	ldr	r1, [pc, #568]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0304 	and.w	r3, r3, #4
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006236:	4b89      	ldr	r3, [pc, #548]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800623c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006244:	4985      	ldr	r1, [pc, #532]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006246:	4313      	orrs	r3, r2
 8006248:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0308 	and.w	r3, r3, #8
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00a      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006258:	4b80      	ldr	r3, [pc, #512]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800625a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800625e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006266:	497d      	ldr	r1, [pc, #500]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006268:	4313      	orrs	r3, r2
 800626a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0310 	and.w	r3, r3, #16
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00a      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800627a:	4b78      	ldr	r3, [pc, #480]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800627c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006280:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006288:	4974      	ldr	r1, [pc, #464]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800628a:	4313      	orrs	r3, r2
 800628c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00a      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800629c:	4b6f      	ldr	r3, [pc, #444]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800629e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062aa:	496c      	ldr	r1, [pc, #432]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d00a      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80062be:	4b67      	ldr	r3, [pc, #412]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062cc:	4963      	ldr	r1, [pc, #396]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00a      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80062e0:	4b5e      	ldr	r3, [pc, #376]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062ee:	495b      	ldr	r1, [pc, #364]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f0:	4313      	orrs	r3, r2
 80062f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00a      	beq.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006302:	4b56      	ldr	r3, [pc, #344]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006308:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006310:	4952      	ldr	r1, [pc, #328]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006312:	4313      	orrs	r3, r2
 8006314:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00a      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006324:	4b4d      	ldr	r3, [pc, #308]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006332:	494a      	ldr	r1, [pc, #296]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006334:	4313      	orrs	r3, r2
 8006336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00a      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006346:	4b45      	ldr	r3, [pc, #276]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006354:	4941      	ldr	r1, [pc, #260]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006356:	4313      	orrs	r3, r2
 8006358:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00a      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006368:	4b3c      	ldr	r3, [pc, #240]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800636a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800636e:	f023 0203 	bic.w	r2, r3, #3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006376:	4939      	ldr	r1, [pc, #228]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006378:	4313      	orrs	r3, r2
 800637a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d028      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800638a:	4b34      	ldr	r3, [pc, #208]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800638c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006390:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006398:	4930      	ldr	r1, [pc, #192]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800639a:	4313      	orrs	r3, r2
 800639c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063a8:	d106      	bne.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063aa:	4b2c      	ldr	r3, [pc, #176]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	4a2b      	ldr	r2, [pc, #172]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063b4:	60d3      	str	r3, [r2, #12]
 80063b6:	e011      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063c0:	d10c      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	3304      	adds	r3, #4
 80063c6:	2101      	movs	r1, #1
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 f8f9 	bl	80065c0 <RCCEx_PLLSAI1_Config>
 80063ce:	4603      	mov	r3, r0
 80063d0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80063d2:	7cfb      	ldrb	r3, [r7, #19]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80063d8:	7cfb      	ldrb	r3, [r7, #19]
 80063da:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d04d      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80063f0:	d108      	bne.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80063f2:	4b1a      	ldr	r3, [pc, #104]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80063f8:	4a18      	ldr	r2, [pc, #96]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80063fe:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006402:	e012      	b.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006404:	4b15      	ldr	r3, [pc, #84]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006406:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800640a:	4a14      	ldr	r2, [pc, #80]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800640c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006410:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006414:	4b11      	ldr	r3, [pc, #68]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800641a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006422:	490e      	ldr	r1, [pc, #56]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006424:	4313      	orrs	r3, r2
 8006426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800642e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006432:	d106      	bne.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006434:	4b09      	ldr	r3, [pc, #36]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	4a08      	ldr	r2, [pc, #32]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800643a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800643e:	60d3      	str	r3, [r2, #12]
 8006440:	e020      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006446:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800644a:	d109      	bne.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800644c:	4b03      	ldr	r3, [pc, #12]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	4a02      	ldr	r2, [pc, #8]	; (800645c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006452:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006456:	60d3      	str	r3, [r2, #12]
 8006458:	e014      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800645a:	bf00      	nop
 800645c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006464:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006468:	d10c      	bne.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	3304      	adds	r3, #4
 800646e:	2101      	movs	r1, #1
 8006470:	4618      	mov	r0, r3
 8006472:	f000 f8a5 	bl	80065c0 <RCCEx_PLLSAI1_Config>
 8006476:	4603      	mov	r3, r0
 8006478:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800647a:	7cfb      	ldrb	r3, [r7, #19]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d001      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006480:	7cfb      	ldrb	r3, [r7, #19]
 8006482:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d028      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006490:	4b4a      	ldr	r3, [pc, #296]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006496:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800649e:	4947      	ldr	r1, [pc, #284]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064ae:	d106      	bne.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064b0:	4b42      	ldr	r3, [pc, #264]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	4a41      	ldr	r2, [pc, #260]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064ba:	60d3      	str	r3, [r2, #12]
 80064bc:	e011      	b.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064c6:	d10c      	bne.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	3304      	adds	r3, #4
 80064cc:	2101      	movs	r1, #1
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 f876 	bl	80065c0 <RCCEx_PLLSAI1_Config>
 80064d4:	4603      	mov	r3, r0
 80064d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064d8:	7cfb      	ldrb	r3, [r7, #19]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d001      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80064de:	7cfb      	ldrb	r3, [r7, #19]
 80064e0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d01e      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064ee:	4b33      	ldr	r3, [pc, #204]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064fe:	492f      	ldr	r1, [pc, #188]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006500:	4313      	orrs	r3, r2
 8006502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800650c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006510:	d10c      	bne.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	3304      	adds	r3, #4
 8006516:	2102      	movs	r1, #2
 8006518:	4618      	mov	r0, r3
 800651a:	f000 f851 	bl	80065c0 <RCCEx_PLLSAI1_Config>
 800651e:	4603      	mov	r3, r0
 8006520:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006522:	7cfb      	ldrb	r3, [r7, #19]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d001      	beq.n	800652c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006528:	7cfb      	ldrb	r3, [r7, #19]
 800652a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00b      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006538:	4b20      	ldr	r3, [pc, #128]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800653a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800653e:	f023 0204 	bic.w	r2, r3, #4
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006548:	491c      	ldr	r1, [pc, #112]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800654a:	4313      	orrs	r3, r2
 800654c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00b      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800655c:	4b17      	ldr	r3, [pc, #92]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800655e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006562:	f023 0218 	bic.w	r2, r3, #24
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800656c:	4913      	ldr	r1, [pc, #76]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800656e:	4313      	orrs	r3, r2
 8006570:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800657c:	2b00      	cmp	r3, #0
 800657e:	d017      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006580:	4b0e      	ldr	r3, [pc, #56]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006582:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006586:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006590:	490a      	ldr	r1, [pc, #40]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006592:	4313      	orrs	r3, r2
 8006594:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800659e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065a2:	d105      	bne.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065a4:	4b05      	ldr	r3, [pc, #20]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	4a04      	ldr	r2, [pc, #16]	; (80065bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80065b0:	7cbb      	ldrb	r3, [r7, #18]
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3718      	adds	r7, #24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	40021000 	.word	0x40021000

080065c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80065ce:	4b72      	ldr	r3, [pc, #456]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	f003 0303 	and.w	r3, r3, #3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00e      	beq.n	80065f8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80065da:	4b6f      	ldr	r3, [pc, #444]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065dc:	68db      	ldr	r3, [r3, #12]
 80065de:	f003 0203 	and.w	r2, r3, #3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d103      	bne.n	80065f2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
       ||
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d142      	bne.n	8006678 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	73fb      	strb	r3, [r7, #15]
 80065f6:	e03f      	b.n	8006678 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	2b03      	cmp	r3, #3
 80065fe:	d018      	beq.n	8006632 <RCCEx_PLLSAI1_Config+0x72>
 8006600:	2b03      	cmp	r3, #3
 8006602:	d825      	bhi.n	8006650 <RCCEx_PLLSAI1_Config+0x90>
 8006604:	2b01      	cmp	r3, #1
 8006606:	d002      	beq.n	800660e <RCCEx_PLLSAI1_Config+0x4e>
 8006608:	2b02      	cmp	r3, #2
 800660a:	d009      	beq.n	8006620 <RCCEx_PLLSAI1_Config+0x60>
 800660c:	e020      	b.n	8006650 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800660e:	4b62      	ldr	r3, [pc, #392]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b00      	cmp	r3, #0
 8006618:	d11d      	bne.n	8006656 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800661e:	e01a      	b.n	8006656 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006620:	4b5d      	ldr	r3, [pc, #372]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006628:	2b00      	cmp	r3, #0
 800662a:	d116      	bne.n	800665a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006630:	e013      	b.n	800665a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006632:	4b59      	ldr	r3, [pc, #356]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10f      	bne.n	800665e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800663e:	4b56      	ldr	r3, [pc, #344]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d109      	bne.n	800665e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800664e:	e006      	b.n	800665e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	73fb      	strb	r3, [r7, #15]
      break;
 8006654:	e004      	b.n	8006660 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006656:	bf00      	nop
 8006658:	e002      	b.n	8006660 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800665a:	bf00      	nop
 800665c:	e000      	b.n	8006660 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800665e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006660:	7bfb      	ldrb	r3, [r7, #15]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d108      	bne.n	8006678 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006666:	4b4c      	ldr	r3, [pc, #304]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f023 0203 	bic.w	r2, r3, #3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4949      	ldr	r1, [pc, #292]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006674:	4313      	orrs	r3, r2
 8006676:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006678:	7bfb      	ldrb	r3, [r7, #15]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f040 8086 	bne.w	800678c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006680:	4b45      	ldr	r3, [pc, #276]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a44      	ldr	r2, [pc, #272]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006686:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800668a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800668c:	f7fc fa34 	bl	8002af8 <HAL_GetTick>
 8006690:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006692:	e009      	b.n	80066a8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006694:	f7fc fa30 	bl	8002af8 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d902      	bls.n	80066a8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	73fb      	strb	r3, [r7, #15]
        break;
 80066a6:	e005      	b.n	80066b4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80066a8:	4b3b      	ldr	r3, [pc, #236]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1ef      	bne.n	8006694 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d168      	bne.n	800678c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d113      	bne.n	80066e8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066c0:	4b35      	ldr	r3, [pc, #212]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066c2:	691a      	ldr	r2, [r3, #16]
 80066c4:	4b35      	ldr	r3, [pc, #212]	; (800679c <RCCEx_PLLSAI1_Config+0x1dc>)
 80066c6:	4013      	ands	r3, r2
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6892      	ldr	r2, [r2, #8]
 80066cc:	0211      	lsls	r1, r2, #8
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	68d2      	ldr	r2, [r2, #12]
 80066d2:	06d2      	lsls	r2, r2, #27
 80066d4:	4311      	orrs	r1, r2
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	6852      	ldr	r2, [r2, #4]
 80066da:	3a01      	subs	r2, #1
 80066dc:	0112      	lsls	r2, r2, #4
 80066de:	430a      	orrs	r2, r1
 80066e0:	492d      	ldr	r1, [pc, #180]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	610b      	str	r3, [r1, #16]
 80066e6:	e02d      	b.n	8006744 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d115      	bne.n	800671a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066ee:	4b2a      	ldr	r3, [pc, #168]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066f0:	691a      	ldr	r2, [r3, #16]
 80066f2:	4b2b      	ldr	r3, [pc, #172]	; (80067a0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	6892      	ldr	r2, [r2, #8]
 80066fa:	0211      	lsls	r1, r2, #8
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	6912      	ldr	r2, [r2, #16]
 8006700:	0852      	lsrs	r2, r2, #1
 8006702:	3a01      	subs	r2, #1
 8006704:	0552      	lsls	r2, r2, #21
 8006706:	4311      	orrs	r1, r2
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	6852      	ldr	r2, [r2, #4]
 800670c:	3a01      	subs	r2, #1
 800670e:	0112      	lsls	r2, r2, #4
 8006710:	430a      	orrs	r2, r1
 8006712:	4921      	ldr	r1, [pc, #132]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006714:	4313      	orrs	r3, r2
 8006716:	610b      	str	r3, [r1, #16]
 8006718:	e014      	b.n	8006744 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800671a:	4b1f      	ldr	r3, [pc, #124]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 800671c:	691a      	ldr	r2, [r3, #16]
 800671e:	4b21      	ldr	r3, [pc, #132]	; (80067a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006720:	4013      	ands	r3, r2
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	6892      	ldr	r2, [r2, #8]
 8006726:	0211      	lsls	r1, r2, #8
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	6952      	ldr	r2, [r2, #20]
 800672c:	0852      	lsrs	r2, r2, #1
 800672e:	3a01      	subs	r2, #1
 8006730:	0652      	lsls	r2, r2, #25
 8006732:	4311      	orrs	r1, r2
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	6852      	ldr	r2, [r2, #4]
 8006738:	3a01      	subs	r2, #1
 800673a:	0112      	lsls	r2, r2, #4
 800673c:	430a      	orrs	r2, r1
 800673e:	4916      	ldr	r1, [pc, #88]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006740:	4313      	orrs	r3, r2
 8006742:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006744:	4b14      	ldr	r3, [pc, #80]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a13      	ldr	r2, [pc, #76]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 800674a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800674e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006750:	f7fc f9d2 	bl	8002af8 <HAL_GetTick>
 8006754:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006756:	e009      	b.n	800676c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006758:	f7fc f9ce 	bl	8002af8 <HAL_GetTick>
 800675c:	4602      	mov	r2, r0
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	2b02      	cmp	r3, #2
 8006764:	d902      	bls.n	800676c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	73fb      	strb	r3, [r7, #15]
          break;
 800676a:	e005      	b.n	8006778 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800676c:	4b0a      	ldr	r3, [pc, #40]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006774:	2b00      	cmp	r3, #0
 8006776:	d0ef      	beq.n	8006758 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006778:	7bfb      	ldrb	r3, [r7, #15]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d106      	bne.n	800678c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800677e:	4b06      	ldr	r3, [pc, #24]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006780:	691a      	ldr	r2, [r3, #16]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	4904      	ldr	r1, [pc, #16]	; (8006798 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006788:	4313      	orrs	r3, r2
 800678a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800678c:	7bfb      	ldrb	r3, [r7, #15]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	40021000 	.word	0x40021000
 800679c:	07ff800f 	.word	0x07ff800f
 80067a0:	ff9f800f 	.word	0xff9f800f
 80067a4:	f9ff800f 	.word	0xf9ff800f

080067a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067b2:	2300      	movs	r3, #0
 80067b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80067b6:	4b72      	ldr	r3, [pc, #456]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	f003 0303 	and.w	r3, r3, #3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00e      	beq.n	80067e0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80067c2:	4b6f      	ldr	r3, [pc, #444]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	f003 0203 	and.w	r2, r3, #3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d103      	bne.n	80067da <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
       ||
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d142      	bne.n	8006860 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	73fb      	strb	r3, [r7, #15]
 80067de:	e03f      	b.n	8006860 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b03      	cmp	r3, #3
 80067e6:	d018      	beq.n	800681a <RCCEx_PLLSAI2_Config+0x72>
 80067e8:	2b03      	cmp	r3, #3
 80067ea:	d825      	bhi.n	8006838 <RCCEx_PLLSAI2_Config+0x90>
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d002      	beq.n	80067f6 <RCCEx_PLLSAI2_Config+0x4e>
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d009      	beq.n	8006808 <RCCEx_PLLSAI2_Config+0x60>
 80067f4:	e020      	b.n	8006838 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067f6:	4b62      	ldr	r3, [pc, #392]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d11d      	bne.n	800683e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006806:	e01a      	b.n	800683e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006808:	4b5d      	ldr	r3, [pc, #372]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006810:	2b00      	cmp	r3, #0
 8006812:	d116      	bne.n	8006842 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006818:	e013      	b.n	8006842 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800681a:	4b59      	ldr	r3, [pc, #356]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10f      	bne.n	8006846 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006826:	4b56      	ldr	r3, [pc, #344]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d109      	bne.n	8006846 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006836:	e006      	b.n	8006846 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	73fb      	strb	r3, [r7, #15]
      break;
 800683c:	e004      	b.n	8006848 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800683e:	bf00      	nop
 8006840:	e002      	b.n	8006848 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006842:	bf00      	nop
 8006844:	e000      	b.n	8006848 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006846:	bf00      	nop
    }

    if(status == HAL_OK)
 8006848:	7bfb      	ldrb	r3, [r7, #15]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d108      	bne.n	8006860 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800684e:	4b4c      	ldr	r3, [pc, #304]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f023 0203 	bic.w	r2, r3, #3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4949      	ldr	r1, [pc, #292]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 800685c:	4313      	orrs	r3, r2
 800685e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	2b00      	cmp	r3, #0
 8006864:	f040 8086 	bne.w	8006974 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006868:	4b45      	ldr	r3, [pc, #276]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a44      	ldr	r2, [pc, #272]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 800686e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006872:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006874:	f7fc f940 	bl	8002af8 <HAL_GetTick>
 8006878:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800687a:	e009      	b.n	8006890 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800687c:	f7fc f93c 	bl	8002af8 <HAL_GetTick>
 8006880:	4602      	mov	r2, r0
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	2b02      	cmp	r3, #2
 8006888:	d902      	bls.n	8006890 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	73fb      	strb	r3, [r7, #15]
        break;
 800688e:	e005      	b.n	800689c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006890:	4b3b      	ldr	r3, [pc, #236]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1ef      	bne.n	800687c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800689c:	7bfb      	ldrb	r3, [r7, #15]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d168      	bne.n	8006974 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d113      	bne.n	80068d0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068a8:	4b35      	ldr	r3, [pc, #212]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068aa:	695a      	ldr	r2, [r3, #20]
 80068ac:	4b35      	ldr	r3, [pc, #212]	; (8006984 <RCCEx_PLLSAI2_Config+0x1dc>)
 80068ae:	4013      	ands	r3, r2
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	6892      	ldr	r2, [r2, #8]
 80068b4:	0211      	lsls	r1, r2, #8
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	68d2      	ldr	r2, [r2, #12]
 80068ba:	06d2      	lsls	r2, r2, #27
 80068bc:	4311      	orrs	r1, r2
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	6852      	ldr	r2, [r2, #4]
 80068c2:	3a01      	subs	r2, #1
 80068c4:	0112      	lsls	r2, r2, #4
 80068c6:	430a      	orrs	r2, r1
 80068c8:	492d      	ldr	r1, [pc, #180]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	614b      	str	r3, [r1, #20]
 80068ce:	e02d      	b.n	800692c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d115      	bne.n	8006902 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068d6:	4b2a      	ldr	r3, [pc, #168]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068d8:	695a      	ldr	r2, [r3, #20]
 80068da:	4b2b      	ldr	r3, [pc, #172]	; (8006988 <RCCEx_PLLSAI2_Config+0x1e0>)
 80068dc:	4013      	ands	r3, r2
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	6892      	ldr	r2, [r2, #8]
 80068e2:	0211      	lsls	r1, r2, #8
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6912      	ldr	r2, [r2, #16]
 80068e8:	0852      	lsrs	r2, r2, #1
 80068ea:	3a01      	subs	r2, #1
 80068ec:	0552      	lsls	r2, r2, #21
 80068ee:	4311      	orrs	r1, r2
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	6852      	ldr	r2, [r2, #4]
 80068f4:	3a01      	subs	r2, #1
 80068f6:	0112      	lsls	r2, r2, #4
 80068f8:	430a      	orrs	r2, r1
 80068fa:	4921      	ldr	r1, [pc, #132]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	614b      	str	r3, [r1, #20]
 8006900:	e014      	b.n	800692c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006902:	4b1f      	ldr	r3, [pc, #124]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006904:	695a      	ldr	r2, [r3, #20]
 8006906:	4b21      	ldr	r3, [pc, #132]	; (800698c <RCCEx_PLLSAI2_Config+0x1e4>)
 8006908:	4013      	ands	r3, r2
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	6892      	ldr	r2, [r2, #8]
 800690e:	0211      	lsls	r1, r2, #8
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6952      	ldr	r2, [r2, #20]
 8006914:	0852      	lsrs	r2, r2, #1
 8006916:	3a01      	subs	r2, #1
 8006918:	0652      	lsls	r2, r2, #25
 800691a:	4311      	orrs	r1, r2
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	6852      	ldr	r2, [r2, #4]
 8006920:	3a01      	subs	r2, #1
 8006922:	0112      	lsls	r2, r2, #4
 8006924:	430a      	orrs	r2, r1
 8006926:	4916      	ldr	r1, [pc, #88]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006928:	4313      	orrs	r3, r2
 800692a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800692c:	4b14      	ldr	r3, [pc, #80]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a13      	ldr	r2, [pc, #76]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006936:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006938:	f7fc f8de 	bl	8002af8 <HAL_GetTick>
 800693c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800693e:	e009      	b.n	8006954 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006940:	f7fc f8da 	bl	8002af8 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b02      	cmp	r3, #2
 800694c:	d902      	bls.n	8006954 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	73fb      	strb	r3, [r7, #15]
          break;
 8006952:	e005      	b.n	8006960 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006954:	4b0a      	ldr	r3, [pc, #40]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d0ef      	beq.n	8006940 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006960:	7bfb      	ldrb	r3, [r7, #15]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d106      	bne.n	8006974 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006966:	4b06      	ldr	r3, [pc, #24]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006968:	695a      	ldr	r2, [r3, #20]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	4904      	ldr	r1, [pc, #16]	; (8006980 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006970:	4313      	orrs	r3, r2
 8006972:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006974:	7bfb      	ldrb	r3, [r7, #15]
}
 8006976:	4618      	mov	r0, r3
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	40021000 	.word	0x40021000
 8006984:	07ff800f 	.word	0x07ff800f
 8006988:	ff9f800f 	.word	0xff9f800f
 800698c:	f9ff800f 	.word	0xf9ff800f

08006990 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b084      	sub	sp, #16
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e095      	b.n	8006ace <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d108      	bne.n	80069bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069b2:	d009      	beq.n	80069c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	61da      	str	r2, [r3, #28]
 80069ba:	e005      	b.n	80069c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d106      	bne.n	80069e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f7fb fcba 	bl	800235c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	68db      	ldr	r3, [r3, #12]
 8006a04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a08:	d902      	bls.n	8006a10 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	e002      	b.n	8006a16 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006a10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006a1e:	d007      	beq.n	8006a30 <HAL_SPI_Init+0xa0>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a28:	d002      	beq.n	8006a30 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006a40:	431a      	orrs	r2, r3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	f003 0301 	and.w	r3, r3, #1
 8006a54:	431a      	orrs	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	69db      	ldr	r3, [r3, #28]
 8006a64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a1b      	ldr	r3, [r3, #32]
 8006a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a72:	ea42 0103 	orr.w	r1, r2, r3
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	0c1b      	lsrs	r3, r3, #16
 8006a8c:	f003 0204 	and.w	r2, r3, #4
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a94:	f003 0310 	and.w	r3, r3, #16
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a9e:	f003 0308 	and.w	r3, r3, #8
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006aac:	ea42 0103 	orr.w	r1, r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ad6:	b580      	push	{r7, lr}
 8006ad8:	b088      	sub	sp, #32
 8006ada:	af02      	add	r7, sp, #8
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	603b      	str	r3, [r7, #0]
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d002      	beq.n	8006afc <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006af6:	2302      	movs	r3, #2
 8006af8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006afa:	e11a      	b.n	8006d32 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b04:	d112      	bne.n	8006b2c <HAL_SPI_Receive+0x56>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10e      	bne.n	8006b2c <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2204      	movs	r2, #4
 8006b12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006b16:	88fa      	ldrh	r2, [r7, #6]
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	9300      	str	r3, [sp, #0]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	68b9      	ldr	r1, [r7, #8]
 8006b22:	68f8      	ldr	r0, [r7, #12]
 8006b24:	f000 f90e 	bl	8006d44 <HAL_SPI_TransmitReceive>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	e107      	b.n	8006d3c <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d101      	bne.n	8006b3a <HAL_SPI_Receive+0x64>
 8006b36:	2302      	movs	r3, #2
 8006b38:	e100      	b.n	8006d3c <HAL_SPI_Receive+0x266>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b42:	f7fb ffd9 	bl	8002af8 <HAL_GetTick>
 8006b46:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <HAL_SPI_Receive+0x7e>
 8006b4e:	88fb      	ldrh	r3, [r7, #6]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d102      	bne.n	8006b5a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b58:	e0eb      	b.n	8006d32 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2204      	movs	r2, #4
 8006b5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	68ba      	ldr	r2, [r7, #8]
 8006b6c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	88fa      	ldrh	r2, [r7, #6]
 8006b72:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	88fa      	ldrh	r2, [r7, #6]
 8006b7a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2200      	movs	r2, #0
 8006b82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006ba4:	d908      	bls.n	8006bb8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006bb4:	605a      	str	r2, [r3, #4]
 8006bb6:	e007      	b.n	8006bc8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	685a      	ldr	r2, [r3, #4]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006bc6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bd0:	d10f      	bne.n	8006bf2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006be0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006bf0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bfc:	2b40      	cmp	r3, #64	; 0x40
 8006bfe:	d007      	beq.n	8006c10 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c0e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c18:	d86f      	bhi.n	8006cfa <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006c1a:	e034      	b.n	8006c86 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d117      	bne.n	8006c5a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f103 020c 	add.w	r2, r3, #12
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c36:	7812      	ldrb	r2, [r2, #0]
 8006c38:	b2d2      	uxtb	r2, r2
 8006c3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	b29a      	uxth	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006c58:	e015      	b.n	8006c86 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c5a:	f7fb ff4d 	bl	8002af8 <HAL_GetTick>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	1ad3      	subs	r3, r2, r3
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d803      	bhi.n	8006c72 <HAL_SPI_Receive+0x19c>
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c70:	d102      	bne.n	8006c78 <HAL_SPI_Receive+0x1a2>
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d106      	bne.n	8006c86 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006c84:	e055      	b.n	8006d32 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1c4      	bne.n	8006c1c <HAL_SPI_Receive+0x146>
 8006c92:	e038      	b.n	8006d06 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d115      	bne.n	8006cce <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68da      	ldr	r2, [r3, #12]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cac:	b292      	uxth	r2, r2
 8006cae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb4:	1c9a      	adds	r2, r3, #2
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006ccc:	e015      	b.n	8006cfa <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cce:	f7fb ff13 	bl	8002af8 <HAL_GetTick>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	683a      	ldr	r2, [r7, #0]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d803      	bhi.n	8006ce6 <HAL_SPI_Receive+0x210>
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ce4:	d102      	bne.n	8006cec <HAL_SPI_Receive+0x216>
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d106      	bne.n	8006cfa <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006cf8:	e01b      	b.n	8006d32 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1c6      	bne.n	8006c94 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	6839      	ldr	r1, [r7, #0]
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f000 fb5a 	bl	80073c4 <SPI_EndRxTransaction>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d002      	beq.n	8006d1c <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d002      	beq.n	8006d2a <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	75fb      	strb	r3, [r7, #23]
 8006d28:	e003      	b.n	8006d32 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3718      	adds	r7, #24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b08a      	sub	sp, #40	; 0x28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
 8006d50:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006d52:	2301      	movs	r3, #1
 8006d54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006d56:	2300      	movs	r3, #0
 8006d58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_SPI_TransmitReceive+0x26>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e20a      	b.n	8007180 <HAL_SPI_TransmitReceive+0x43c>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d72:	f7fb fec1 	bl	8002af8 <HAL_GetTick>
 8006d76:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006d7e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006d86:	887b      	ldrh	r3, [r7, #2]
 8006d88:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006d8a:	887b      	ldrh	r3, [r7, #2]
 8006d8c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d8e:	7efb      	ldrb	r3, [r7, #27]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d00e      	beq.n	8006db2 <HAL_SPI_TransmitReceive+0x6e>
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d9a:	d106      	bne.n	8006daa <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d102      	bne.n	8006daa <HAL_SPI_TransmitReceive+0x66>
 8006da4:	7efb      	ldrb	r3, [r7, #27]
 8006da6:	2b04      	cmp	r3, #4
 8006da8:	d003      	beq.n	8006db2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006daa:	2302      	movs	r3, #2
 8006dac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006db0:	e1e0      	b.n	8007174 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d005      	beq.n	8006dc4 <HAL_SPI_TransmitReceive+0x80>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d002      	beq.n	8006dc4 <HAL_SPI_TransmitReceive+0x80>
 8006dbe:	887b      	ldrh	r3, [r7, #2]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d103      	bne.n	8006dcc <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006dca:	e1d3      	b.n	8007174 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b04      	cmp	r3, #4
 8006dd6:	d003      	beq.n	8006de0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2205      	movs	r2, #5
 8006ddc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	887a      	ldrh	r2, [r7, #2]
 8006df0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	887a      	ldrh	r2, [r7, #2]
 8006df8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	68ba      	ldr	r2, [r7, #8]
 8006e00:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	887a      	ldrh	r2, [r7, #2]
 8006e06:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	887a      	ldrh	r2, [r7, #2]
 8006e0c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2200      	movs	r2, #0
 8006e18:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006e22:	d802      	bhi.n	8006e2a <HAL_SPI_TransmitReceive+0xe6>
 8006e24:	8a3b      	ldrh	r3, [r7, #16]
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d908      	bls.n	8006e3c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e38:	605a      	str	r2, [r3, #4]
 8006e3a:	e007      	b.n	8006e4c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	685a      	ldr	r2, [r3, #4]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e4a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e56:	2b40      	cmp	r3, #64	; 0x40
 8006e58:	d007      	beq.n	8006e6a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006e72:	f240 8081 	bls.w	8006f78 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d002      	beq.n	8006e84 <HAL_SPI_TransmitReceive+0x140>
 8006e7e:	8a7b      	ldrh	r3, [r7, #18]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d16d      	bne.n	8006f60 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e88:	881a      	ldrh	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e94:	1c9a      	adds	r2, r3, #2
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	b29a      	uxth	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ea8:	e05a      	b.n	8006f60 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	f003 0302 	and.w	r3, r3, #2
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d11b      	bne.n	8006ef0 <HAL_SPI_TransmitReceive+0x1ac>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d016      	beq.n	8006ef0 <HAL_SPI_TransmitReceive+0x1ac>
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d113      	bne.n	8006ef0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ecc:	881a      	ldrh	r2, [r3, #0]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed8:	1c9a      	adds	r2, r3, #2
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	3b01      	subs	r3, #1
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006eec:	2300      	movs	r3, #0
 8006eee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d11c      	bne.n	8006f38 <HAL_SPI_TransmitReceive+0x1f4>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d016      	beq.n	8006f38 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68da      	ldr	r2, [r3, #12]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f14:	b292      	uxth	r2, r2
 8006f16:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f1c:	1c9a      	adds	r2, r3, #2
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f34:	2301      	movs	r3, #1
 8006f36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006f38:	f7fb fdde 	bl	8002af8 <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d80b      	bhi.n	8006f60 <HAL_SPI_TransmitReceive+0x21c>
 8006f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4e:	d007      	beq.n	8006f60 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006f5e:	e109      	b.n	8007174 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d19f      	bne.n	8006eaa <HAL_SPI_TransmitReceive+0x166>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d199      	bne.n	8006eaa <HAL_SPI_TransmitReceive+0x166>
 8006f76:	e0e3      	b.n	8007140 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d003      	beq.n	8006f88 <HAL_SPI_TransmitReceive+0x244>
 8006f80:	8a7b      	ldrh	r3, [r7, #18]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	f040 80cf 	bne.w	8007126 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d912      	bls.n	8006fb8 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f96:	881a      	ldrh	r2, [r3, #0]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa2:	1c9a      	adds	r2, r3, #2
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	3b02      	subs	r3, #2
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006fb6:	e0b6      	b.n	8007126 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	330c      	adds	r3, #12
 8006fc2:	7812      	ldrb	r2, [r2, #0]
 8006fc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fca:	1c5a      	adds	r2, r3, #1
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fde:	e0a2      	b.n	8007126 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f003 0302 	and.w	r3, r3, #2
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d134      	bne.n	8007058 <HAL_SPI_TransmitReceive+0x314>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d02f      	beq.n	8007058 <HAL_SPI_TransmitReceive+0x314>
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffa:	2b01      	cmp	r3, #1
 8006ffc:	d12c      	bne.n	8007058 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007002:	b29b      	uxth	r3, r3
 8007004:	2b01      	cmp	r3, #1
 8007006:	d912      	bls.n	800702e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700c:	881a      	ldrh	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007018:	1c9a      	adds	r2, r3, #2
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b02      	subs	r3, #2
 8007026:	b29a      	uxth	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800702c:	e012      	b.n	8007054 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	330c      	adds	r3, #12
 8007038:	7812      	ldrb	r2, [r2, #0]
 800703a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007040:	1c5a      	adds	r2, r3, #1
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800704a:	b29b      	uxth	r3, r3
 800704c:	3b01      	subs	r3, #1
 800704e:	b29a      	uxth	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007054:	2300      	movs	r3, #0
 8007056:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b01      	cmp	r3, #1
 8007064:	d148      	bne.n	80070f8 <HAL_SPI_TransmitReceive+0x3b4>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800706c:	b29b      	uxth	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d042      	beq.n	80070f8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007078:	b29b      	uxth	r3, r3
 800707a:	2b01      	cmp	r3, #1
 800707c:	d923      	bls.n	80070c6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68da      	ldr	r2, [r3, #12]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007088:	b292      	uxth	r2, r2
 800708a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007090:	1c9a      	adds	r2, r3, #2
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800709c:	b29b      	uxth	r3, r3
 800709e:	3b02      	subs	r3, #2
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d81f      	bhi.n	80070f4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80070c2:	605a      	str	r2, [r3, #4]
 80070c4:	e016      	b.n	80070f4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f103 020c 	add.w	r2, r3, #12
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d2:	7812      	ldrb	r2, [r2, #0]
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	3b01      	subs	r3, #1
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070f4:	2301      	movs	r3, #1
 80070f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80070f8:	f7fb fcfe 	bl	8002af8 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007104:	429a      	cmp	r2, r3
 8007106:	d803      	bhi.n	8007110 <HAL_SPI_TransmitReceive+0x3cc>
 8007108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800710e:	d102      	bne.n	8007116 <HAL_SPI_TransmitReceive+0x3d2>
 8007110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007112:	2b00      	cmp	r3, #0
 8007114:	d107      	bne.n	8007126 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007116:	2303      	movs	r3, #3
 8007118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8007124:	e026      	b.n	8007174 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800712a:	b29b      	uxth	r3, r3
 800712c:	2b00      	cmp	r3, #0
 800712e:	f47f af57 	bne.w	8006fe0 <HAL_SPI_TransmitReceive+0x29c>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007138:	b29b      	uxth	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	f47f af50 	bne.w	8006fe0 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007140:	69fa      	ldr	r2, [r7, #28]
 8007142:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f000 f995 	bl	8007474 <SPI_EndRxTxTransaction>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d005      	beq.n	800715c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2220      	movs	r2, #32
 800715a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007160:	2b00      	cmp	r3, #0
 8007162:	d003      	beq.n	800716c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800716a:	e003      	b.n	8007174 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800717c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007180:	4618      	mov	r0, r3
 8007182:	3728      	adds	r7, #40	; 0x28
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b088      	sub	sp, #32
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	603b      	str	r3, [r7, #0]
 8007194:	4613      	mov	r3, r2
 8007196:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007198:	f7fb fcae 	bl	8002af8 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a0:	1a9b      	subs	r3, r3, r2
 80071a2:	683a      	ldr	r2, [r7, #0]
 80071a4:	4413      	add	r3, r2
 80071a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80071a8:	f7fb fca6 	bl	8002af8 <HAL_GetTick>
 80071ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80071ae:	4b39      	ldr	r3, [pc, #228]	; (8007294 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	015b      	lsls	r3, r3, #5
 80071b4:	0d1b      	lsrs	r3, r3, #20
 80071b6:	69fa      	ldr	r2, [r7, #28]
 80071b8:	fb02 f303 	mul.w	r3, r2, r3
 80071bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071be:	e054      	b.n	800726a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c6:	d050      	beq.n	800726a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071c8:	f7fb fc96 	bl	8002af8 <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	69bb      	ldr	r3, [r7, #24]
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	69fa      	ldr	r2, [r7, #28]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d902      	bls.n	80071de <SPI_WaitFlagStateUntilTimeout+0x56>
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d13d      	bne.n	800725a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80071ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071f6:	d111      	bne.n	800721c <SPI_WaitFlagStateUntilTimeout+0x94>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007200:	d004      	beq.n	800720c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800720a:	d107      	bne.n	800721c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800721a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007224:	d10f      	bne.n	8007246 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007244:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2201      	movs	r2, #1
 800724a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2200      	movs	r2, #0
 8007252:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007256:	2303      	movs	r3, #3
 8007258:	e017      	b.n	800728a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d101      	bne.n	8007264 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	3b01      	subs	r3, #1
 8007268:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	4013      	ands	r3, r2
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	429a      	cmp	r2, r3
 8007278:	bf0c      	ite	eq
 800727a:	2301      	moveq	r3, #1
 800727c:	2300      	movne	r3, #0
 800727e:	b2db      	uxtb	r3, r3
 8007280:	461a      	mov	r2, r3
 8007282:	79fb      	ldrb	r3, [r7, #7]
 8007284:	429a      	cmp	r2, r3
 8007286:	d19b      	bne.n	80071c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3720      	adds	r7, #32
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	20000004 	.word	0x20000004

08007298 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b08a      	sub	sp, #40	; 0x28
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]
 80072a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80072a6:	2300      	movs	r3, #0
 80072a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80072aa:	f7fb fc25 	bl	8002af8 <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b2:	1a9b      	subs	r3, r3, r2
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	4413      	add	r3, r2
 80072b8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80072ba:	f7fb fc1d 	bl	8002af8 <HAL_GetTick>
 80072be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	330c      	adds	r3, #12
 80072c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80072c8:	4b3d      	ldr	r3, [pc, #244]	; (80073c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	4613      	mov	r3, r2
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	00da      	lsls	r2, r3, #3
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	0d1b      	lsrs	r3, r3, #20
 80072d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072da:	fb02 f303 	mul.w	r3, r2, r3
 80072de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80072e0:	e060      	b.n	80073a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80072e8:	d107      	bne.n	80072fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d104      	bne.n	80072fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80072f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007300:	d050      	beq.n	80073a4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007302:	f7fb fbf9 	bl	8002af8 <HAL_GetTick>
 8007306:	4602      	mov	r2, r0
 8007308:	6a3b      	ldr	r3, [r7, #32]
 800730a:	1ad3      	subs	r3, r2, r3
 800730c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800730e:	429a      	cmp	r2, r3
 8007310:	d902      	bls.n	8007318 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007314:	2b00      	cmp	r3, #0
 8007316:	d13d      	bne.n	8007394 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007326:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007330:	d111      	bne.n	8007356 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800733a:	d004      	beq.n	8007346 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007344:	d107      	bne.n	8007356 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007354:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800735e:	d10f      	bne.n	8007380 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800736e:	601a      	str	r2, [r3, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800737e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e010      	b.n	80073b6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d101      	bne.n	800739e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800739a:	2300      	movs	r3, #0
 800739c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800739e:	69bb      	ldr	r3, [r7, #24]
 80073a0:	3b01      	subs	r3, #1
 80073a2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	689a      	ldr	r2, [r3, #8]
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	4013      	ands	r3, r2
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d196      	bne.n	80072e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3728      	adds	r7, #40	; 0x28
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	20000004 	.word	0x20000004

080073c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af02      	add	r7, sp, #8
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073d8:	d111      	bne.n	80073fe <SPI_EndRxTransaction+0x3a>
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073e2:	d004      	beq.n	80073ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073ec:	d107      	bne.n	80073fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073fc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	9300      	str	r3, [sp, #0]
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	2200      	movs	r2, #0
 8007406:	2180      	movs	r1, #128	; 0x80
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f7ff febd 	bl	8007188 <SPI_WaitFlagStateUntilTimeout>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d007      	beq.n	8007424 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007418:	f043 0220 	orr.w	r2, r3, #32
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e023      	b.n	800746c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800742c:	d11d      	bne.n	800746a <SPI_EndRxTransaction+0xa6>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007436:	d004      	beq.n	8007442 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007440:	d113      	bne.n	800746a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2200      	movs	r2, #0
 800744a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f7ff ff22 	bl	8007298 <SPI_WaitFifoStateUntilTimeout>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d007      	beq.n	800746a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800745e:	f043 0220 	orr.w	r2, r3, #32
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e000      	b.n	800746c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b086      	sub	sp, #24
 8007478:	af02      	add	r7, sp, #8
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	9300      	str	r3, [sp, #0]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	2200      	movs	r2, #0
 8007488:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f7ff ff03 	bl	8007298 <SPI_WaitFifoStateUntilTimeout>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d007      	beq.n	80074a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800749c:	f043 0220 	orr.w	r2, r3, #32
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e027      	b.n	80074f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	9300      	str	r3, [sp, #0]
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	2200      	movs	r2, #0
 80074b0:	2180      	movs	r1, #128	; 0x80
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f7ff fe68 	bl	8007188 <SPI_WaitFlagStateUntilTimeout>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d007      	beq.n	80074ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074c2:	f043 0220 	orr.w	r2, r3, #32
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80074ca:	2303      	movs	r3, #3
 80074cc:	e014      	b.n	80074f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	9300      	str	r3, [sp, #0]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80074da:	68f8      	ldr	r0, [r7, #12]
 80074dc:	f7ff fedc 	bl	8007298 <SPI_WaitFifoStateUntilTimeout>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d007      	beq.n	80074f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ea:	f043 0220 	orr.w	r2, r3, #32
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e000      	b.n	80074f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3710      	adds	r7, #16
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b082      	sub	sp, #8
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e049      	b.n	80075a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007518:	b2db      	uxtb	r3, r3
 800751a:	2b00      	cmp	r3, #0
 800751c:	d106      	bne.n	800752c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2200      	movs	r2, #0
 8007522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f7fa ff9c 	bl	8002464 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2202      	movs	r2, #2
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	3304      	adds	r3, #4
 800753c:	4619      	mov	r1, r3
 800753e:	4610      	mov	r0, r2
 8007540:	f000 fce2 	bl	8007f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d001      	beq.n	80075c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e04f      	b.n	8007668 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2202      	movs	r2, #2
 80075cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68da      	ldr	r2, [r3, #12]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f042 0201 	orr.w	r2, r2, #1
 80075de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a23      	ldr	r2, [pc, #140]	; (8007674 <HAL_TIM_Base_Start_IT+0xc4>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d01d      	beq.n	8007626 <HAL_TIM_Base_Start_IT+0x76>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075f2:	d018      	beq.n	8007626 <HAL_TIM_Base_Start_IT+0x76>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a1f      	ldr	r2, [pc, #124]	; (8007678 <HAL_TIM_Base_Start_IT+0xc8>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d013      	beq.n	8007626 <HAL_TIM_Base_Start_IT+0x76>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a1e      	ldr	r2, [pc, #120]	; (800767c <HAL_TIM_Base_Start_IT+0xcc>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d00e      	beq.n	8007626 <HAL_TIM_Base_Start_IT+0x76>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a1c      	ldr	r2, [pc, #112]	; (8007680 <HAL_TIM_Base_Start_IT+0xd0>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d009      	beq.n	8007626 <HAL_TIM_Base_Start_IT+0x76>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a1b      	ldr	r2, [pc, #108]	; (8007684 <HAL_TIM_Base_Start_IT+0xd4>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d004      	beq.n	8007626 <HAL_TIM_Base_Start_IT+0x76>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a19      	ldr	r2, [pc, #100]	; (8007688 <HAL_TIM_Base_Start_IT+0xd8>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d115      	bne.n	8007652 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	689a      	ldr	r2, [r3, #8]
 800762c:	4b17      	ldr	r3, [pc, #92]	; (800768c <HAL_TIM_Base_Start_IT+0xdc>)
 800762e:	4013      	ands	r3, r2
 8007630:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2b06      	cmp	r3, #6
 8007636:	d015      	beq.n	8007664 <HAL_TIM_Base_Start_IT+0xb4>
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800763e:	d011      	beq.n	8007664 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f042 0201 	orr.w	r2, r2, #1
 800764e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007650:	e008      	b.n	8007664 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f042 0201 	orr.w	r2, r2, #1
 8007660:	601a      	str	r2, [r3, #0]
 8007662:	e000      	b.n	8007666 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007664:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	40012c00 	.word	0x40012c00
 8007678:	40000400 	.word	0x40000400
 800767c:	40000800 	.word	0x40000800
 8007680:	40000c00 	.word	0x40000c00
 8007684:	40013400 	.word	0x40013400
 8007688:	40014000 	.word	0x40014000
 800768c:	00010007 	.word	0x00010007

08007690 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e049      	b.n	8007736 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d106      	bne.n	80076bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f841 	bl	800773e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	3304      	adds	r3, #4
 80076cc:	4619      	mov	r1, r3
 80076ce:	4610      	mov	r0, r2
 80076d0:	f000 fc1a 	bl	8007f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2201      	movs	r2, #1
 8007728:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800773e:	b480      	push	{r7}
 8007740:	b083      	sub	sp, #12
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007746:	bf00      	nop
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
	...

08007754 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800775e:	2300      	movs	r3, #0
 8007760:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d104      	bne.n	8007772 <HAL_TIM_IC_Start_IT+0x1e>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800776e:	b2db      	uxtb	r3, r3
 8007770:	e023      	b.n	80077ba <HAL_TIM_IC_Start_IT+0x66>
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	2b04      	cmp	r3, #4
 8007776:	d104      	bne.n	8007782 <HAL_TIM_IC_Start_IT+0x2e>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800777e:	b2db      	uxtb	r3, r3
 8007780:	e01b      	b.n	80077ba <HAL_TIM_IC_Start_IT+0x66>
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b08      	cmp	r3, #8
 8007786:	d104      	bne.n	8007792 <HAL_TIM_IC_Start_IT+0x3e>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800778e:	b2db      	uxtb	r3, r3
 8007790:	e013      	b.n	80077ba <HAL_TIM_IC_Start_IT+0x66>
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b0c      	cmp	r3, #12
 8007796:	d104      	bne.n	80077a2 <HAL_TIM_IC_Start_IT+0x4e>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	e00b      	b.n	80077ba <HAL_TIM_IC_Start_IT+0x66>
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	2b10      	cmp	r3, #16
 80077a6:	d104      	bne.n	80077b2 <HAL_TIM_IC_Start_IT+0x5e>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80077ae:	b2db      	uxtb	r3, r3
 80077b0:	e003      	b.n	80077ba <HAL_TIM_IC_Start_IT+0x66>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d104      	bne.n	80077cc <HAL_TIM_IC_Start_IT+0x78>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	e013      	b.n	80077f4 <HAL_TIM_IC_Start_IT+0xa0>
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	d104      	bne.n	80077dc <HAL_TIM_IC_Start_IT+0x88>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	e00b      	b.n	80077f4 <HAL_TIM_IC_Start_IT+0xa0>
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	2b08      	cmp	r3, #8
 80077e0:	d104      	bne.n	80077ec <HAL_TIM_IC_Start_IT+0x98>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	e003      	b.n	80077f4 <HAL_TIM_IC_Start_IT+0xa0>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80077f6:	7bbb      	ldrb	r3, [r7, #14]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d102      	bne.n	8007802 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80077fc:	7b7b      	ldrb	r3, [r7, #13]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d001      	beq.n	8007806 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e0dd      	b.n	80079c2 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d104      	bne.n	8007816 <HAL_TIM_IC_Start_IT+0xc2>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2202      	movs	r2, #2
 8007810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007814:	e023      	b.n	800785e <HAL_TIM_IC_Start_IT+0x10a>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	2b04      	cmp	r3, #4
 800781a:	d104      	bne.n	8007826 <HAL_TIM_IC_Start_IT+0xd2>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2202      	movs	r2, #2
 8007820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007824:	e01b      	b.n	800785e <HAL_TIM_IC_Start_IT+0x10a>
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	2b08      	cmp	r3, #8
 800782a:	d104      	bne.n	8007836 <HAL_TIM_IC_Start_IT+0xe2>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007834:	e013      	b.n	800785e <HAL_TIM_IC_Start_IT+0x10a>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b0c      	cmp	r3, #12
 800783a:	d104      	bne.n	8007846 <HAL_TIM_IC_Start_IT+0xf2>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2202      	movs	r2, #2
 8007840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007844:	e00b      	b.n	800785e <HAL_TIM_IC_Start_IT+0x10a>
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b10      	cmp	r3, #16
 800784a:	d104      	bne.n	8007856 <HAL_TIM_IC_Start_IT+0x102>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007854:	e003      	b.n	800785e <HAL_TIM_IC_Start_IT+0x10a>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2202      	movs	r2, #2
 800785a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d104      	bne.n	800786e <HAL_TIM_IC_Start_IT+0x11a>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2202      	movs	r2, #2
 8007868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800786c:	e013      	b.n	8007896 <HAL_TIM_IC_Start_IT+0x142>
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b04      	cmp	r3, #4
 8007872:	d104      	bne.n	800787e <HAL_TIM_IC_Start_IT+0x12a>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800787c:	e00b      	b.n	8007896 <HAL_TIM_IC_Start_IT+0x142>
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	2b08      	cmp	r3, #8
 8007882:	d104      	bne.n	800788e <HAL_TIM_IC_Start_IT+0x13a>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800788c:	e003      	b.n	8007896 <HAL_TIM_IC_Start_IT+0x142>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2202      	movs	r2, #2
 8007892:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	2b0c      	cmp	r3, #12
 800789a:	d841      	bhi.n	8007920 <HAL_TIM_IC_Start_IT+0x1cc>
 800789c:	a201      	add	r2, pc, #4	; (adr r2, 80078a4 <HAL_TIM_IC_Start_IT+0x150>)
 800789e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a2:	bf00      	nop
 80078a4:	080078d9 	.word	0x080078d9
 80078a8:	08007921 	.word	0x08007921
 80078ac:	08007921 	.word	0x08007921
 80078b0:	08007921 	.word	0x08007921
 80078b4:	080078eb 	.word	0x080078eb
 80078b8:	08007921 	.word	0x08007921
 80078bc:	08007921 	.word	0x08007921
 80078c0:	08007921 	.word	0x08007921
 80078c4:	080078fd 	.word	0x080078fd
 80078c8:	08007921 	.word	0x08007921
 80078cc:	08007921 	.word	0x08007921
 80078d0:	08007921 	.word	0x08007921
 80078d4:	0800790f 	.word	0x0800790f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f042 0202 	orr.w	r2, r2, #2
 80078e6:	60da      	str	r2, [r3, #12]
      break;
 80078e8:	e01d      	b.n	8007926 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f042 0204 	orr.w	r2, r2, #4
 80078f8:	60da      	str	r2, [r3, #12]
      break;
 80078fa:	e014      	b.n	8007926 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	68da      	ldr	r2, [r3, #12]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f042 0208 	orr.w	r2, r2, #8
 800790a:	60da      	str	r2, [r3, #12]
      break;
 800790c:	e00b      	b.n	8007926 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68da      	ldr	r2, [r3, #12]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f042 0210 	orr.w	r2, r2, #16
 800791c:	60da      	str	r2, [r3, #12]
      break;
 800791e:	e002      	b.n	8007926 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	73fb      	strb	r3, [r7, #15]
      break;
 8007924:	bf00      	nop
  }

  if (status == HAL_OK)
 8007926:	7bfb      	ldrb	r3, [r7, #15]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d149      	bne.n	80079c0 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2201      	movs	r2, #1
 8007932:	6839      	ldr	r1, [r7, #0]
 8007934:	4618      	mov	r0, r3
 8007936:	f000 fd3f 	bl	80083b8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a23      	ldr	r2, [pc, #140]	; (80079cc <HAL_TIM_IC_Start_IT+0x278>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d01d      	beq.n	8007980 <HAL_TIM_IC_Start_IT+0x22c>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800794c:	d018      	beq.n	8007980 <HAL_TIM_IC_Start_IT+0x22c>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a1f      	ldr	r2, [pc, #124]	; (80079d0 <HAL_TIM_IC_Start_IT+0x27c>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d013      	beq.n	8007980 <HAL_TIM_IC_Start_IT+0x22c>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a1d      	ldr	r2, [pc, #116]	; (80079d4 <HAL_TIM_IC_Start_IT+0x280>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d00e      	beq.n	8007980 <HAL_TIM_IC_Start_IT+0x22c>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a1c      	ldr	r2, [pc, #112]	; (80079d8 <HAL_TIM_IC_Start_IT+0x284>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d009      	beq.n	8007980 <HAL_TIM_IC_Start_IT+0x22c>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a1a      	ldr	r2, [pc, #104]	; (80079dc <HAL_TIM_IC_Start_IT+0x288>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d004      	beq.n	8007980 <HAL_TIM_IC_Start_IT+0x22c>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a19      	ldr	r2, [pc, #100]	; (80079e0 <HAL_TIM_IC_Start_IT+0x28c>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d115      	bne.n	80079ac <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	689a      	ldr	r2, [r3, #8]
 8007986:	4b17      	ldr	r3, [pc, #92]	; (80079e4 <HAL_TIM_IC_Start_IT+0x290>)
 8007988:	4013      	ands	r3, r2
 800798a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	2b06      	cmp	r3, #6
 8007990:	d015      	beq.n	80079be <HAL_TIM_IC_Start_IT+0x26a>
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007998:	d011      	beq.n	80079be <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f042 0201 	orr.w	r2, r2, #1
 80079a8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079aa:	e008      	b.n	80079be <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f042 0201 	orr.w	r2, r2, #1
 80079ba:	601a      	str	r2, [r3, #0]
 80079bc:	e000      	b.n	80079c0 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079be:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80079c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	40012c00 	.word	0x40012c00
 80079d0:	40000400 	.word	0x40000400
 80079d4:	40000800 	.word	0x40000800
 80079d8:	40000c00 	.word	0x40000c00
 80079dc:	40013400 	.word	0x40013400
 80079e0:	40014000 	.word	0x40014000
 80079e4:	00010007 	.word	0x00010007

080079e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	691b      	ldr	r3, [r3, #16]
 80079fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f003 0302 	and.w	r3, r3, #2
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d020      	beq.n	8007a4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d01b      	beq.n	8007a4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f06f 0202 	mvn.w	r2, #2
 8007a1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2201      	movs	r2, #1
 8007a22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	f003 0303 	and.w	r3, r3, #3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d003      	beq.n	8007a3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 fa49 	bl	8007eca <HAL_TIM_IC_CaptureCallback>
 8007a38:	e005      	b.n	8007a46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 fa3b 	bl	8007eb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 fa4c 	bl	8007ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	f003 0304 	and.w	r3, r3, #4
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d020      	beq.n	8007a98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f003 0304 	and.w	r3, r3, #4
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d01b      	beq.n	8007a98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f06f 0204 	mvn.w	r2, #4
 8007a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2202      	movs	r2, #2
 8007a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d003      	beq.n	8007a86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fa23 	bl	8007eca <HAL_TIM_IC_CaptureCallback>
 8007a84:	e005      	b.n	8007a92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 fa15 	bl	8007eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 fa26 	bl	8007ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f003 0308 	and.w	r3, r3, #8
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d020      	beq.n	8007ae4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f003 0308 	and.w	r3, r3, #8
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d01b      	beq.n	8007ae4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f06f 0208 	mvn.w	r2, #8
 8007ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2204      	movs	r2, #4
 8007aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f9fd 	bl	8007eca <HAL_TIM_IC_CaptureCallback>
 8007ad0:	e005      	b.n	8007ade <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f9ef 	bl	8007eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 fa00 	bl	8007ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	f003 0310 	and.w	r3, r3, #16
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d020      	beq.n	8007b30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f003 0310 	and.w	r3, r3, #16
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d01b      	beq.n	8007b30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f06f 0210 	mvn.w	r2, #16
 8007b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2208      	movs	r2, #8
 8007b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	69db      	ldr	r3, [r3, #28]
 8007b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d003      	beq.n	8007b1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f9d7 	bl	8007eca <HAL_TIM_IC_CaptureCallback>
 8007b1c:	e005      	b.n	8007b2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f9c9 	bl	8007eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 f9da 	bl	8007ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f003 0301 	and.w	r3, r3, #1
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00c      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f003 0301 	and.w	r3, r3, #1
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d007      	beq.n	8007b54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f06f 0201 	mvn.w	r2, #1
 8007b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f7fa fdd2 	bl	80026f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d00c      	beq.n	8007b78 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fcd8 	bl	8008528 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00c      	beq.n	8007b9c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d007      	beq.n	8007b9c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fcd0 	bl	800853c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00c      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d007      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 f999 	bl	8007ef2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f003 0320 	and.w	r3, r3, #32
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00c      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f003 0320 	and.w	r3, r3, #32
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d007      	beq.n	8007be4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f06f 0220 	mvn.w	r2, #32
 8007bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fc98 	bl	8008514 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b086      	sub	sp, #24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d101      	bne.n	8007c0a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007c06:	2302      	movs	r3, #2
 8007c08:	e088      	b.n	8007d1c <HAL_TIM_IC_ConfigChannel+0x130>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d11b      	bne.n	8007c50 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007c28:	f000 fa08 	bl	800803c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699a      	ldr	r2, [r3, #24]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f022 020c 	bic.w	r2, r2, #12
 8007c3a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6999      	ldr	r1, [r3, #24]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	689a      	ldr	r2, [r3, #8]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	619a      	str	r2, [r3, #24]
 8007c4e:	e060      	b.n	8007d12 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b04      	cmp	r3, #4
 8007c54:	d11c      	bne.n	8007c90 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007c66:	f000 fa86 	bl	8008176 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	699a      	ldr	r2, [r3, #24]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007c78:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	6999      	ldr	r1, [r3, #24]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	021a      	lsls	r2, r3, #8
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	619a      	str	r2, [r3, #24]
 8007c8e:	e040      	b.n	8007d12 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d11b      	bne.n	8007cce <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007ca6:	f000 fad3 	bl	8008250 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	69da      	ldr	r2, [r3, #28]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f022 020c 	bic.w	r2, r2, #12
 8007cb8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	69d9      	ldr	r1, [r3, #28]
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	689a      	ldr	r2, [r3, #8]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	430a      	orrs	r2, r1
 8007cca:	61da      	str	r2, [r3, #28]
 8007ccc:	e021      	b.n	8007d12 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2b0c      	cmp	r3, #12
 8007cd2:	d11c      	bne.n	8007d0e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007ce4:	f000 faf0 	bl	80082c8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	69da      	ldr	r2, [r3, #28]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007cf6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	69d9      	ldr	r1, [r3, #28]
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	021a      	lsls	r2, r3, #8
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	430a      	orrs	r2, r1
 8007d0a:	61da      	str	r2, [r3, #28]
 8007d0c:	e001      	b.n	8007d12 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3718      	adds	r7, #24
 8007d20:	46bd      	mov	sp, r7
 8007d22:	bd80      	pop	{r7, pc}

08007d24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d101      	bne.n	8007d40 <HAL_TIM_ConfigClockSource+0x1c>
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	e0b6      	b.n	8007eae <HAL_TIM_ConfigClockSource+0x18a>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68ba      	ldr	r2, [r7, #8]
 8007d72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d7c:	d03e      	beq.n	8007dfc <HAL_TIM_ConfigClockSource+0xd8>
 8007d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d82:	f200 8087 	bhi.w	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d8a:	f000 8086 	beq.w	8007e9a <HAL_TIM_ConfigClockSource+0x176>
 8007d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d92:	d87f      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007d94:	2b70      	cmp	r3, #112	; 0x70
 8007d96:	d01a      	beq.n	8007dce <HAL_TIM_ConfigClockSource+0xaa>
 8007d98:	2b70      	cmp	r3, #112	; 0x70
 8007d9a:	d87b      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007d9c:	2b60      	cmp	r3, #96	; 0x60
 8007d9e:	d050      	beq.n	8007e42 <HAL_TIM_ConfigClockSource+0x11e>
 8007da0:	2b60      	cmp	r3, #96	; 0x60
 8007da2:	d877      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007da4:	2b50      	cmp	r3, #80	; 0x50
 8007da6:	d03c      	beq.n	8007e22 <HAL_TIM_ConfigClockSource+0xfe>
 8007da8:	2b50      	cmp	r3, #80	; 0x50
 8007daa:	d873      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007dac:	2b40      	cmp	r3, #64	; 0x40
 8007dae:	d058      	beq.n	8007e62 <HAL_TIM_ConfigClockSource+0x13e>
 8007db0:	2b40      	cmp	r3, #64	; 0x40
 8007db2:	d86f      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007db4:	2b30      	cmp	r3, #48	; 0x30
 8007db6:	d064      	beq.n	8007e82 <HAL_TIM_ConfigClockSource+0x15e>
 8007db8:	2b30      	cmp	r3, #48	; 0x30
 8007dba:	d86b      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007dbc:	2b20      	cmp	r3, #32
 8007dbe:	d060      	beq.n	8007e82 <HAL_TIM_ConfigClockSource+0x15e>
 8007dc0:	2b20      	cmp	r3, #32
 8007dc2:	d867      	bhi.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d05c      	beq.n	8007e82 <HAL_TIM_ConfigClockSource+0x15e>
 8007dc8:	2b10      	cmp	r3, #16
 8007dca:	d05a      	beq.n	8007e82 <HAL_TIM_ConfigClockSource+0x15e>
 8007dcc:	e062      	b.n	8007e94 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007dde:	f000 facb 	bl	8008378 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	68ba      	ldr	r2, [r7, #8]
 8007df8:	609a      	str	r2, [r3, #8]
      break;
 8007dfa:	e04f      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e0c:	f000 fab4 	bl	8008378 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	689a      	ldr	r2, [r3, #8]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e1e:	609a      	str	r2, [r3, #8]
      break;
 8007e20:	e03c      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e2e:	461a      	mov	r2, r3
 8007e30:	f000 f972 	bl	8008118 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2150      	movs	r1, #80	; 0x50
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 fa81 	bl	8008342 <TIM_ITRx_SetConfig>
      break;
 8007e40:	e02c      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e4e:	461a      	mov	r2, r3
 8007e50:	f000 f9ce 	bl	80081f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	2160      	movs	r1, #96	; 0x60
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f000 fa71 	bl	8008342 <TIM_ITRx_SetConfig>
      break;
 8007e60:	e01c      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e6e:	461a      	mov	r2, r3
 8007e70:	f000 f952 	bl	8008118 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	2140      	movs	r1, #64	; 0x40
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f000 fa61 	bl	8008342 <TIM_ITRx_SetConfig>
      break;
 8007e80:	e00c      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	4610      	mov	r0, r2
 8007e8e:	f000 fa58 	bl	8008342 <TIM_ITRx_SetConfig>
      break;
 8007e92:	e003      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	73fb      	strb	r3, [r7, #15]
      break;
 8007e98:	e000      	b.n	8007e9c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007eb6:	b480      	push	{r7}
 8007eb8:	b083      	sub	sp, #12
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ebe:	bf00      	nop
 8007ec0:	370c      	adds	r7, #12
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b083      	sub	sp, #12
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ed2:	bf00      	nop
 8007ed4:	370c      	adds	r7, #12
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b083      	sub	sp, #12
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ee6:	bf00      	nop
 8007ee8:	370c      	adds	r7, #12
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007ef2:	b480      	push	{r7}
 8007ef4:	b083      	sub	sp, #12
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007efa:	bf00      	nop
 8007efc:	370c      	adds	r7, #12
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr
	...

08007f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a40      	ldr	r2, [pc, #256]	; (800801c <TIM_Base_SetConfig+0x114>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d013      	beq.n	8007f48 <TIM_Base_SetConfig+0x40>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f26:	d00f      	beq.n	8007f48 <TIM_Base_SetConfig+0x40>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4a3d      	ldr	r2, [pc, #244]	; (8008020 <TIM_Base_SetConfig+0x118>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d00b      	beq.n	8007f48 <TIM_Base_SetConfig+0x40>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4a3c      	ldr	r2, [pc, #240]	; (8008024 <TIM_Base_SetConfig+0x11c>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d007      	beq.n	8007f48 <TIM_Base_SetConfig+0x40>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	4a3b      	ldr	r2, [pc, #236]	; (8008028 <TIM_Base_SetConfig+0x120>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d003      	beq.n	8007f48 <TIM_Base_SetConfig+0x40>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a3a      	ldr	r2, [pc, #232]	; (800802c <TIM_Base_SetConfig+0x124>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d108      	bne.n	8007f5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	68fa      	ldr	r2, [r7, #12]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a2f      	ldr	r2, [pc, #188]	; (800801c <TIM_Base_SetConfig+0x114>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d01f      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f68:	d01b      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4a2c      	ldr	r2, [pc, #176]	; (8008020 <TIM_Base_SetConfig+0x118>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d017      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	4a2b      	ldr	r2, [pc, #172]	; (8008024 <TIM_Base_SetConfig+0x11c>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d013      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4a2a      	ldr	r2, [pc, #168]	; (8008028 <TIM_Base_SetConfig+0x120>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d00f      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a29      	ldr	r2, [pc, #164]	; (800802c <TIM_Base_SetConfig+0x124>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d00b      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a28      	ldr	r2, [pc, #160]	; (8008030 <TIM_Base_SetConfig+0x128>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d007      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4a27      	ldr	r2, [pc, #156]	; (8008034 <TIM_Base_SetConfig+0x12c>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d003      	beq.n	8007fa2 <TIM_Base_SetConfig+0x9a>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a26      	ldr	r2, [pc, #152]	; (8008038 <TIM_Base_SetConfig+0x130>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d108      	bne.n	8007fb4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	68db      	ldr	r3, [r3, #12]
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	689a      	ldr	r2, [r3, #8]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a10      	ldr	r2, [pc, #64]	; (800801c <TIM_Base_SetConfig+0x114>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d00f      	beq.n	8008000 <TIM_Base_SetConfig+0xf8>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	4a12      	ldr	r2, [pc, #72]	; (800802c <TIM_Base_SetConfig+0x124>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d00b      	beq.n	8008000 <TIM_Base_SetConfig+0xf8>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a11      	ldr	r2, [pc, #68]	; (8008030 <TIM_Base_SetConfig+0x128>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d007      	beq.n	8008000 <TIM_Base_SetConfig+0xf8>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	4a10      	ldr	r2, [pc, #64]	; (8008034 <TIM_Base_SetConfig+0x12c>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d003      	beq.n	8008000 <TIM_Base_SetConfig+0xf8>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a0f      	ldr	r2, [pc, #60]	; (8008038 <TIM_Base_SetConfig+0x130>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d103      	bne.n	8008008 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	615a      	str	r2, [r3, #20]
}
 800800e:	bf00      	nop
 8008010:	3714      	adds	r7, #20
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	40012c00 	.word	0x40012c00
 8008020:	40000400 	.word	0x40000400
 8008024:	40000800 	.word	0x40000800
 8008028:	40000c00 	.word	0x40000c00
 800802c:	40013400 	.word	0x40013400
 8008030:	40014000 	.word	0x40014000
 8008034:	40014400 	.word	0x40014400
 8008038:	40014800 	.word	0x40014800

0800803c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800803c:	b480      	push	{r7}
 800803e:	b087      	sub	sp, #28
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
 8008048:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6a1b      	ldr	r3, [r3, #32]
 800804e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	f023 0201 	bic.w	r2, r3, #1
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	699b      	ldr	r3, [r3, #24]
 8008060:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	4a26      	ldr	r2, [pc, #152]	; (8008100 <TIM_TI1_SetConfig+0xc4>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d017      	beq.n	800809a <TIM_TI1_SetConfig+0x5e>
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008070:	d013      	beq.n	800809a <TIM_TI1_SetConfig+0x5e>
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	4a23      	ldr	r2, [pc, #140]	; (8008104 <TIM_TI1_SetConfig+0xc8>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d00f      	beq.n	800809a <TIM_TI1_SetConfig+0x5e>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	4a22      	ldr	r2, [pc, #136]	; (8008108 <TIM_TI1_SetConfig+0xcc>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d00b      	beq.n	800809a <TIM_TI1_SetConfig+0x5e>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	4a21      	ldr	r2, [pc, #132]	; (800810c <TIM_TI1_SetConfig+0xd0>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d007      	beq.n	800809a <TIM_TI1_SetConfig+0x5e>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4a20      	ldr	r2, [pc, #128]	; (8008110 <TIM_TI1_SetConfig+0xd4>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d003      	beq.n	800809a <TIM_TI1_SetConfig+0x5e>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	4a1f      	ldr	r2, [pc, #124]	; (8008114 <TIM_TI1_SetConfig+0xd8>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d101      	bne.n	800809e <TIM_TI1_SetConfig+0x62>
 800809a:	2301      	movs	r3, #1
 800809c:	e000      	b.n	80080a0 <TIM_TI1_SetConfig+0x64>
 800809e:	2300      	movs	r3, #0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d008      	beq.n	80080b6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	f023 0303 	bic.w	r3, r3, #3
 80080aa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80080ac:	697a      	ldr	r2, [r7, #20]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	617b      	str	r3, [r7, #20]
 80080b4:	e003      	b.n	80080be <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f043 0301 	orr.w	r3, r3, #1
 80080bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	011b      	lsls	r3, r3, #4
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	697a      	ldr	r2, [r7, #20]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	f023 030a 	bic.w	r3, r3, #10
 80080d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	f003 030a 	and.w	r3, r3, #10
 80080e0:	693a      	ldr	r2, [r7, #16]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	697a      	ldr	r2, [r7, #20]
 80080ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	693a      	ldr	r2, [r7, #16]
 80080f0:	621a      	str	r2, [r3, #32]
}
 80080f2:	bf00      	nop
 80080f4:	371c      	adds	r7, #28
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop
 8008100:	40012c00 	.word	0x40012c00
 8008104:	40000400 	.word	0x40000400
 8008108:	40000800 	.word	0x40000800
 800810c:	40000c00 	.word	0x40000c00
 8008110:	40013400 	.word	0x40013400
 8008114:	40014000 	.word	0x40014000

08008118 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008118:	b480      	push	{r7}
 800811a:	b087      	sub	sp, #28
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6a1b      	ldr	r3, [r3, #32]
 8008128:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	6a1b      	ldr	r3, [r3, #32]
 800812e:	f023 0201 	bic.w	r2, r3, #1
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	699b      	ldr	r3, [r3, #24]
 800813a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008142:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	011b      	lsls	r3, r3, #4
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	4313      	orrs	r3, r2
 800814c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	f023 030a 	bic.w	r3, r3, #10
 8008154:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008156:	697a      	ldr	r2, [r7, #20]
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	4313      	orrs	r3, r2
 800815c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	697a      	ldr	r2, [r7, #20]
 8008168:	621a      	str	r2, [r3, #32]
}
 800816a:	bf00      	nop
 800816c:	371c      	adds	r7, #28
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr

08008176 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008176:	b480      	push	{r7}
 8008178:	b087      	sub	sp, #28
 800817a:	af00      	add	r7, sp, #0
 800817c:	60f8      	str	r0, [r7, #12]
 800817e:	60b9      	str	r1, [r7, #8]
 8008180:	607a      	str	r2, [r7, #4]
 8008182:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6a1b      	ldr	r3, [r3, #32]
 8008188:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	f023 0210 	bic.w	r2, r3, #16
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	021b      	lsls	r3, r3, #8
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	031b      	lsls	r3, r3, #12
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	693a      	ldr	r2, [r7, #16]
 80081be:	4313      	orrs	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80081c8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	011b      	lsls	r3, r3, #4
 80081ce:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	4313      	orrs	r3, r2
 80081d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	621a      	str	r2, [r3, #32]
}
 80081e4:	bf00      	nop
 80081e6:	371c      	adds	r7, #28
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b087      	sub	sp, #28
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6a1b      	ldr	r3, [r3, #32]
 8008200:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6a1b      	ldr	r3, [r3, #32]
 8008206:	f023 0210 	bic.w	r2, r3, #16
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800821a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	031b      	lsls	r3, r3, #12
 8008220:	693a      	ldr	r2, [r7, #16]
 8008222:	4313      	orrs	r3, r2
 8008224:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800822c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	011b      	lsls	r3, r3, #4
 8008232:	697a      	ldr	r2, [r7, #20]
 8008234:	4313      	orrs	r3, r2
 8008236:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	621a      	str	r2, [r3, #32]
}
 8008244:	bf00      	nop
 8008246:	371c      	adds	r7, #28
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008250:	b480      	push	{r7}
 8008252:	b087      	sub	sp, #28
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	607a      	str	r2, [r7, #4]
 800825c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6a1b      	ldr	r3, [r3, #32]
 8008262:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6a1b      	ldr	r3, [r3, #32]
 8008268:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	69db      	ldr	r3, [r3, #28]
 8008274:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	f023 0303 	bic.w	r3, r3, #3
 800827c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4313      	orrs	r3, r2
 8008284:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800828c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	011b      	lsls	r3, r3, #4
 8008292:	b2db      	uxtb	r3, r3
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	4313      	orrs	r3, r2
 8008298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80082a0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	021b      	lsls	r3, r3, #8
 80082a6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	693a      	ldr	r2, [r7, #16]
 80082b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	697a      	ldr	r2, [r7, #20]
 80082ba:	621a      	str	r2, [r3, #32]
}
 80082bc:	bf00      	nop
 80082be:	371c      	adds	r7, #28
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr

080082c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b087      	sub	sp, #28
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	60f8      	str	r0, [r7, #12]
 80082d0:	60b9      	str	r1, [r7, #8]
 80082d2:	607a      	str	r2, [r7, #4]
 80082d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6a1b      	ldr	r3, [r3, #32]
 80082da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	69db      	ldr	r3, [r3, #28]
 80082ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	021b      	lsls	r3, r3, #8
 80082fa:	693a      	ldr	r2, [r7, #16]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008306:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	031b      	lsls	r3, r3, #12
 800830c:	b29b      	uxth	r3, r3
 800830e:	693a      	ldr	r2, [r7, #16]
 8008310:	4313      	orrs	r3, r2
 8008312:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800831a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	031b      	lsls	r3, r3, #12
 8008320:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	4313      	orrs	r3, r2
 8008328:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	693a      	ldr	r2, [r7, #16]
 800832e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	697a      	ldr	r2, [r7, #20]
 8008334:	621a      	str	r2, [r3, #32]
}
 8008336:	bf00      	nop
 8008338:	371c      	adds	r7, #28
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr

08008342 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008342:	b480      	push	{r7}
 8008344:	b085      	sub	sp, #20
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
 800834a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008358:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800835a:	683a      	ldr	r2, [r7, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	4313      	orrs	r3, r2
 8008360:	f043 0307 	orr.w	r3, r3, #7
 8008364:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	68fa      	ldr	r2, [r7, #12]
 800836a:	609a      	str	r2, [r3, #8]
}
 800836c:	bf00      	nop
 800836e:	3714      	adds	r7, #20
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	607a      	str	r2, [r7, #4]
 8008384:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008392:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	021a      	lsls	r2, r3, #8
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	431a      	orrs	r2, r3
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	4313      	orrs	r3, r2
 80083a0:	697a      	ldr	r2, [r7, #20]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	697a      	ldr	r2, [r7, #20]
 80083aa:	609a      	str	r2, [r3, #8]
}
 80083ac:	bf00      	nop
 80083ae:	371c      	adds	r7, #28
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b087      	sub	sp, #28
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f003 031f 	and.w	r3, r3, #31
 80083ca:	2201      	movs	r2, #1
 80083cc:	fa02 f303 	lsl.w	r3, r2, r3
 80083d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6a1a      	ldr	r2, [r3, #32]
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	43db      	mvns	r3, r3
 80083da:	401a      	ands	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6a1a      	ldr	r2, [r3, #32]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f003 031f 	and.w	r3, r3, #31
 80083ea:	6879      	ldr	r1, [r7, #4]
 80083ec:	fa01 f303 	lsl.w	r3, r1, r3
 80083f0:	431a      	orrs	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	621a      	str	r2, [r3, #32]
}
 80083f6:	bf00      	nop
 80083f8:	371c      	adds	r7, #28
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr
	...

08008404 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
 800840c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008414:	2b01      	cmp	r3, #1
 8008416:	d101      	bne.n	800841c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008418:	2302      	movs	r3, #2
 800841a:	e068      	b.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2202      	movs	r2, #2
 8008428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a2e      	ldr	r2, [pc, #184]	; (80084fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d004      	beq.n	8008450 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a2d      	ldr	r2, [pc, #180]	; (8008500 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d108      	bne.n	8008462 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008456:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	68fa      	ldr	r2, [r7, #12]
 800845e:	4313      	orrs	r3, r2
 8008460:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008468:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	4313      	orrs	r3, r2
 8008472:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a1e      	ldr	r2, [pc, #120]	; (80084fc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d01d      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800848e:	d018      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a1b      	ldr	r2, [pc, #108]	; (8008504 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d013      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a1a      	ldr	r2, [pc, #104]	; (8008508 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d00e      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a18      	ldr	r2, [pc, #96]	; (800850c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d009      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a13      	ldr	r2, [pc, #76]	; (8008500 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d004      	beq.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a14      	ldr	r2, [pc, #80]	; (8008510 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d10c      	bne.n	80084dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	68ba      	ldr	r2, [r7, #8]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68ba      	ldr	r2, [r7, #8]
 80084da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3714      	adds	r7, #20
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	40012c00 	.word	0x40012c00
 8008500:	40013400 	.word	0x40013400
 8008504:	40000400 	.word	0x40000400
 8008508:	40000800 	.word	0x40000800
 800850c:	40000c00 	.word	0x40000c00
 8008510:	40014000 	.word	0x40014000

08008514 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d101      	bne.n	8008562 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e042      	b.n	80085e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008568:	2b00      	cmp	r3, #0
 800856a:	d106      	bne.n	800857a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f7f9 fe4b 	bl	8002210 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2224      	movs	r2, #36	; 0x24
 800857e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f022 0201 	bic.w	r2, r2, #1
 8008590:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008596:	2b00      	cmp	r3, #0
 8008598:	d002      	beq.n	80085a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 fbb4 	bl	8008d08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 f8b5 	bl	8008710 <UART_SetConfig>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d101      	bne.n	80085b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80085ac:	2301      	movs	r3, #1
 80085ae:	e01b      	b.n	80085e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	689a      	ldr	r2, [r3, #8]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f042 0201 	orr.w	r2, r2, #1
 80085de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 fc33 	bl	8008e4c <UART_CheckIdleState>
 80085e6:	4603      	mov	r3, r0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b08a      	sub	sp, #40	; 0x28
 80085f4:	af02      	add	r7, sp, #8
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	603b      	str	r3, [r7, #0]
 80085fc:	4613      	mov	r3, r2
 80085fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008606:	2b20      	cmp	r3, #32
 8008608:	d17c      	bne.n	8008704 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d002      	beq.n	8008616 <HAL_UART_Transmit+0x26>
 8008610:	88fb      	ldrh	r3, [r7, #6]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d101      	bne.n	800861a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008616:	2301      	movs	r3, #1
 8008618:	e075      	b.n	8008706 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2200      	movs	r2, #0
 800861e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2221      	movs	r2, #33	; 0x21
 8008626:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800862a:	f7fa fa65 	bl	8002af8 <HAL_GetTick>
 800862e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	88fa      	ldrh	r2, [r7, #6]
 8008634:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	88fa      	ldrh	r2, [r7, #6]
 800863c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008648:	d108      	bne.n	800865c <HAL_UART_Transmit+0x6c>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d104      	bne.n	800865c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008652:	2300      	movs	r3, #0
 8008654:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	61bb      	str	r3, [r7, #24]
 800865a:	e003      	b.n	8008664 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008660:	2300      	movs	r3, #0
 8008662:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008664:	e031      	b.n	80086ca <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	2200      	movs	r2, #0
 800866e:	2180      	movs	r1, #128	; 0x80
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f000 fc95 	bl	8008fa0 <UART_WaitOnFlagUntilTimeout>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d005      	beq.n	8008688 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2220      	movs	r2, #32
 8008680:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8008684:	2303      	movs	r3, #3
 8008686:	e03e      	b.n	8008706 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d10b      	bne.n	80086a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	881a      	ldrh	r2, [r3, #0]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800869a:	b292      	uxth	r2, r2
 800869c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800869e:	69bb      	ldr	r3, [r7, #24]
 80086a0:	3302      	adds	r3, #2
 80086a2:	61bb      	str	r3, [r7, #24]
 80086a4:	e008      	b.n	80086b8 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	781a      	ldrb	r2, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	b292      	uxth	r2, r2
 80086b0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	3301      	adds	r3, #1
 80086b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80086be:	b29b      	uxth	r3, r3
 80086c0:	3b01      	subs	r3, #1
 80086c2:	b29a      	uxth	r2, r3
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1c7      	bne.n	8008666 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	2200      	movs	r2, #0
 80086de:	2140      	movs	r1, #64	; 0x40
 80086e0:	68f8      	ldr	r0, [r7, #12]
 80086e2:	f000 fc5d 	bl	8008fa0 <UART_WaitOnFlagUntilTimeout>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2220      	movs	r2, #32
 80086f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e006      	b.n	8008706 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2220      	movs	r2, #32
 80086fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8008700:	2300      	movs	r3, #0
 8008702:	e000      	b.n	8008706 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8008704:	2302      	movs	r3, #2
  }
}
 8008706:	4618      	mov	r0, r3
 8008708:	3720      	adds	r7, #32
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
	...

08008710 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008714:	b08c      	sub	sp, #48	; 0x30
 8008716:	af00      	add	r7, sp, #0
 8008718:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800871a:	2300      	movs	r3, #0
 800871c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	689a      	ldr	r2, [r3, #8]
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	431a      	orrs	r2, r3
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	431a      	orrs	r2, r3
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	69db      	ldr	r3, [r3, #28]
 8008734:	4313      	orrs	r3, r2
 8008736:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	4baa      	ldr	r3, [pc, #680]	; (80089e8 <UART_SetConfig+0x2d8>)
 8008740:	4013      	ands	r3, r2
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	6812      	ldr	r2, [r2, #0]
 8008746:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008748:	430b      	orrs	r3, r1
 800874a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800874c:	697b      	ldr	r3, [r7, #20]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	68da      	ldr	r2, [r3, #12]
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	430a      	orrs	r2, r1
 8008760:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	699b      	ldr	r3, [r3, #24]
 8008766:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a9f      	ldr	r2, [pc, #636]	; (80089ec <UART_SetConfig+0x2dc>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d004      	beq.n	800877c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	6a1b      	ldr	r3, [r3, #32]
 8008776:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008778:	4313      	orrs	r3, r2
 800877a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008786:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800878a:	697a      	ldr	r2, [r7, #20]
 800878c:	6812      	ldr	r2, [r2, #0]
 800878e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008790:	430b      	orrs	r3, r1
 8008792:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800879a:	f023 010f 	bic.w	r1, r3, #15
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a90      	ldr	r2, [pc, #576]	; (80089f0 <UART_SetConfig+0x2e0>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d125      	bne.n	8008800 <UART_SetConfig+0xf0>
 80087b4:	4b8f      	ldr	r3, [pc, #572]	; (80089f4 <UART_SetConfig+0x2e4>)
 80087b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087ba:	f003 0303 	and.w	r3, r3, #3
 80087be:	2b03      	cmp	r3, #3
 80087c0:	d81a      	bhi.n	80087f8 <UART_SetConfig+0xe8>
 80087c2:	a201      	add	r2, pc, #4	; (adr r2, 80087c8 <UART_SetConfig+0xb8>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	080087d9 	.word	0x080087d9
 80087cc:	080087e9 	.word	0x080087e9
 80087d0:	080087e1 	.word	0x080087e1
 80087d4:	080087f1 	.word	0x080087f1
 80087d8:	2301      	movs	r3, #1
 80087da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087de:	e116      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80087e0:	2302      	movs	r3, #2
 80087e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087e6:	e112      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80087e8:	2304      	movs	r3, #4
 80087ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087ee:	e10e      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80087f0:	2308      	movs	r3, #8
 80087f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087f6:	e10a      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80087f8:	2310      	movs	r3, #16
 80087fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80087fe:	e106      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a7c      	ldr	r2, [pc, #496]	; (80089f8 <UART_SetConfig+0x2e8>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d138      	bne.n	800887c <UART_SetConfig+0x16c>
 800880a:	4b7a      	ldr	r3, [pc, #488]	; (80089f4 <UART_SetConfig+0x2e4>)
 800880c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008810:	f003 030c 	and.w	r3, r3, #12
 8008814:	2b0c      	cmp	r3, #12
 8008816:	d82d      	bhi.n	8008874 <UART_SetConfig+0x164>
 8008818:	a201      	add	r2, pc, #4	; (adr r2, 8008820 <UART_SetConfig+0x110>)
 800881a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800881e:	bf00      	nop
 8008820:	08008855 	.word	0x08008855
 8008824:	08008875 	.word	0x08008875
 8008828:	08008875 	.word	0x08008875
 800882c:	08008875 	.word	0x08008875
 8008830:	08008865 	.word	0x08008865
 8008834:	08008875 	.word	0x08008875
 8008838:	08008875 	.word	0x08008875
 800883c:	08008875 	.word	0x08008875
 8008840:	0800885d 	.word	0x0800885d
 8008844:	08008875 	.word	0x08008875
 8008848:	08008875 	.word	0x08008875
 800884c:	08008875 	.word	0x08008875
 8008850:	0800886d 	.word	0x0800886d
 8008854:	2300      	movs	r3, #0
 8008856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800885a:	e0d8      	b.n	8008a0e <UART_SetConfig+0x2fe>
 800885c:	2302      	movs	r3, #2
 800885e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008862:	e0d4      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008864:	2304      	movs	r3, #4
 8008866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800886a:	e0d0      	b.n	8008a0e <UART_SetConfig+0x2fe>
 800886c:	2308      	movs	r3, #8
 800886e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008872:	e0cc      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008874:	2310      	movs	r3, #16
 8008876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800887a:	e0c8      	b.n	8008a0e <UART_SetConfig+0x2fe>
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a5e      	ldr	r2, [pc, #376]	; (80089fc <UART_SetConfig+0x2ec>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d125      	bne.n	80088d2 <UART_SetConfig+0x1c2>
 8008886:	4b5b      	ldr	r3, [pc, #364]	; (80089f4 <UART_SetConfig+0x2e4>)
 8008888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800888c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008890:	2b30      	cmp	r3, #48	; 0x30
 8008892:	d016      	beq.n	80088c2 <UART_SetConfig+0x1b2>
 8008894:	2b30      	cmp	r3, #48	; 0x30
 8008896:	d818      	bhi.n	80088ca <UART_SetConfig+0x1ba>
 8008898:	2b20      	cmp	r3, #32
 800889a:	d00a      	beq.n	80088b2 <UART_SetConfig+0x1a2>
 800889c:	2b20      	cmp	r3, #32
 800889e:	d814      	bhi.n	80088ca <UART_SetConfig+0x1ba>
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d002      	beq.n	80088aa <UART_SetConfig+0x19a>
 80088a4:	2b10      	cmp	r3, #16
 80088a6:	d008      	beq.n	80088ba <UART_SetConfig+0x1aa>
 80088a8:	e00f      	b.n	80088ca <UART_SetConfig+0x1ba>
 80088aa:	2300      	movs	r3, #0
 80088ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088b0:	e0ad      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80088b2:	2302      	movs	r3, #2
 80088b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088b8:	e0a9      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80088ba:	2304      	movs	r3, #4
 80088bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088c0:	e0a5      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80088c2:	2308      	movs	r3, #8
 80088c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088c8:	e0a1      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80088ca:	2310      	movs	r3, #16
 80088cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80088d0:	e09d      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a4a      	ldr	r2, [pc, #296]	; (8008a00 <UART_SetConfig+0x2f0>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d125      	bne.n	8008928 <UART_SetConfig+0x218>
 80088dc:	4b45      	ldr	r3, [pc, #276]	; (80089f4 <UART_SetConfig+0x2e4>)
 80088de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80088e6:	2bc0      	cmp	r3, #192	; 0xc0
 80088e8:	d016      	beq.n	8008918 <UART_SetConfig+0x208>
 80088ea:	2bc0      	cmp	r3, #192	; 0xc0
 80088ec:	d818      	bhi.n	8008920 <UART_SetConfig+0x210>
 80088ee:	2b80      	cmp	r3, #128	; 0x80
 80088f0:	d00a      	beq.n	8008908 <UART_SetConfig+0x1f8>
 80088f2:	2b80      	cmp	r3, #128	; 0x80
 80088f4:	d814      	bhi.n	8008920 <UART_SetConfig+0x210>
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d002      	beq.n	8008900 <UART_SetConfig+0x1f0>
 80088fa:	2b40      	cmp	r3, #64	; 0x40
 80088fc:	d008      	beq.n	8008910 <UART_SetConfig+0x200>
 80088fe:	e00f      	b.n	8008920 <UART_SetConfig+0x210>
 8008900:	2300      	movs	r3, #0
 8008902:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008906:	e082      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008908:	2302      	movs	r3, #2
 800890a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800890e:	e07e      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008910:	2304      	movs	r3, #4
 8008912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008916:	e07a      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008918:	2308      	movs	r3, #8
 800891a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800891e:	e076      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008920:	2310      	movs	r3, #16
 8008922:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008926:	e072      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a35      	ldr	r2, [pc, #212]	; (8008a04 <UART_SetConfig+0x2f4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d12a      	bne.n	8008988 <UART_SetConfig+0x278>
 8008932:	4b30      	ldr	r3, [pc, #192]	; (80089f4 <UART_SetConfig+0x2e4>)
 8008934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008938:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800893c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008940:	d01a      	beq.n	8008978 <UART_SetConfig+0x268>
 8008942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008946:	d81b      	bhi.n	8008980 <UART_SetConfig+0x270>
 8008948:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800894c:	d00c      	beq.n	8008968 <UART_SetConfig+0x258>
 800894e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008952:	d815      	bhi.n	8008980 <UART_SetConfig+0x270>
 8008954:	2b00      	cmp	r3, #0
 8008956:	d003      	beq.n	8008960 <UART_SetConfig+0x250>
 8008958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800895c:	d008      	beq.n	8008970 <UART_SetConfig+0x260>
 800895e:	e00f      	b.n	8008980 <UART_SetConfig+0x270>
 8008960:	2300      	movs	r3, #0
 8008962:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008966:	e052      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008968:	2302      	movs	r3, #2
 800896a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800896e:	e04e      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008970:	2304      	movs	r3, #4
 8008972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008976:	e04a      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008978:	2308      	movs	r3, #8
 800897a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800897e:	e046      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008980:	2310      	movs	r3, #16
 8008982:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008986:	e042      	b.n	8008a0e <UART_SetConfig+0x2fe>
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a17      	ldr	r2, [pc, #92]	; (80089ec <UART_SetConfig+0x2dc>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d13a      	bne.n	8008a08 <UART_SetConfig+0x2f8>
 8008992:	4b18      	ldr	r3, [pc, #96]	; (80089f4 <UART_SetConfig+0x2e4>)
 8008994:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008998:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800899c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80089a0:	d01a      	beq.n	80089d8 <UART_SetConfig+0x2c8>
 80089a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80089a6:	d81b      	bhi.n	80089e0 <UART_SetConfig+0x2d0>
 80089a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089ac:	d00c      	beq.n	80089c8 <UART_SetConfig+0x2b8>
 80089ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089b2:	d815      	bhi.n	80089e0 <UART_SetConfig+0x2d0>
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d003      	beq.n	80089c0 <UART_SetConfig+0x2b0>
 80089b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089bc:	d008      	beq.n	80089d0 <UART_SetConfig+0x2c0>
 80089be:	e00f      	b.n	80089e0 <UART_SetConfig+0x2d0>
 80089c0:	2300      	movs	r3, #0
 80089c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089c6:	e022      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80089c8:	2302      	movs	r3, #2
 80089ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089ce:	e01e      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80089d0:	2304      	movs	r3, #4
 80089d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089d6:	e01a      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80089d8:	2308      	movs	r3, #8
 80089da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089de:	e016      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80089e0:	2310      	movs	r3, #16
 80089e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089e6:	e012      	b.n	8008a0e <UART_SetConfig+0x2fe>
 80089e8:	cfff69f3 	.word	0xcfff69f3
 80089ec:	40008000 	.word	0x40008000
 80089f0:	40013800 	.word	0x40013800
 80089f4:	40021000 	.word	0x40021000
 80089f8:	40004400 	.word	0x40004400
 80089fc:	40004800 	.word	0x40004800
 8008a00:	40004c00 	.word	0x40004c00
 8008a04:	40005000 	.word	0x40005000
 8008a08:	2310      	movs	r3, #16
 8008a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4aae      	ldr	r2, [pc, #696]	; (8008ccc <UART_SetConfig+0x5bc>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	f040 8097 	bne.w	8008b48 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008a1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008a1e:	2b08      	cmp	r3, #8
 8008a20:	d823      	bhi.n	8008a6a <UART_SetConfig+0x35a>
 8008a22:	a201      	add	r2, pc, #4	; (adr r2, 8008a28 <UART_SetConfig+0x318>)
 8008a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a28:	08008a4d 	.word	0x08008a4d
 8008a2c:	08008a6b 	.word	0x08008a6b
 8008a30:	08008a55 	.word	0x08008a55
 8008a34:	08008a6b 	.word	0x08008a6b
 8008a38:	08008a5b 	.word	0x08008a5b
 8008a3c:	08008a6b 	.word	0x08008a6b
 8008a40:	08008a6b 	.word	0x08008a6b
 8008a44:	08008a6b 	.word	0x08008a6b
 8008a48:	08008a63 	.word	0x08008a63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a4c:	f7fd f99c 	bl	8005d88 <HAL_RCC_GetPCLK1Freq>
 8008a50:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008a52:	e010      	b.n	8008a76 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a54:	4b9e      	ldr	r3, [pc, #632]	; (8008cd0 <UART_SetConfig+0x5c0>)
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008a58:	e00d      	b.n	8008a76 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a5a:	f7fd f8fd 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 8008a5e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008a60:	e009      	b.n	8008a76 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008a68:	e005      	b.n	8008a76 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008a74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 8130 	beq.w	8008cde <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a82:	4a94      	ldr	r2, [pc, #592]	; (8008cd4 <UART_SetConfig+0x5c4>)
 8008a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a88:	461a      	mov	r2, r3
 8008a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a90:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	4613      	mov	r3, r2
 8008a98:	005b      	lsls	r3, r3, #1
 8008a9a:	4413      	add	r3, r2
 8008a9c:	69ba      	ldr	r2, [r7, #24]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d305      	bcc.n	8008aae <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008aa8:	69ba      	ldr	r2, [r7, #24]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d903      	bls.n	8008ab6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008ab4:	e113      	b.n	8008cde <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab8:	2200      	movs	r2, #0
 8008aba:	60bb      	str	r3, [r7, #8]
 8008abc:	60fa      	str	r2, [r7, #12]
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ac2:	4a84      	ldr	r2, [pc, #528]	; (8008cd4 <UART_SetConfig+0x5c4>)
 8008ac4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	2200      	movs	r2, #0
 8008acc:	603b      	str	r3, [r7, #0]
 8008ace:	607a      	str	r2, [r7, #4]
 8008ad0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ad4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008ad8:	f7f8 f8ce 	bl	8000c78 <__aeabi_uldivmod>
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	4610      	mov	r0, r2
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	f04f 0200 	mov.w	r2, #0
 8008ae8:	f04f 0300 	mov.w	r3, #0
 8008aec:	020b      	lsls	r3, r1, #8
 8008aee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008af2:	0202      	lsls	r2, r0, #8
 8008af4:	6979      	ldr	r1, [r7, #20]
 8008af6:	6849      	ldr	r1, [r1, #4]
 8008af8:	0849      	lsrs	r1, r1, #1
 8008afa:	2000      	movs	r0, #0
 8008afc:	460c      	mov	r4, r1
 8008afe:	4605      	mov	r5, r0
 8008b00:	eb12 0804 	adds.w	r8, r2, r4
 8008b04:	eb43 0905 	adc.w	r9, r3, r5
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	469a      	mov	sl, r3
 8008b10:	4693      	mov	fp, r2
 8008b12:	4652      	mov	r2, sl
 8008b14:	465b      	mov	r3, fp
 8008b16:	4640      	mov	r0, r8
 8008b18:	4649      	mov	r1, r9
 8008b1a:	f7f8 f8ad 	bl	8000c78 <__aeabi_uldivmod>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	460b      	mov	r3, r1
 8008b22:	4613      	mov	r3, r2
 8008b24:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008b26:	6a3b      	ldr	r3, [r7, #32]
 8008b28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b2c:	d308      	bcc.n	8008b40 <UART_SetConfig+0x430>
 8008b2e:	6a3b      	ldr	r3, [r7, #32]
 8008b30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b34:	d204      	bcs.n	8008b40 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6a3a      	ldr	r2, [r7, #32]
 8008b3c:	60da      	str	r2, [r3, #12]
 8008b3e:	e0ce      	b.n	8008cde <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008b46:	e0ca      	b.n	8008cde <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	69db      	ldr	r3, [r3, #28]
 8008b4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b50:	d166      	bne.n	8008c20 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008b52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008b56:	2b08      	cmp	r3, #8
 8008b58:	d827      	bhi.n	8008baa <UART_SetConfig+0x49a>
 8008b5a:	a201      	add	r2, pc, #4	; (adr r2, 8008b60 <UART_SetConfig+0x450>)
 8008b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b60:	08008b85 	.word	0x08008b85
 8008b64:	08008b8d 	.word	0x08008b8d
 8008b68:	08008b95 	.word	0x08008b95
 8008b6c:	08008bab 	.word	0x08008bab
 8008b70:	08008b9b 	.word	0x08008b9b
 8008b74:	08008bab 	.word	0x08008bab
 8008b78:	08008bab 	.word	0x08008bab
 8008b7c:	08008bab 	.word	0x08008bab
 8008b80:	08008ba3 	.word	0x08008ba3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b84:	f7fd f900 	bl	8005d88 <HAL_RCC_GetPCLK1Freq>
 8008b88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008b8a:	e014      	b.n	8008bb6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b8c:	f7fd f912 	bl	8005db4 <HAL_RCC_GetPCLK2Freq>
 8008b90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008b92:	e010      	b.n	8008bb6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b94:	4b4e      	ldr	r3, [pc, #312]	; (8008cd0 <UART_SetConfig+0x5c0>)
 8008b96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008b98:	e00d      	b.n	8008bb6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b9a:	f7fd f85d 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 8008b9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008ba0:	e009      	b.n	8008bb6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ba2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ba6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008ba8:	e005      	b.n	8008bb6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008baa:	2300      	movs	r3, #0
 8008bac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008bb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 8090 	beq.w	8008cde <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc2:	4a44      	ldr	r2, [pc, #272]	; (8008cd4 <UART_SetConfig+0x5c4>)
 8008bc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008bc8:	461a      	mov	r2, r3
 8008bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bd0:	005a      	lsls	r2, r3, #1
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	685b      	ldr	r3, [r3, #4]
 8008bd6:	085b      	lsrs	r3, r3, #1
 8008bd8:	441a      	add	r2, r3
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8008be2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008be4:	6a3b      	ldr	r3, [r7, #32]
 8008be6:	2b0f      	cmp	r3, #15
 8008be8:	d916      	bls.n	8008c18 <UART_SetConfig+0x508>
 8008bea:	6a3b      	ldr	r3, [r7, #32]
 8008bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bf0:	d212      	bcs.n	8008c18 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bf2:	6a3b      	ldr	r3, [r7, #32]
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	f023 030f 	bic.w	r3, r3, #15
 8008bfa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008bfc:	6a3b      	ldr	r3, [r7, #32]
 8008bfe:	085b      	lsrs	r3, r3, #1
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	f003 0307 	and.w	r3, r3, #7
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	8bfb      	ldrh	r3, [r7, #30]
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	8bfa      	ldrh	r2, [r7, #30]
 8008c14:	60da      	str	r2, [r3, #12]
 8008c16:	e062      	b.n	8008cde <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008c1e:	e05e      	b.n	8008cde <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008c20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c24:	2b08      	cmp	r3, #8
 8008c26:	d828      	bhi.n	8008c7a <UART_SetConfig+0x56a>
 8008c28:	a201      	add	r2, pc, #4	; (adr r2, 8008c30 <UART_SetConfig+0x520>)
 8008c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2e:	bf00      	nop
 8008c30:	08008c55 	.word	0x08008c55
 8008c34:	08008c5d 	.word	0x08008c5d
 8008c38:	08008c65 	.word	0x08008c65
 8008c3c:	08008c7b 	.word	0x08008c7b
 8008c40:	08008c6b 	.word	0x08008c6b
 8008c44:	08008c7b 	.word	0x08008c7b
 8008c48:	08008c7b 	.word	0x08008c7b
 8008c4c:	08008c7b 	.word	0x08008c7b
 8008c50:	08008c73 	.word	0x08008c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c54:	f7fd f898 	bl	8005d88 <HAL_RCC_GetPCLK1Freq>
 8008c58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c5a:	e014      	b.n	8008c86 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c5c:	f7fd f8aa 	bl	8005db4 <HAL_RCC_GetPCLK2Freq>
 8008c60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c62:	e010      	b.n	8008c86 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c64:	4b1a      	ldr	r3, [pc, #104]	; (8008cd0 <UART_SetConfig+0x5c0>)
 8008c66:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c68:	e00d      	b.n	8008c86 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c6a:	f7fc fff5 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 8008c6e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c70:	e009      	b.n	8008c86 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c78:	e005      	b.n	8008c86 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008c84:	bf00      	nop
    }

    if (pclk != 0U)
 8008c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d028      	beq.n	8008cde <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c90:	4a10      	ldr	r2, [pc, #64]	; (8008cd4 <UART_SetConfig+0x5c4>)
 8008c92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c96:	461a      	mov	r2, r3
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	085b      	lsrs	r3, r3, #1
 8008ca4:	441a      	add	r2, r3
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008cb0:	6a3b      	ldr	r3, [r7, #32]
 8008cb2:	2b0f      	cmp	r3, #15
 8008cb4:	d910      	bls.n	8008cd8 <UART_SetConfig+0x5c8>
 8008cb6:	6a3b      	ldr	r3, [r7, #32]
 8008cb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cbc:	d20c      	bcs.n	8008cd8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008cbe:	6a3b      	ldr	r3, [r7, #32]
 8008cc0:	b29a      	uxth	r2, r3
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	60da      	str	r2, [r3, #12]
 8008cc8:	e009      	b.n	8008cde <UART_SetConfig+0x5ce>
 8008cca:	bf00      	nop
 8008ccc:	40008000 	.word	0x40008000
 8008cd0:	00f42400 	.word	0x00f42400
 8008cd4:	0800beec 	.word	0x0800beec
      }
      else
      {
        ret = HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	2201      	movs	r2, #1
 8008cea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008cfa:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3730      	adds	r7, #48	; 0x30
 8008d02:	46bd      	mov	sp, r7
 8008d04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008d08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d14:	f003 0308 	and.w	r3, r3, #8
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00a      	beq.n	8008d32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	430a      	orrs	r2, r1
 8008d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d36:	f003 0301 	and.w	r3, r3, #1
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d00a      	beq.n	8008d54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	430a      	orrs	r2, r1
 8008d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00a      	beq.n	8008d76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	430a      	orrs	r2, r1
 8008d74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d7a:	f003 0304 	and.w	r3, r3, #4
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00a      	beq.n	8008d98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	430a      	orrs	r2, r1
 8008d96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d9c:	f003 0310 	and.w	r3, r3, #16
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d00a      	beq.n	8008dba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	430a      	orrs	r2, r1
 8008db8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dbe:	f003 0320 	and.w	r3, r3, #32
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00a      	beq.n	8008ddc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	430a      	orrs	r2, r1
 8008dda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d01a      	beq.n	8008e1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	430a      	orrs	r2, r1
 8008dfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e06:	d10a      	bne.n	8008e1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	430a      	orrs	r2, r1
 8008e1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00a      	beq.n	8008e40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	430a      	orrs	r2, r1
 8008e3e:	605a      	str	r2, [r3, #4]
  }
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b098      	sub	sp, #96	; 0x60
 8008e50:	af02      	add	r7, sp, #8
 8008e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008e5c:	f7f9 fe4c 	bl	8002af8 <HAL_GetTick>
 8008e60:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 0308 	and.w	r3, r3, #8
 8008e6c:	2b08      	cmp	r3, #8
 8008e6e:	d12f      	bne.n	8008ed0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e74:	9300      	str	r3, [sp, #0]
 8008e76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f88e 	bl	8008fa0 <UART_WaitOnFlagUntilTimeout>
 8008e84:	4603      	mov	r3, r0
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d022      	beq.n	8008ed0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e92:	e853 3f00 	ldrex	r3, [r3]
 8008e96:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e9e:	653b      	str	r3, [r7, #80]	; 0x50
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ea8:	647b      	str	r3, [r7, #68]	; 0x44
 8008eaa:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008eae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008eb0:	e841 2300 	strex	r3, r2, [r1]
 8008eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008eb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1e6      	bne.n	8008e8a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ecc:	2303      	movs	r3, #3
 8008ece:	e063      	b.n	8008f98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f003 0304 	and.w	r3, r3, #4
 8008eda:	2b04      	cmp	r3, #4
 8008edc:	d149      	bne.n	8008f72 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ede:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ee2:	9300      	str	r3, [sp, #0]
 8008ee4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 f857 	bl	8008fa0 <UART_WaitOnFlagUntilTimeout>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d03c      	beq.n	8008f72 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f00:	e853 3f00 	ldrex	r3, [r3]
 8008f04:	623b      	str	r3, [r7, #32]
   return(result);
 8008f06:	6a3b      	ldr	r3, [r7, #32]
 8008f08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f0c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f16:	633b      	str	r3, [r7, #48]	; 0x30
 8008f18:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e6      	bne.n	8008ef8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	3308      	adds	r3, #8
 8008f30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	e853 3f00 	ldrex	r3, [r3]
 8008f38:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f023 0301 	bic.w	r3, r3, #1
 8008f40:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	3308      	adds	r3, #8
 8008f48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f4a:	61fa      	str	r2, [r7, #28]
 8008f4c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4e:	69b9      	ldr	r1, [r7, #24]
 8008f50:	69fa      	ldr	r2, [r7, #28]
 8008f52:	e841 2300 	strex	r3, r2, [r1]
 8008f56:	617b      	str	r3, [r7, #20]
   return(result);
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e5      	bne.n	8008f2a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2220      	movs	r2, #32
 8008f62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f6e:	2303      	movs	r3, #3
 8008f70:	e012      	b.n	8008f98 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2220      	movs	r2, #32
 8008f76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2220      	movs	r2, #32
 8008f7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008f96:	2300      	movs	r3, #0
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3758      	adds	r7, #88	; 0x58
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	603b      	str	r3, [r7, #0]
 8008fac:	4613      	mov	r3, r2
 8008fae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fb0:	e049      	b.n	8009046 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fb2:	69bb      	ldr	r3, [r7, #24]
 8008fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb8:	d045      	beq.n	8009046 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fba:	f7f9 fd9d 	bl	8002af8 <HAL_GetTick>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	1ad3      	subs	r3, r2, r3
 8008fc4:	69ba      	ldr	r2, [r7, #24]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d302      	bcc.n	8008fd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8008fca:	69bb      	ldr	r3, [r7, #24]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d101      	bne.n	8008fd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e048      	b.n	8009066 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f003 0304 	and.w	r3, r3, #4
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d031      	beq.n	8009046 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	69db      	ldr	r3, [r3, #28]
 8008fe8:	f003 0308 	and.w	r3, r3, #8
 8008fec:	2b08      	cmp	r3, #8
 8008fee:	d110      	bne.n	8009012 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2208      	movs	r2, #8
 8008ff6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ff8:	68f8      	ldr	r0, [r7, #12]
 8008ffa:	f000 f838 	bl	800906e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2208      	movs	r2, #8
 8009002:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e029      	b.n	8009066 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	69db      	ldr	r3, [r3, #28]
 8009018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800901c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009020:	d111      	bne.n	8009046 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800902a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800902c:	68f8      	ldr	r0, [r7, #12]
 800902e:	f000 f81e 	bl	800906e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2220      	movs	r2, #32
 8009036:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8009042:	2303      	movs	r3, #3
 8009044:	e00f      	b.n	8009066 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	69da      	ldr	r2, [r3, #28]
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	4013      	ands	r3, r2
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	429a      	cmp	r2, r3
 8009054:	bf0c      	ite	eq
 8009056:	2301      	moveq	r3, #1
 8009058:	2300      	movne	r3, #0
 800905a:	b2db      	uxtb	r3, r3
 800905c:	461a      	mov	r2, r3
 800905e:	79fb      	ldrb	r3, [r7, #7]
 8009060:	429a      	cmp	r2, r3
 8009062:	d0a6      	beq.n	8008fb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800906e:	b480      	push	{r7}
 8009070:	b095      	sub	sp, #84	; 0x54
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800907e:	e853 3f00 	ldrex	r3, [r3]
 8009082:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009086:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800908a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	461a      	mov	r2, r3
 8009092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009094:	643b      	str	r3, [r7, #64]	; 0x40
 8009096:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009098:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800909a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800909c:	e841 2300 	strex	r3, r2, [r1]
 80090a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1e6      	bne.n	8009076 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	3308      	adds	r3, #8
 80090ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b0:	6a3b      	ldr	r3, [r7, #32]
 80090b2:	e853 3f00 	ldrex	r3, [r3]
 80090b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80090be:	f023 0301 	bic.w	r3, r3, #1
 80090c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	3308      	adds	r3, #8
 80090ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80090ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090d4:	e841 2300 	strex	r3, r2, [r1]
 80090d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d1e3      	bne.n	80090a8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d118      	bne.n	800911a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	e853 3f00 	ldrex	r3, [r3]
 80090f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	f023 0310 	bic.w	r3, r3, #16
 80090fc:	647b      	str	r3, [r7, #68]	; 0x44
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	461a      	mov	r2, r3
 8009104:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009106:	61bb      	str	r3, [r7, #24]
 8009108:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910a:	6979      	ldr	r1, [r7, #20]
 800910c:	69ba      	ldr	r2, [r7, #24]
 800910e:	e841 2300 	strex	r3, r2, [r1]
 8009112:	613b      	str	r3, [r7, #16]
   return(result);
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d1e6      	bne.n	80090e8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2220      	movs	r2, #32
 800911e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800912e:	bf00      	nop
 8009130:	3754      	adds	r7, #84	; 0x54
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr

0800913a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800913a:	b480      	push	{r7}
 800913c:	b085      	sub	sp, #20
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009148:	2b01      	cmp	r3, #1
 800914a:	d101      	bne.n	8009150 <HAL_UARTEx_DisableFifoMode+0x16>
 800914c:	2302      	movs	r3, #2
 800914e:	e027      	b.n	80091a0 <HAL_UARTEx_DisableFifoMode+0x66>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2224      	movs	r2, #36	; 0x24
 800915c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f022 0201 	bic.w	r2, r2, #1
 8009176:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800917e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2220      	movs	r2, #32
 8009192:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800919e:	2300      	movs	r3, #0
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3714      	adds	r7, #20
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr

080091ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d101      	bne.n	80091c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80091c0:	2302      	movs	r3, #2
 80091c2:	e02d      	b.n	8009220 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2224      	movs	r2, #36	; 0x24
 80091d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f022 0201 	bic.w	r2, r2, #1
 80091ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	683a      	ldr	r2, [r7, #0]
 80091fc:	430a      	orrs	r2, r1
 80091fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	f000 f84f 	bl	80092a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2220      	movs	r2, #32
 8009212:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009238:	2b01      	cmp	r3, #1
 800923a:	d101      	bne.n	8009240 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800923c:	2302      	movs	r3, #2
 800923e:	e02d      	b.n	800929c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2224      	movs	r2, #36	; 0x24
 800924c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f022 0201 	bic.w	r2, r2, #1
 8009266:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	430a      	orrs	r2, r1
 800927a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f811 	bl	80092a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2220      	movs	r2, #32
 800928e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800929a:	2300      	movs	r3, #0
}
 800929c:	4618      	mov	r0, r3
 800929e:	3710      	adds	r7, #16
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d108      	bne.n	80092c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80092c4:	e031      	b.n	800932a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80092c6:	2308      	movs	r3, #8
 80092c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80092ca:	2308      	movs	r3, #8
 80092cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	0e5b      	lsrs	r3, r3, #25
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	f003 0307 	and.w	r3, r3, #7
 80092dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	0f5b      	lsrs	r3, r3, #29
 80092e6:	b2db      	uxtb	r3, r3
 80092e8:	f003 0307 	and.w	r3, r3, #7
 80092ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092ee:	7bbb      	ldrb	r3, [r7, #14]
 80092f0:	7b3a      	ldrb	r2, [r7, #12]
 80092f2:	4911      	ldr	r1, [pc, #68]	; (8009338 <UARTEx_SetNbDataToProcess+0x94>)
 80092f4:	5c8a      	ldrb	r2, [r1, r2]
 80092f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80092fa:	7b3a      	ldrb	r2, [r7, #12]
 80092fc:	490f      	ldr	r1, [pc, #60]	; (800933c <UARTEx_SetNbDataToProcess+0x98>)
 80092fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009300:	fb93 f3f2 	sdiv	r3, r3, r2
 8009304:	b29a      	uxth	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800930c:	7bfb      	ldrb	r3, [r7, #15]
 800930e:	7b7a      	ldrb	r2, [r7, #13]
 8009310:	4909      	ldr	r1, [pc, #36]	; (8009338 <UARTEx_SetNbDataToProcess+0x94>)
 8009312:	5c8a      	ldrb	r2, [r1, r2]
 8009314:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009318:	7b7a      	ldrb	r2, [r7, #13]
 800931a:	4908      	ldr	r1, [pc, #32]	; (800933c <UARTEx_SetNbDataToProcess+0x98>)
 800931c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800931e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009322:	b29a      	uxth	r2, r3
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800932a:	bf00      	nop
 800932c:	3714      	adds	r7, #20
 800932e:	46bd      	mov	sp, r7
 8009330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	0800bf04 	.word	0x0800bf04
 800933c:	0800bf0c 	.word	0x0800bf0c

08009340 <__cvt>:
 8009340:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009344:	ec55 4b10 	vmov	r4, r5, d0
 8009348:	2d00      	cmp	r5, #0
 800934a:	460e      	mov	r6, r1
 800934c:	4619      	mov	r1, r3
 800934e:	462b      	mov	r3, r5
 8009350:	bfbb      	ittet	lt
 8009352:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009356:	461d      	movlt	r5, r3
 8009358:	2300      	movge	r3, #0
 800935a:	232d      	movlt	r3, #45	; 0x2d
 800935c:	700b      	strb	r3, [r1, #0]
 800935e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009360:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009364:	4691      	mov	r9, r2
 8009366:	f023 0820 	bic.w	r8, r3, #32
 800936a:	bfbc      	itt	lt
 800936c:	4622      	movlt	r2, r4
 800936e:	4614      	movlt	r4, r2
 8009370:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009374:	d005      	beq.n	8009382 <__cvt+0x42>
 8009376:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800937a:	d100      	bne.n	800937e <__cvt+0x3e>
 800937c:	3601      	adds	r6, #1
 800937e:	2102      	movs	r1, #2
 8009380:	e000      	b.n	8009384 <__cvt+0x44>
 8009382:	2103      	movs	r1, #3
 8009384:	ab03      	add	r3, sp, #12
 8009386:	9301      	str	r3, [sp, #4]
 8009388:	ab02      	add	r3, sp, #8
 800938a:	9300      	str	r3, [sp, #0]
 800938c:	ec45 4b10 	vmov	d0, r4, r5
 8009390:	4653      	mov	r3, sl
 8009392:	4632      	mov	r2, r6
 8009394:	f000 ff4c 	bl	800a230 <_dtoa_r>
 8009398:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800939c:	4607      	mov	r7, r0
 800939e:	d102      	bne.n	80093a6 <__cvt+0x66>
 80093a0:	f019 0f01 	tst.w	r9, #1
 80093a4:	d022      	beq.n	80093ec <__cvt+0xac>
 80093a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80093aa:	eb07 0906 	add.w	r9, r7, r6
 80093ae:	d110      	bne.n	80093d2 <__cvt+0x92>
 80093b0:	783b      	ldrb	r3, [r7, #0]
 80093b2:	2b30      	cmp	r3, #48	; 0x30
 80093b4:	d10a      	bne.n	80093cc <__cvt+0x8c>
 80093b6:	2200      	movs	r2, #0
 80093b8:	2300      	movs	r3, #0
 80093ba:	4620      	mov	r0, r4
 80093bc:	4629      	mov	r1, r5
 80093be:	f7f7 fb9b 	bl	8000af8 <__aeabi_dcmpeq>
 80093c2:	b918      	cbnz	r0, 80093cc <__cvt+0x8c>
 80093c4:	f1c6 0601 	rsb	r6, r6, #1
 80093c8:	f8ca 6000 	str.w	r6, [sl]
 80093cc:	f8da 3000 	ldr.w	r3, [sl]
 80093d0:	4499      	add	r9, r3
 80093d2:	2200      	movs	r2, #0
 80093d4:	2300      	movs	r3, #0
 80093d6:	4620      	mov	r0, r4
 80093d8:	4629      	mov	r1, r5
 80093da:	f7f7 fb8d 	bl	8000af8 <__aeabi_dcmpeq>
 80093de:	b108      	cbz	r0, 80093e4 <__cvt+0xa4>
 80093e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80093e4:	2230      	movs	r2, #48	; 0x30
 80093e6:	9b03      	ldr	r3, [sp, #12]
 80093e8:	454b      	cmp	r3, r9
 80093ea:	d307      	bcc.n	80093fc <__cvt+0xbc>
 80093ec:	9b03      	ldr	r3, [sp, #12]
 80093ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093f0:	1bdb      	subs	r3, r3, r7
 80093f2:	4638      	mov	r0, r7
 80093f4:	6013      	str	r3, [r2, #0]
 80093f6:	b004      	add	sp, #16
 80093f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093fc:	1c59      	adds	r1, r3, #1
 80093fe:	9103      	str	r1, [sp, #12]
 8009400:	701a      	strb	r2, [r3, #0]
 8009402:	e7f0      	b.n	80093e6 <__cvt+0xa6>

08009404 <__exponent>:
 8009404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009406:	4603      	mov	r3, r0
 8009408:	2900      	cmp	r1, #0
 800940a:	bfb8      	it	lt
 800940c:	4249      	neglt	r1, r1
 800940e:	f803 2b02 	strb.w	r2, [r3], #2
 8009412:	bfb4      	ite	lt
 8009414:	222d      	movlt	r2, #45	; 0x2d
 8009416:	222b      	movge	r2, #43	; 0x2b
 8009418:	2909      	cmp	r1, #9
 800941a:	7042      	strb	r2, [r0, #1]
 800941c:	dd2a      	ble.n	8009474 <__exponent+0x70>
 800941e:	f10d 0207 	add.w	r2, sp, #7
 8009422:	4617      	mov	r7, r2
 8009424:	260a      	movs	r6, #10
 8009426:	4694      	mov	ip, r2
 8009428:	fb91 f5f6 	sdiv	r5, r1, r6
 800942c:	fb06 1415 	mls	r4, r6, r5, r1
 8009430:	3430      	adds	r4, #48	; 0x30
 8009432:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009436:	460c      	mov	r4, r1
 8009438:	2c63      	cmp	r4, #99	; 0x63
 800943a:	f102 32ff 	add.w	r2, r2, #4294967295
 800943e:	4629      	mov	r1, r5
 8009440:	dcf1      	bgt.n	8009426 <__exponent+0x22>
 8009442:	3130      	adds	r1, #48	; 0x30
 8009444:	f1ac 0402 	sub.w	r4, ip, #2
 8009448:	f802 1c01 	strb.w	r1, [r2, #-1]
 800944c:	1c41      	adds	r1, r0, #1
 800944e:	4622      	mov	r2, r4
 8009450:	42ba      	cmp	r2, r7
 8009452:	d30a      	bcc.n	800946a <__exponent+0x66>
 8009454:	f10d 0209 	add.w	r2, sp, #9
 8009458:	eba2 020c 	sub.w	r2, r2, ip
 800945c:	42bc      	cmp	r4, r7
 800945e:	bf88      	it	hi
 8009460:	2200      	movhi	r2, #0
 8009462:	4413      	add	r3, r2
 8009464:	1a18      	subs	r0, r3, r0
 8009466:	b003      	add	sp, #12
 8009468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800946a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800946e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009472:	e7ed      	b.n	8009450 <__exponent+0x4c>
 8009474:	2330      	movs	r3, #48	; 0x30
 8009476:	3130      	adds	r1, #48	; 0x30
 8009478:	7083      	strb	r3, [r0, #2]
 800947a:	70c1      	strb	r1, [r0, #3]
 800947c:	1d03      	adds	r3, r0, #4
 800947e:	e7f1      	b.n	8009464 <__exponent+0x60>

08009480 <_printf_float>:
 8009480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009484:	ed2d 8b02 	vpush	{d8}
 8009488:	b08d      	sub	sp, #52	; 0x34
 800948a:	460c      	mov	r4, r1
 800948c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009490:	4616      	mov	r6, r2
 8009492:	461f      	mov	r7, r3
 8009494:	4605      	mov	r5, r0
 8009496:	f000 fdc9 	bl	800a02c <_localeconv_r>
 800949a:	f8d0 a000 	ldr.w	sl, [r0]
 800949e:	4650      	mov	r0, sl
 80094a0:	f7f6 fefe 	bl	80002a0 <strlen>
 80094a4:	2300      	movs	r3, #0
 80094a6:	930a      	str	r3, [sp, #40]	; 0x28
 80094a8:	6823      	ldr	r3, [r4, #0]
 80094aa:	9305      	str	r3, [sp, #20]
 80094ac:	f8d8 3000 	ldr.w	r3, [r8]
 80094b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80094b4:	3307      	adds	r3, #7
 80094b6:	f023 0307 	bic.w	r3, r3, #7
 80094ba:	f103 0208 	add.w	r2, r3, #8
 80094be:	f8c8 2000 	str.w	r2, [r8]
 80094c2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80094c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094ca:	9307      	str	r3, [sp, #28]
 80094cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80094d0:	ee08 0a10 	vmov	s16, r0
 80094d4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80094d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094dc:	4b9e      	ldr	r3, [pc, #632]	; (8009758 <_printf_float+0x2d8>)
 80094de:	f04f 32ff 	mov.w	r2, #4294967295
 80094e2:	f7f7 fb3b 	bl	8000b5c <__aeabi_dcmpun>
 80094e6:	bb88      	cbnz	r0, 800954c <_printf_float+0xcc>
 80094e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094ec:	4b9a      	ldr	r3, [pc, #616]	; (8009758 <_printf_float+0x2d8>)
 80094ee:	f04f 32ff 	mov.w	r2, #4294967295
 80094f2:	f7f7 fb15 	bl	8000b20 <__aeabi_dcmple>
 80094f6:	bb48      	cbnz	r0, 800954c <_printf_float+0xcc>
 80094f8:	2200      	movs	r2, #0
 80094fa:	2300      	movs	r3, #0
 80094fc:	4640      	mov	r0, r8
 80094fe:	4649      	mov	r1, r9
 8009500:	f7f7 fb04 	bl	8000b0c <__aeabi_dcmplt>
 8009504:	b110      	cbz	r0, 800950c <_printf_float+0x8c>
 8009506:	232d      	movs	r3, #45	; 0x2d
 8009508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800950c:	4a93      	ldr	r2, [pc, #588]	; (800975c <_printf_float+0x2dc>)
 800950e:	4b94      	ldr	r3, [pc, #592]	; (8009760 <_printf_float+0x2e0>)
 8009510:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009514:	bf94      	ite	ls
 8009516:	4690      	movls	r8, r2
 8009518:	4698      	movhi	r8, r3
 800951a:	2303      	movs	r3, #3
 800951c:	6123      	str	r3, [r4, #16]
 800951e:	9b05      	ldr	r3, [sp, #20]
 8009520:	f023 0304 	bic.w	r3, r3, #4
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	f04f 0900 	mov.w	r9, #0
 800952a:	9700      	str	r7, [sp, #0]
 800952c:	4633      	mov	r3, r6
 800952e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009530:	4621      	mov	r1, r4
 8009532:	4628      	mov	r0, r5
 8009534:	f000 f9da 	bl	80098ec <_printf_common>
 8009538:	3001      	adds	r0, #1
 800953a:	f040 8090 	bne.w	800965e <_printf_float+0x1de>
 800953e:	f04f 30ff 	mov.w	r0, #4294967295
 8009542:	b00d      	add	sp, #52	; 0x34
 8009544:	ecbd 8b02 	vpop	{d8}
 8009548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800954c:	4642      	mov	r2, r8
 800954e:	464b      	mov	r3, r9
 8009550:	4640      	mov	r0, r8
 8009552:	4649      	mov	r1, r9
 8009554:	f7f7 fb02 	bl	8000b5c <__aeabi_dcmpun>
 8009558:	b140      	cbz	r0, 800956c <_printf_float+0xec>
 800955a:	464b      	mov	r3, r9
 800955c:	2b00      	cmp	r3, #0
 800955e:	bfbc      	itt	lt
 8009560:	232d      	movlt	r3, #45	; 0x2d
 8009562:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009566:	4a7f      	ldr	r2, [pc, #508]	; (8009764 <_printf_float+0x2e4>)
 8009568:	4b7f      	ldr	r3, [pc, #508]	; (8009768 <_printf_float+0x2e8>)
 800956a:	e7d1      	b.n	8009510 <_printf_float+0x90>
 800956c:	6863      	ldr	r3, [r4, #4]
 800956e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009572:	9206      	str	r2, [sp, #24]
 8009574:	1c5a      	adds	r2, r3, #1
 8009576:	d13f      	bne.n	80095f8 <_printf_float+0x178>
 8009578:	2306      	movs	r3, #6
 800957a:	6063      	str	r3, [r4, #4]
 800957c:	9b05      	ldr	r3, [sp, #20]
 800957e:	6861      	ldr	r1, [r4, #4]
 8009580:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009584:	2300      	movs	r3, #0
 8009586:	9303      	str	r3, [sp, #12]
 8009588:	ab0a      	add	r3, sp, #40	; 0x28
 800958a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800958e:	ab09      	add	r3, sp, #36	; 0x24
 8009590:	ec49 8b10 	vmov	d0, r8, r9
 8009594:	9300      	str	r3, [sp, #0]
 8009596:	6022      	str	r2, [r4, #0]
 8009598:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800959c:	4628      	mov	r0, r5
 800959e:	f7ff fecf 	bl	8009340 <__cvt>
 80095a2:	9b06      	ldr	r3, [sp, #24]
 80095a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80095a6:	2b47      	cmp	r3, #71	; 0x47
 80095a8:	4680      	mov	r8, r0
 80095aa:	d108      	bne.n	80095be <_printf_float+0x13e>
 80095ac:	1cc8      	adds	r0, r1, #3
 80095ae:	db02      	blt.n	80095b6 <_printf_float+0x136>
 80095b0:	6863      	ldr	r3, [r4, #4]
 80095b2:	4299      	cmp	r1, r3
 80095b4:	dd41      	ble.n	800963a <_printf_float+0x1ba>
 80095b6:	f1ab 0302 	sub.w	r3, fp, #2
 80095ba:	fa5f fb83 	uxtb.w	fp, r3
 80095be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80095c2:	d820      	bhi.n	8009606 <_printf_float+0x186>
 80095c4:	3901      	subs	r1, #1
 80095c6:	465a      	mov	r2, fp
 80095c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80095cc:	9109      	str	r1, [sp, #36]	; 0x24
 80095ce:	f7ff ff19 	bl	8009404 <__exponent>
 80095d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095d4:	1813      	adds	r3, r2, r0
 80095d6:	2a01      	cmp	r2, #1
 80095d8:	4681      	mov	r9, r0
 80095da:	6123      	str	r3, [r4, #16]
 80095dc:	dc02      	bgt.n	80095e4 <_printf_float+0x164>
 80095de:	6822      	ldr	r2, [r4, #0]
 80095e0:	07d2      	lsls	r2, r2, #31
 80095e2:	d501      	bpl.n	80095e8 <_printf_float+0x168>
 80095e4:	3301      	adds	r3, #1
 80095e6:	6123      	str	r3, [r4, #16]
 80095e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d09c      	beq.n	800952a <_printf_float+0xaa>
 80095f0:	232d      	movs	r3, #45	; 0x2d
 80095f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095f6:	e798      	b.n	800952a <_printf_float+0xaa>
 80095f8:	9a06      	ldr	r2, [sp, #24]
 80095fa:	2a47      	cmp	r2, #71	; 0x47
 80095fc:	d1be      	bne.n	800957c <_printf_float+0xfc>
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d1bc      	bne.n	800957c <_printf_float+0xfc>
 8009602:	2301      	movs	r3, #1
 8009604:	e7b9      	b.n	800957a <_printf_float+0xfa>
 8009606:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800960a:	d118      	bne.n	800963e <_printf_float+0x1be>
 800960c:	2900      	cmp	r1, #0
 800960e:	6863      	ldr	r3, [r4, #4]
 8009610:	dd0b      	ble.n	800962a <_printf_float+0x1aa>
 8009612:	6121      	str	r1, [r4, #16]
 8009614:	b913      	cbnz	r3, 800961c <_printf_float+0x19c>
 8009616:	6822      	ldr	r2, [r4, #0]
 8009618:	07d0      	lsls	r0, r2, #31
 800961a:	d502      	bpl.n	8009622 <_printf_float+0x1a2>
 800961c:	3301      	adds	r3, #1
 800961e:	440b      	add	r3, r1
 8009620:	6123      	str	r3, [r4, #16]
 8009622:	65a1      	str	r1, [r4, #88]	; 0x58
 8009624:	f04f 0900 	mov.w	r9, #0
 8009628:	e7de      	b.n	80095e8 <_printf_float+0x168>
 800962a:	b913      	cbnz	r3, 8009632 <_printf_float+0x1b2>
 800962c:	6822      	ldr	r2, [r4, #0]
 800962e:	07d2      	lsls	r2, r2, #31
 8009630:	d501      	bpl.n	8009636 <_printf_float+0x1b6>
 8009632:	3302      	adds	r3, #2
 8009634:	e7f4      	b.n	8009620 <_printf_float+0x1a0>
 8009636:	2301      	movs	r3, #1
 8009638:	e7f2      	b.n	8009620 <_printf_float+0x1a0>
 800963a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800963e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009640:	4299      	cmp	r1, r3
 8009642:	db05      	blt.n	8009650 <_printf_float+0x1d0>
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	6121      	str	r1, [r4, #16]
 8009648:	07d8      	lsls	r0, r3, #31
 800964a:	d5ea      	bpl.n	8009622 <_printf_float+0x1a2>
 800964c:	1c4b      	adds	r3, r1, #1
 800964e:	e7e7      	b.n	8009620 <_printf_float+0x1a0>
 8009650:	2900      	cmp	r1, #0
 8009652:	bfd4      	ite	le
 8009654:	f1c1 0202 	rsble	r2, r1, #2
 8009658:	2201      	movgt	r2, #1
 800965a:	4413      	add	r3, r2
 800965c:	e7e0      	b.n	8009620 <_printf_float+0x1a0>
 800965e:	6823      	ldr	r3, [r4, #0]
 8009660:	055a      	lsls	r2, r3, #21
 8009662:	d407      	bmi.n	8009674 <_printf_float+0x1f4>
 8009664:	6923      	ldr	r3, [r4, #16]
 8009666:	4642      	mov	r2, r8
 8009668:	4631      	mov	r1, r6
 800966a:	4628      	mov	r0, r5
 800966c:	47b8      	blx	r7
 800966e:	3001      	adds	r0, #1
 8009670:	d12c      	bne.n	80096cc <_printf_float+0x24c>
 8009672:	e764      	b.n	800953e <_printf_float+0xbe>
 8009674:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009678:	f240 80e0 	bls.w	800983c <_printf_float+0x3bc>
 800967c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009680:	2200      	movs	r2, #0
 8009682:	2300      	movs	r3, #0
 8009684:	f7f7 fa38 	bl	8000af8 <__aeabi_dcmpeq>
 8009688:	2800      	cmp	r0, #0
 800968a:	d034      	beq.n	80096f6 <_printf_float+0x276>
 800968c:	4a37      	ldr	r2, [pc, #220]	; (800976c <_printf_float+0x2ec>)
 800968e:	2301      	movs	r3, #1
 8009690:	4631      	mov	r1, r6
 8009692:	4628      	mov	r0, r5
 8009694:	47b8      	blx	r7
 8009696:	3001      	adds	r0, #1
 8009698:	f43f af51 	beq.w	800953e <_printf_float+0xbe>
 800969c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096a0:	429a      	cmp	r2, r3
 80096a2:	db02      	blt.n	80096aa <_printf_float+0x22a>
 80096a4:	6823      	ldr	r3, [r4, #0]
 80096a6:	07d8      	lsls	r0, r3, #31
 80096a8:	d510      	bpl.n	80096cc <_printf_float+0x24c>
 80096aa:	ee18 3a10 	vmov	r3, s16
 80096ae:	4652      	mov	r2, sl
 80096b0:	4631      	mov	r1, r6
 80096b2:	4628      	mov	r0, r5
 80096b4:	47b8      	blx	r7
 80096b6:	3001      	adds	r0, #1
 80096b8:	f43f af41 	beq.w	800953e <_printf_float+0xbe>
 80096bc:	f04f 0800 	mov.w	r8, #0
 80096c0:	f104 091a 	add.w	r9, r4, #26
 80096c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096c6:	3b01      	subs	r3, #1
 80096c8:	4543      	cmp	r3, r8
 80096ca:	dc09      	bgt.n	80096e0 <_printf_float+0x260>
 80096cc:	6823      	ldr	r3, [r4, #0]
 80096ce:	079b      	lsls	r3, r3, #30
 80096d0:	f100 8107 	bmi.w	80098e2 <_printf_float+0x462>
 80096d4:	68e0      	ldr	r0, [r4, #12]
 80096d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096d8:	4298      	cmp	r0, r3
 80096da:	bfb8      	it	lt
 80096dc:	4618      	movlt	r0, r3
 80096de:	e730      	b.n	8009542 <_printf_float+0xc2>
 80096e0:	2301      	movs	r3, #1
 80096e2:	464a      	mov	r2, r9
 80096e4:	4631      	mov	r1, r6
 80096e6:	4628      	mov	r0, r5
 80096e8:	47b8      	blx	r7
 80096ea:	3001      	adds	r0, #1
 80096ec:	f43f af27 	beq.w	800953e <_printf_float+0xbe>
 80096f0:	f108 0801 	add.w	r8, r8, #1
 80096f4:	e7e6      	b.n	80096c4 <_printf_float+0x244>
 80096f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	dc39      	bgt.n	8009770 <_printf_float+0x2f0>
 80096fc:	4a1b      	ldr	r2, [pc, #108]	; (800976c <_printf_float+0x2ec>)
 80096fe:	2301      	movs	r3, #1
 8009700:	4631      	mov	r1, r6
 8009702:	4628      	mov	r0, r5
 8009704:	47b8      	blx	r7
 8009706:	3001      	adds	r0, #1
 8009708:	f43f af19 	beq.w	800953e <_printf_float+0xbe>
 800970c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009710:	4313      	orrs	r3, r2
 8009712:	d102      	bne.n	800971a <_printf_float+0x29a>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	07d9      	lsls	r1, r3, #31
 8009718:	d5d8      	bpl.n	80096cc <_printf_float+0x24c>
 800971a:	ee18 3a10 	vmov	r3, s16
 800971e:	4652      	mov	r2, sl
 8009720:	4631      	mov	r1, r6
 8009722:	4628      	mov	r0, r5
 8009724:	47b8      	blx	r7
 8009726:	3001      	adds	r0, #1
 8009728:	f43f af09 	beq.w	800953e <_printf_float+0xbe>
 800972c:	f04f 0900 	mov.w	r9, #0
 8009730:	f104 0a1a 	add.w	sl, r4, #26
 8009734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009736:	425b      	negs	r3, r3
 8009738:	454b      	cmp	r3, r9
 800973a:	dc01      	bgt.n	8009740 <_printf_float+0x2c0>
 800973c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800973e:	e792      	b.n	8009666 <_printf_float+0x1e6>
 8009740:	2301      	movs	r3, #1
 8009742:	4652      	mov	r2, sl
 8009744:	4631      	mov	r1, r6
 8009746:	4628      	mov	r0, r5
 8009748:	47b8      	blx	r7
 800974a:	3001      	adds	r0, #1
 800974c:	f43f aef7 	beq.w	800953e <_printf_float+0xbe>
 8009750:	f109 0901 	add.w	r9, r9, #1
 8009754:	e7ee      	b.n	8009734 <_printf_float+0x2b4>
 8009756:	bf00      	nop
 8009758:	7fefffff 	.word	0x7fefffff
 800975c:	0800bf14 	.word	0x0800bf14
 8009760:	0800bf18 	.word	0x0800bf18
 8009764:	0800bf1c 	.word	0x0800bf1c
 8009768:	0800bf20 	.word	0x0800bf20
 800976c:	0800bf24 	.word	0x0800bf24
 8009770:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009772:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009774:	429a      	cmp	r2, r3
 8009776:	bfa8      	it	ge
 8009778:	461a      	movge	r2, r3
 800977a:	2a00      	cmp	r2, #0
 800977c:	4691      	mov	r9, r2
 800977e:	dc37      	bgt.n	80097f0 <_printf_float+0x370>
 8009780:	f04f 0b00 	mov.w	fp, #0
 8009784:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009788:	f104 021a 	add.w	r2, r4, #26
 800978c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800978e:	9305      	str	r3, [sp, #20]
 8009790:	eba3 0309 	sub.w	r3, r3, r9
 8009794:	455b      	cmp	r3, fp
 8009796:	dc33      	bgt.n	8009800 <_printf_float+0x380>
 8009798:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800979c:	429a      	cmp	r2, r3
 800979e:	db3b      	blt.n	8009818 <_printf_float+0x398>
 80097a0:	6823      	ldr	r3, [r4, #0]
 80097a2:	07da      	lsls	r2, r3, #31
 80097a4:	d438      	bmi.n	8009818 <_printf_float+0x398>
 80097a6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80097aa:	eba2 0903 	sub.w	r9, r2, r3
 80097ae:	9b05      	ldr	r3, [sp, #20]
 80097b0:	1ad2      	subs	r2, r2, r3
 80097b2:	4591      	cmp	r9, r2
 80097b4:	bfa8      	it	ge
 80097b6:	4691      	movge	r9, r2
 80097b8:	f1b9 0f00 	cmp.w	r9, #0
 80097bc:	dc35      	bgt.n	800982a <_printf_float+0x3aa>
 80097be:	f04f 0800 	mov.w	r8, #0
 80097c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097c6:	f104 0a1a 	add.w	sl, r4, #26
 80097ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097ce:	1a9b      	subs	r3, r3, r2
 80097d0:	eba3 0309 	sub.w	r3, r3, r9
 80097d4:	4543      	cmp	r3, r8
 80097d6:	f77f af79 	ble.w	80096cc <_printf_float+0x24c>
 80097da:	2301      	movs	r3, #1
 80097dc:	4652      	mov	r2, sl
 80097de:	4631      	mov	r1, r6
 80097e0:	4628      	mov	r0, r5
 80097e2:	47b8      	blx	r7
 80097e4:	3001      	adds	r0, #1
 80097e6:	f43f aeaa 	beq.w	800953e <_printf_float+0xbe>
 80097ea:	f108 0801 	add.w	r8, r8, #1
 80097ee:	e7ec      	b.n	80097ca <_printf_float+0x34a>
 80097f0:	4613      	mov	r3, r2
 80097f2:	4631      	mov	r1, r6
 80097f4:	4642      	mov	r2, r8
 80097f6:	4628      	mov	r0, r5
 80097f8:	47b8      	blx	r7
 80097fa:	3001      	adds	r0, #1
 80097fc:	d1c0      	bne.n	8009780 <_printf_float+0x300>
 80097fe:	e69e      	b.n	800953e <_printf_float+0xbe>
 8009800:	2301      	movs	r3, #1
 8009802:	4631      	mov	r1, r6
 8009804:	4628      	mov	r0, r5
 8009806:	9205      	str	r2, [sp, #20]
 8009808:	47b8      	blx	r7
 800980a:	3001      	adds	r0, #1
 800980c:	f43f ae97 	beq.w	800953e <_printf_float+0xbe>
 8009810:	9a05      	ldr	r2, [sp, #20]
 8009812:	f10b 0b01 	add.w	fp, fp, #1
 8009816:	e7b9      	b.n	800978c <_printf_float+0x30c>
 8009818:	ee18 3a10 	vmov	r3, s16
 800981c:	4652      	mov	r2, sl
 800981e:	4631      	mov	r1, r6
 8009820:	4628      	mov	r0, r5
 8009822:	47b8      	blx	r7
 8009824:	3001      	adds	r0, #1
 8009826:	d1be      	bne.n	80097a6 <_printf_float+0x326>
 8009828:	e689      	b.n	800953e <_printf_float+0xbe>
 800982a:	9a05      	ldr	r2, [sp, #20]
 800982c:	464b      	mov	r3, r9
 800982e:	4442      	add	r2, r8
 8009830:	4631      	mov	r1, r6
 8009832:	4628      	mov	r0, r5
 8009834:	47b8      	blx	r7
 8009836:	3001      	adds	r0, #1
 8009838:	d1c1      	bne.n	80097be <_printf_float+0x33e>
 800983a:	e680      	b.n	800953e <_printf_float+0xbe>
 800983c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800983e:	2a01      	cmp	r2, #1
 8009840:	dc01      	bgt.n	8009846 <_printf_float+0x3c6>
 8009842:	07db      	lsls	r3, r3, #31
 8009844:	d53a      	bpl.n	80098bc <_printf_float+0x43c>
 8009846:	2301      	movs	r3, #1
 8009848:	4642      	mov	r2, r8
 800984a:	4631      	mov	r1, r6
 800984c:	4628      	mov	r0, r5
 800984e:	47b8      	blx	r7
 8009850:	3001      	adds	r0, #1
 8009852:	f43f ae74 	beq.w	800953e <_printf_float+0xbe>
 8009856:	ee18 3a10 	vmov	r3, s16
 800985a:	4652      	mov	r2, sl
 800985c:	4631      	mov	r1, r6
 800985e:	4628      	mov	r0, r5
 8009860:	47b8      	blx	r7
 8009862:	3001      	adds	r0, #1
 8009864:	f43f ae6b 	beq.w	800953e <_printf_float+0xbe>
 8009868:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800986c:	2200      	movs	r2, #0
 800986e:	2300      	movs	r3, #0
 8009870:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009874:	f7f7 f940 	bl	8000af8 <__aeabi_dcmpeq>
 8009878:	b9d8      	cbnz	r0, 80098b2 <_printf_float+0x432>
 800987a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800987e:	f108 0201 	add.w	r2, r8, #1
 8009882:	4631      	mov	r1, r6
 8009884:	4628      	mov	r0, r5
 8009886:	47b8      	blx	r7
 8009888:	3001      	adds	r0, #1
 800988a:	d10e      	bne.n	80098aa <_printf_float+0x42a>
 800988c:	e657      	b.n	800953e <_printf_float+0xbe>
 800988e:	2301      	movs	r3, #1
 8009890:	4652      	mov	r2, sl
 8009892:	4631      	mov	r1, r6
 8009894:	4628      	mov	r0, r5
 8009896:	47b8      	blx	r7
 8009898:	3001      	adds	r0, #1
 800989a:	f43f ae50 	beq.w	800953e <_printf_float+0xbe>
 800989e:	f108 0801 	add.w	r8, r8, #1
 80098a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a4:	3b01      	subs	r3, #1
 80098a6:	4543      	cmp	r3, r8
 80098a8:	dcf1      	bgt.n	800988e <_printf_float+0x40e>
 80098aa:	464b      	mov	r3, r9
 80098ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80098b0:	e6da      	b.n	8009668 <_printf_float+0x1e8>
 80098b2:	f04f 0800 	mov.w	r8, #0
 80098b6:	f104 0a1a 	add.w	sl, r4, #26
 80098ba:	e7f2      	b.n	80098a2 <_printf_float+0x422>
 80098bc:	2301      	movs	r3, #1
 80098be:	4642      	mov	r2, r8
 80098c0:	e7df      	b.n	8009882 <_printf_float+0x402>
 80098c2:	2301      	movs	r3, #1
 80098c4:	464a      	mov	r2, r9
 80098c6:	4631      	mov	r1, r6
 80098c8:	4628      	mov	r0, r5
 80098ca:	47b8      	blx	r7
 80098cc:	3001      	adds	r0, #1
 80098ce:	f43f ae36 	beq.w	800953e <_printf_float+0xbe>
 80098d2:	f108 0801 	add.w	r8, r8, #1
 80098d6:	68e3      	ldr	r3, [r4, #12]
 80098d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098da:	1a5b      	subs	r3, r3, r1
 80098dc:	4543      	cmp	r3, r8
 80098de:	dcf0      	bgt.n	80098c2 <_printf_float+0x442>
 80098e0:	e6f8      	b.n	80096d4 <_printf_float+0x254>
 80098e2:	f04f 0800 	mov.w	r8, #0
 80098e6:	f104 0919 	add.w	r9, r4, #25
 80098ea:	e7f4      	b.n	80098d6 <_printf_float+0x456>

080098ec <_printf_common>:
 80098ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f0:	4616      	mov	r6, r2
 80098f2:	4699      	mov	r9, r3
 80098f4:	688a      	ldr	r2, [r1, #8]
 80098f6:	690b      	ldr	r3, [r1, #16]
 80098f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098fc:	4293      	cmp	r3, r2
 80098fe:	bfb8      	it	lt
 8009900:	4613      	movlt	r3, r2
 8009902:	6033      	str	r3, [r6, #0]
 8009904:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009908:	4607      	mov	r7, r0
 800990a:	460c      	mov	r4, r1
 800990c:	b10a      	cbz	r2, 8009912 <_printf_common+0x26>
 800990e:	3301      	adds	r3, #1
 8009910:	6033      	str	r3, [r6, #0]
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	0699      	lsls	r1, r3, #26
 8009916:	bf42      	ittt	mi
 8009918:	6833      	ldrmi	r3, [r6, #0]
 800991a:	3302      	addmi	r3, #2
 800991c:	6033      	strmi	r3, [r6, #0]
 800991e:	6825      	ldr	r5, [r4, #0]
 8009920:	f015 0506 	ands.w	r5, r5, #6
 8009924:	d106      	bne.n	8009934 <_printf_common+0x48>
 8009926:	f104 0a19 	add.w	sl, r4, #25
 800992a:	68e3      	ldr	r3, [r4, #12]
 800992c:	6832      	ldr	r2, [r6, #0]
 800992e:	1a9b      	subs	r3, r3, r2
 8009930:	42ab      	cmp	r3, r5
 8009932:	dc26      	bgt.n	8009982 <_printf_common+0x96>
 8009934:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009938:	1e13      	subs	r3, r2, #0
 800993a:	6822      	ldr	r2, [r4, #0]
 800993c:	bf18      	it	ne
 800993e:	2301      	movne	r3, #1
 8009940:	0692      	lsls	r2, r2, #26
 8009942:	d42b      	bmi.n	800999c <_printf_common+0xb0>
 8009944:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009948:	4649      	mov	r1, r9
 800994a:	4638      	mov	r0, r7
 800994c:	47c0      	blx	r8
 800994e:	3001      	adds	r0, #1
 8009950:	d01e      	beq.n	8009990 <_printf_common+0xa4>
 8009952:	6823      	ldr	r3, [r4, #0]
 8009954:	6922      	ldr	r2, [r4, #16]
 8009956:	f003 0306 	and.w	r3, r3, #6
 800995a:	2b04      	cmp	r3, #4
 800995c:	bf02      	ittt	eq
 800995e:	68e5      	ldreq	r5, [r4, #12]
 8009960:	6833      	ldreq	r3, [r6, #0]
 8009962:	1aed      	subeq	r5, r5, r3
 8009964:	68a3      	ldr	r3, [r4, #8]
 8009966:	bf0c      	ite	eq
 8009968:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800996c:	2500      	movne	r5, #0
 800996e:	4293      	cmp	r3, r2
 8009970:	bfc4      	itt	gt
 8009972:	1a9b      	subgt	r3, r3, r2
 8009974:	18ed      	addgt	r5, r5, r3
 8009976:	2600      	movs	r6, #0
 8009978:	341a      	adds	r4, #26
 800997a:	42b5      	cmp	r5, r6
 800997c:	d11a      	bne.n	80099b4 <_printf_common+0xc8>
 800997e:	2000      	movs	r0, #0
 8009980:	e008      	b.n	8009994 <_printf_common+0xa8>
 8009982:	2301      	movs	r3, #1
 8009984:	4652      	mov	r2, sl
 8009986:	4649      	mov	r1, r9
 8009988:	4638      	mov	r0, r7
 800998a:	47c0      	blx	r8
 800998c:	3001      	adds	r0, #1
 800998e:	d103      	bne.n	8009998 <_printf_common+0xac>
 8009990:	f04f 30ff 	mov.w	r0, #4294967295
 8009994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009998:	3501      	adds	r5, #1
 800999a:	e7c6      	b.n	800992a <_printf_common+0x3e>
 800999c:	18e1      	adds	r1, r4, r3
 800999e:	1c5a      	adds	r2, r3, #1
 80099a0:	2030      	movs	r0, #48	; 0x30
 80099a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80099a6:	4422      	add	r2, r4
 80099a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80099ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80099b0:	3302      	adds	r3, #2
 80099b2:	e7c7      	b.n	8009944 <_printf_common+0x58>
 80099b4:	2301      	movs	r3, #1
 80099b6:	4622      	mov	r2, r4
 80099b8:	4649      	mov	r1, r9
 80099ba:	4638      	mov	r0, r7
 80099bc:	47c0      	blx	r8
 80099be:	3001      	adds	r0, #1
 80099c0:	d0e6      	beq.n	8009990 <_printf_common+0xa4>
 80099c2:	3601      	adds	r6, #1
 80099c4:	e7d9      	b.n	800997a <_printf_common+0x8e>
	...

080099c8 <_printf_i>:
 80099c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099cc:	7e0f      	ldrb	r7, [r1, #24]
 80099ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80099d0:	2f78      	cmp	r7, #120	; 0x78
 80099d2:	4691      	mov	r9, r2
 80099d4:	4680      	mov	r8, r0
 80099d6:	460c      	mov	r4, r1
 80099d8:	469a      	mov	sl, r3
 80099da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80099de:	d807      	bhi.n	80099f0 <_printf_i+0x28>
 80099e0:	2f62      	cmp	r7, #98	; 0x62
 80099e2:	d80a      	bhi.n	80099fa <_printf_i+0x32>
 80099e4:	2f00      	cmp	r7, #0
 80099e6:	f000 80d4 	beq.w	8009b92 <_printf_i+0x1ca>
 80099ea:	2f58      	cmp	r7, #88	; 0x58
 80099ec:	f000 80c0 	beq.w	8009b70 <_printf_i+0x1a8>
 80099f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80099f8:	e03a      	b.n	8009a70 <_printf_i+0xa8>
 80099fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80099fe:	2b15      	cmp	r3, #21
 8009a00:	d8f6      	bhi.n	80099f0 <_printf_i+0x28>
 8009a02:	a101      	add	r1, pc, #4	; (adr r1, 8009a08 <_printf_i+0x40>)
 8009a04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a08:	08009a61 	.word	0x08009a61
 8009a0c:	08009a75 	.word	0x08009a75
 8009a10:	080099f1 	.word	0x080099f1
 8009a14:	080099f1 	.word	0x080099f1
 8009a18:	080099f1 	.word	0x080099f1
 8009a1c:	080099f1 	.word	0x080099f1
 8009a20:	08009a75 	.word	0x08009a75
 8009a24:	080099f1 	.word	0x080099f1
 8009a28:	080099f1 	.word	0x080099f1
 8009a2c:	080099f1 	.word	0x080099f1
 8009a30:	080099f1 	.word	0x080099f1
 8009a34:	08009b79 	.word	0x08009b79
 8009a38:	08009aa1 	.word	0x08009aa1
 8009a3c:	08009b33 	.word	0x08009b33
 8009a40:	080099f1 	.word	0x080099f1
 8009a44:	080099f1 	.word	0x080099f1
 8009a48:	08009b9b 	.word	0x08009b9b
 8009a4c:	080099f1 	.word	0x080099f1
 8009a50:	08009aa1 	.word	0x08009aa1
 8009a54:	080099f1 	.word	0x080099f1
 8009a58:	080099f1 	.word	0x080099f1
 8009a5c:	08009b3b 	.word	0x08009b3b
 8009a60:	682b      	ldr	r3, [r5, #0]
 8009a62:	1d1a      	adds	r2, r3, #4
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	602a      	str	r2, [r5, #0]
 8009a68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a70:	2301      	movs	r3, #1
 8009a72:	e09f      	b.n	8009bb4 <_printf_i+0x1ec>
 8009a74:	6820      	ldr	r0, [r4, #0]
 8009a76:	682b      	ldr	r3, [r5, #0]
 8009a78:	0607      	lsls	r7, r0, #24
 8009a7a:	f103 0104 	add.w	r1, r3, #4
 8009a7e:	6029      	str	r1, [r5, #0]
 8009a80:	d501      	bpl.n	8009a86 <_printf_i+0xbe>
 8009a82:	681e      	ldr	r6, [r3, #0]
 8009a84:	e003      	b.n	8009a8e <_printf_i+0xc6>
 8009a86:	0646      	lsls	r6, r0, #25
 8009a88:	d5fb      	bpl.n	8009a82 <_printf_i+0xba>
 8009a8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009a8e:	2e00      	cmp	r6, #0
 8009a90:	da03      	bge.n	8009a9a <_printf_i+0xd2>
 8009a92:	232d      	movs	r3, #45	; 0x2d
 8009a94:	4276      	negs	r6, r6
 8009a96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a9a:	485a      	ldr	r0, [pc, #360]	; (8009c04 <_printf_i+0x23c>)
 8009a9c:	230a      	movs	r3, #10
 8009a9e:	e012      	b.n	8009ac6 <_printf_i+0xfe>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	6820      	ldr	r0, [r4, #0]
 8009aa4:	1d19      	adds	r1, r3, #4
 8009aa6:	6029      	str	r1, [r5, #0]
 8009aa8:	0605      	lsls	r5, r0, #24
 8009aaa:	d501      	bpl.n	8009ab0 <_printf_i+0xe8>
 8009aac:	681e      	ldr	r6, [r3, #0]
 8009aae:	e002      	b.n	8009ab6 <_printf_i+0xee>
 8009ab0:	0641      	lsls	r1, r0, #25
 8009ab2:	d5fb      	bpl.n	8009aac <_printf_i+0xe4>
 8009ab4:	881e      	ldrh	r6, [r3, #0]
 8009ab6:	4853      	ldr	r0, [pc, #332]	; (8009c04 <_printf_i+0x23c>)
 8009ab8:	2f6f      	cmp	r7, #111	; 0x6f
 8009aba:	bf0c      	ite	eq
 8009abc:	2308      	moveq	r3, #8
 8009abe:	230a      	movne	r3, #10
 8009ac0:	2100      	movs	r1, #0
 8009ac2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ac6:	6865      	ldr	r5, [r4, #4]
 8009ac8:	60a5      	str	r5, [r4, #8]
 8009aca:	2d00      	cmp	r5, #0
 8009acc:	bfa2      	ittt	ge
 8009ace:	6821      	ldrge	r1, [r4, #0]
 8009ad0:	f021 0104 	bicge.w	r1, r1, #4
 8009ad4:	6021      	strge	r1, [r4, #0]
 8009ad6:	b90e      	cbnz	r6, 8009adc <_printf_i+0x114>
 8009ad8:	2d00      	cmp	r5, #0
 8009ada:	d04b      	beq.n	8009b74 <_printf_i+0x1ac>
 8009adc:	4615      	mov	r5, r2
 8009ade:	fbb6 f1f3 	udiv	r1, r6, r3
 8009ae2:	fb03 6711 	mls	r7, r3, r1, r6
 8009ae6:	5dc7      	ldrb	r7, [r0, r7]
 8009ae8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009aec:	4637      	mov	r7, r6
 8009aee:	42bb      	cmp	r3, r7
 8009af0:	460e      	mov	r6, r1
 8009af2:	d9f4      	bls.n	8009ade <_printf_i+0x116>
 8009af4:	2b08      	cmp	r3, #8
 8009af6:	d10b      	bne.n	8009b10 <_printf_i+0x148>
 8009af8:	6823      	ldr	r3, [r4, #0]
 8009afa:	07de      	lsls	r6, r3, #31
 8009afc:	d508      	bpl.n	8009b10 <_printf_i+0x148>
 8009afe:	6923      	ldr	r3, [r4, #16]
 8009b00:	6861      	ldr	r1, [r4, #4]
 8009b02:	4299      	cmp	r1, r3
 8009b04:	bfde      	ittt	le
 8009b06:	2330      	movle	r3, #48	; 0x30
 8009b08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009b0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009b10:	1b52      	subs	r2, r2, r5
 8009b12:	6122      	str	r2, [r4, #16]
 8009b14:	f8cd a000 	str.w	sl, [sp]
 8009b18:	464b      	mov	r3, r9
 8009b1a:	aa03      	add	r2, sp, #12
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	4640      	mov	r0, r8
 8009b20:	f7ff fee4 	bl	80098ec <_printf_common>
 8009b24:	3001      	adds	r0, #1
 8009b26:	d14a      	bne.n	8009bbe <_printf_i+0x1f6>
 8009b28:	f04f 30ff 	mov.w	r0, #4294967295
 8009b2c:	b004      	add	sp, #16
 8009b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b32:	6823      	ldr	r3, [r4, #0]
 8009b34:	f043 0320 	orr.w	r3, r3, #32
 8009b38:	6023      	str	r3, [r4, #0]
 8009b3a:	4833      	ldr	r0, [pc, #204]	; (8009c08 <_printf_i+0x240>)
 8009b3c:	2778      	movs	r7, #120	; 0x78
 8009b3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009b42:	6823      	ldr	r3, [r4, #0]
 8009b44:	6829      	ldr	r1, [r5, #0]
 8009b46:	061f      	lsls	r7, r3, #24
 8009b48:	f851 6b04 	ldr.w	r6, [r1], #4
 8009b4c:	d402      	bmi.n	8009b54 <_printf_i+0x18c>
 8009b4e:	065f      	lsls	r7, r3, #25
 8009b50:	bf48      	it	mi
 8009b52:	b2b6      	uxthmi	r6, r6
 8009b54:	07df      	lsls	r7, r3, #31
 8009b56:	bf48      	it	mi
 8009b58:	f043 0320 	orrmi.w	r3, r3, #32
 8009b5c:	6029      	str	r1, [r5, #0]
 8009b5e:	bf48      	it	mi
 8009b60:	6023      	strmi	r3, [r4, #0]
 8009b62:	b91e      	cbnz	r6, 8009b6c <_printf_i+0x1a4>
 8009b64:	6823      	ldr	r3, [r4, #0]
 8009b66:	f023 0320 	bic.w	r3, r3, #32
 8009b6a:	6023      	str	r3, [r4, #0]
 8009b6c:	2310      	movs	r3, #16
 8009b6e:	e7a7      	b.n	8009ac0 <_printf_i+0xf8>
 8009b70:	4824      	ldr	r0, [pc, #144]	; (8009c04 <_printf_i+0x23c>)
 8009b72:	e7e4      	b.n	8009b3e <_printf_i+0x176>
 8009b74:	4615      	mov	r5, r2
 8009b76:	e7bd      	b.n	8009af4 <_printf_i+0x12c>
 8009b78:	682b      	ldr	r3, [r5, #0]
 8009b7a:	6826      	ldr	r6, [r4, #0]
 8009b7c:	6961      	ldr	r1, [r4, #20]
 8009b7e:	1d18      	adds	r0, r3, #4
 8009b80:	6028      	str	r0, [r5, #0]
 8009b82:	0635      	lsls	r5, r6, #24
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	d501      	bpl.n	8009b8c <_printf_i+0x1c4>
 8009b88:	6019      	str	r1, [r3, #0]
 8009b8a:	e002      	b.n	8009b92 <_printf_i+0x1ca>
 8009b8c:	0670      	lsls	r0, r6, #25
 8009b8e:	d5fb      	bpl.n	8009b88 <_printf_i+0x1c0>
 8009b90:	8019      	strh	r1, [r3, #0]
 8009b92:	2300      	movs	r3, #0
 8009b94:	6123      	str	r3, [r4, #16]
 8009b96:	4615      	mov	r5, r2
 8009b98:	e7bc      	b.n	8009b14 <_printf_i+0x14c>
 8009b9a:	682b      	ldr	r3, [r5, #0]
 8009b9c:	1d1a      	adds	r2, r3, #4
 8009b9e:	602a      	str	r2, [r5, #0]
 8009ba0:	681d      	ldr	r5, [r3, #0]
 8009ba2:	6862      	ldr	r2, [r4, #4]
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	f7f6 fb2a 	bl	8000200 <memchr>
 8009bac:	b108      	cbz	r0, 8009bb2 <_printf_i+0x1ea>
 8009bae:	1b40      	subs	r0, r0, r5
 8009bb0:	6060      	str	r0, [r4, #4]
 8009bb2:	6863      	ldr	r3, [r4, #4]
 8009bb4:	6123      	str	r3, [r4, #16]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bbc:	e7aa      	b.n	8009b14 <_printf_i+0x14c>
 8009bbe:	6923      	ldr	r3, [r4, #16]
 8009bc0:	462a      	mov	r2, r5
 8009bc2:	4649      	mov	r1, r9
 8009bc4:	4640      	mov	r0, r8
 8009bc6:	47d0      	blx	sl
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d0ad      	beq.n	8009b28 <_printf_i+0x160>
 8009bcc:	6823      	ldr	r3, [r4, #0]
 8009bce:	079b      	lsls	r3, r3, #30
 8009bd0:	d413      	bmi.n	8009bfa <_printf_i+0x232>
 8009bd2:	68e0      	ldr	r0, [r4, #12]
 8009bd4:	9b03      	ldr	r3, [sp, #12]
 8009bd6:	4298      	cmp	r0, r3
 8009bd8:	bfb8      	it	lt
 8009bda:	4618      	movlt	r0, r3
 8009bdc:	e7a6      	b.n	8009b2c <_printf_i+0x164>
 8009bde:	2301      	movs	r3, #1
 8009be0:	4632      	mov	r2, r6
 8009be2:	4649      	mov	r1, r9
 8009be4:	4640      	mov	r0, r8
 8009be6:	47d0      	blx	sl
 8009be8:	3001      	adds	r0, #1
 8009bea:	d09d      	beq.n	8009b28 <_printf_i+0x160>
 8009bec:	3501      	adds	r5, #1
 8009bee:	68e3      	ldr	r3, [r4, #12]
 8009bf0:	9903      	ldr	r1, [sp, #12]
 8009bf2:	1a5b      	subs	r3, r3, r1
 8009bf4:	42ab      	cmp	r3, r5
 8009bf6:	dcf2      	bgt.n	8009bde <_printf_i+0x216>
 8009bf8:	e7eb      	b.n	8009bd2 <_printf_i+0x20a>
 8009bfa:	2500      	movs	r5, #0
 8009bfc:	f104 0619 	add.w	r6, r4, #25
 8009c00:	e7f5      	b.n	8009bee <_printf_i+0x226>
 8009c02:	bf00      	nop
 8009c04:	0800bf26 	.word	0x0800bf26
 8009c08:	0800bf37 	.word	0x0800bf37

08009c0c <std>:
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	b510      	push	{r4, lr}
 8009c10:	4604      	mov	r4, r0
 8009c12:	e9c0 3300 	strd	r3, r3, [r0]
 8009c16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c1a:	6083      	str	r3, [r0, #8]
 8009c1c:	8181      	strh	r1, [r0, #12]
 8009c1e:	6643      	str	r3, [r0, #100]	; 0x64
 8009c20:	81c2      	strh	r2, [r0, #14]
 8009c22:	6183      	str	r3, [r0, #24]
 8009c24:	4619      	mov	r1, r3
 8009c26:	2208      	movs	r2, #8
 8009c28:	305c      	adds	r0, #92	; 0x5c
 8009c2a:	f000 f9f7 	bl	800a01c <memset>
 8009c2e:	4b0d      	ldr	r3, [pc, #52]	; (8009c64 <std+0x58>)
 8009c30:	6263      	str	r3, [r4, #36]	; 0x24
 8009c32:	4b0d      	ldr	r3, [pc, #52]	; (8009c68 <std+0x5c>)
 8009c34:	62a3      	str	r3, [r4, #40]	; 0x28
 8009c36:	4b0d      	ldr	r3, [pc, #52]	; (8009c6c <std+0x60>)
 8009c38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009c3a:	4b0d      	ldr	r3, [pc, #52]	; (8009c70 <std+0x64>)
 8009c3c:	6323      	str	r3, [r4, #48]	; 0x30
 8009c3e:	4b0d      	ldr	r3, [pc, #52]	; (8009c74 <std+0x68>)
 8009c40:	6224      	str	r4, [r4, #32]
 8009c42:	429c      	cmp	r4, r3
 8009c44:	d006      	beq.n	8009c54 <std+0x48>
 8009c46:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009c4a:	4294      	cmp	r4, r2
 8009c4c:	d002      	beq.n	8009c54 <std+0x48>
 8009c4e:	33d0      	adds	r3, #208	; 0xd0
 8009c50:	429c      	cmp	r4, r3
 8009c52:	d105      	bne.n	8009c60 <std+0x54>
 8009c54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c5c:	f000 ba5a 	b.w	800a114 <__retarget_lock_init_recursive>
 8009c60:	bd10      	pop	{r4, pc}
 8009c62:	bf00      	nop
 8009c64:	08009e6d 	.word	0x08009e6d
 8009c68:	08009e8f 	.word	0x08009e8f
 8009c6c:	08009ec7 	.word	0x08009ec7
 8009c70:	08009eeb 	.word	0x08009eeb
 8009c74:	2000069c 	.word	0x2000069c

08009c78 <stdio_exit_handler>:
 8009c78:	4a02      	ldr	r2, [pc, #8]	; (8009c84 <stdio_exit_handler+0xc>)
 8009c7a:	4903      	ldr	r1, [pc, #12]	; (8009c88 <stdio_exit_handler+0x10>)
 8009c7c:	4803      	ldr	r0, [pc, #12]	; (8009c8c <stdio_exit_handler+0x14>)
 8009c7e:	f000 b869 	b.w	8009d54 <_fwalk_sglue>
 8009c82:	bf00      	nop
 8009c84:	20000010 	.word	0x20000010
 8009c88:	0800baa1 	.word	0x0800baa1
 8009c8c:	2000001c 	.word	0x2000001c

08009c90 <cleanup_stdio>:
 8009c90:	6841      	ldr	r1, [r0, #4]
 8009c92:	4b0c      	ldr	r3, [pc, #48]	; (8009cc4 <cleanup_stdio+0x34>)
 8009c94:	4299      	cmp	r1, r3
 8009c96:	b510      	push	{r4, lr}
 8009c98:	4604      	mov	r4, r0
 8009c9a:	d001      	beq.n	8009ca0 <cleanup_stdio+0x10>
 8009c9c:	f001 ff00 	bl	800baa0 <_fflush_r>
 8009ca0:	68a1      	ldr	r1, [r4, #8]
 8009ca2:	4b09      	ldr	r3, [pc, #36]	; (8009cc8 <cleanup_stdio+0x38>)
 8009ca4:	4299      	cmp	r1, r3
 8009ca6:	d002      	beq.n	8009cae <cleanup_stdio+0x1e>
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f001 fef9 	bl	800baa0 <_fflush_r>
 8009cae:	68e1      	ldr	r1, [r4, #12]
 8009cb0:	4b06      	ldr	r3, [pc, #24]	; (8009ccc <cleanup_stdio+0x3c>)
 8009cb2:	4299      	cmp	r1, r3
 8009cb4:	d004      	beq.n	8009cc0 <cleanup_stdio+0x30>
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cbc:	f001 bef0 	b.w	800baa0 <_fflush_r>
 8009cc0:	bd10      	pop	{r4, pc}
 8009cc2:	bf00      	nop
 8009cc4:	2000069c 	.word	0x2000069c
 8009cc8:	20000704 	.word	0x20000704
 8009ccc:	2000076c 	.word	0x2000076c

08009cd0 <global_stdio_init.part.0>:
 8009cd0:	b510      	push	{r4, lr}
 8009cd2:	4b0b      	ldr	r3, [pc, #44]	; (8009d00 <global_stdio_init.part.0+0x30>)
 8009cd4:	4c0b      	ldr	r4, [pc, #44]	; (8009d04 <global_stdio_init.part.0+0x34>)
 8009cd6:	4a0c      	ldr	r2, [pc, #48]	; (8009d08 <global_stdio_init.part.0+0x38>)
 8009cd8:	601a      	str	r2, [r3, #0]
 8009cda:	4620      	mov	r0, r4
 8009cdc:	2200      	movs	r2, #0
 8009cde:	2104      	movs	r1, #4
 8009ce0:	f7ff ff94 	bl	8009c0c <std>
 8009ce4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009ce8:	2201      	movs	r2, #1
 8009cea:	2109      	movs	r1, #9
 8009cec:	f7ff ff8e 	bl	8009c0c <std>
 8009cf0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009cf4:	2202      	movs	r2, #2
 8009cf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cfa:	2112      	movs	r1, #18
 8009cfc:	f7ff bf86 	b.w	8009c0c <std>
 8009d00:	200007d4 	.word	0x200007d4
 8009d04:	2000069c 	.word	0x2000069c
 8009d08:	08009c79 	.word	0x08009c79

08009d0c <__sfp_lock_acquire>:
 8009d0c:	4801      	ldr	r0, [pc, #4]	; (8009d14 <__sfp_lock_acquire+0x8>)
 8009d0e:	f000 ba02 	b.w	800a116 <__retarget_lock_acquire_recursive>
 8009d12:	bf00      	nop
 8009d14:	200007dd 	.word	0x200007dd

08009d18 <__sfp_lock_release>:
 8009d18:	4801      	ldr	r0, [pc, #4]	; (8009d20 <__sfp_lock_release+0x8>)
 8009d1a:	f000 b9fd 	b.w	800a118 <__retarget_lock_release_recursive>
 8009d1e:	bf00      	nop
 8009d20:	200007dd 	.word	0x200007dd

08009d24 <__sinit>:
 8009d24:	b510      	push	{r4, lr}
 8009d26:	4604      	mov	r4, r0
 8009d28:	f7ff fff0 	bl	8009d0c <__sfp_lock_acquire>
 8009d2c:	6a23      	ldr	r3, [r4, #32]
 8009d2e:	b11b      	cbz	r3, 8009d38 <__sinit+0x14>
 8009d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d34:	f7ff bff0 	b.w	8009d18 <__sfp_lock_release>
 8009d38:	4b04      	ldr	r3, [pc, #16]	; (8009d4c <__sinit+0x28>)
 8009d3a:	6223      	str	r3, [r4, #32]
 8009d3c:	4b04      	ldr	r3, [pc, #16]	; (8009d50 <__sinit+0x2c>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d1f5      	bne.n	8009d30 <__sinit+0xc>
 8009d44:	f7ff ffc4 	bl	8009cd0 <global_stdio_init.part.0>
 8009d48:	e7f2      	b.n	8009d30 <__sinit+0xc>
 8009d4a:	bf00      	nop
 8009d4c:	08009c91 	.word	0x08009c91
 8009d50:	200007d4 	.word	0x200007d4

08009d54 <_fwalk_sglue>:
 8009d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d58:	4607      	mov	r7, r0
 8009d5a:	4688      	mov	r8, r1
 8009d5c:	4614      	mov	r4, r2
 8009d5e:	2600      	movs	r6, #0
 8009d60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d64:	f1b9 0901 	subs.w	r9, r9, #1
 8009d68:	d505      	bpl.n	8009d76 <_fwalk_sglue+0x22>
 8009d6a:	6824      	ldr	r4, [r4, #0]
 8009d6c:	2c00      	cmp	r4, #0
 8009d6e:	d1f7      	bne.n	8009d60 <_fwalk_sglue+0xc>
 8009d70:	4630      	mov	r0, r6
 8009d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d76:	89ab      	ldrh	r3, [r5, #12]
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d907      	bls.n	8009d8c <_fwalk_sglue+0x38>
 8009d7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d80:	3301      	adds	r3, #1
 8009d82:	d003      	beq.n	8009d8c <_fwalk_sglue+0x38>
 8009d84:	4629      	mov	r1, r5
 8009d86:	4638      	mov	r0, r7
 8009d88:	47c0      	blx	r8
 8009d8a:	4306      	orrs	r6, r0
 8009d8c:	3568      	adds	r5, #104	; 0x68
 8009d8e:	e7e9      	b.n	8009d64 <_fwalk_sglue+0x10>

08009d90 <iprintf>:
 8009d90:	b40f      	push	{r0, r1, r2, r3}
 8009d92:	b507      	push	{r0, r1, r2, lr}
 8009d94:	4906      	ldr	r1, [pc, #24]	; (8009db0 <iprintf+0x20>)
 8009d96:	ab04      	add	r3, sp, #16
 8009d98:	6808      	ldr	r0, [r1, #0]
 8009d9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d9e:	6881      	ldr	r1, [r0, #8]
 8009da0:	9301      	str	r3, [sp, #4]
 8009da2:	f001 fcdd 	bl	800b760 <_vfiprintf_r>
 8009da6:	b003      	add	sp, #12
 8009da8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dac:	b004      	add	sp, #16
 8009dae:	4770      	bx	lr
 8009db0:	20000068 	.word	0x20000068

08009db4 <_puts_r>:
 8009db4:	6a03      	ldr	r3, [r0, #32]
 8009db6:	b570      	push	{r4, r5, r6, lr}
 8009db8:	6884      	ldr	r4, [r0, #8]
 8009dba:	4605      	mov	r5, r0
 8009dbc:	460e      	mov	r6, r1
 8009dbe:	b90b      	cbnz	r3, 8009dc4 <_puts_r+0x10>
 8009dc0:	f7ff ffb0 	bl	8009d24 <__sinit>
 8009dc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dc6:	07db      	lsls	r3, r3, #31
 8009dc8:	d405      	bmi.n	8009dd6 <_puts_r+0x22>
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	0598      	lsls	r0, r3, #22
 8009dce:	d402      	bmi.n	8009dd6 <_puts_r+0x22>
 8009dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dd2:	f000 f9a0 	bl	800a116 <__retarget_lock_acquire_recursive>
 8009dd6:	89a3      	ldrh	r3, [r4, #12]
 8009dd8:	0719      	lsls	r1, r3, #28
 8009dda:	d513      	bpl.n	8009e04 <_puts_r+0x50>
 8009ddc:	6923      	ldr	r3, [r4, #16]
 8009dde:	b18b      	cbz	r3, 8009e04 <_puts_r+0x50>
 8009de0:	3e01      	subs	r6, #1
 8009de2:	68a3      	ldr	r3, [r4, #8]
 8009de4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009de8:	3b01      	subs	r3, #1
 8009dea:	60a3      	str	r3, [r4, #8]
 8009dec:	b9e9      	cbnz	r1, 8009e2a <_puts_r+0x76>
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	da2e      	bge.n	8009e50 <_puts_r+0x9c>
 8009df2:	4622      	mov	r2, r4
 8009df4:	210a      	movs	r1, #10
 8009df6:	4628      	mov	r0, r5
 8009df8:	f000 f87b 	bl	8009ef2 <__swbuf_r>
 8009dfc:	3001      	adds	r0, #1
 8009dfe:	d007      	beq.n	8009e10 <_puts_r+0x5c>
 8009e00:	250a      	movs	r5, #10
 8009e02:	e007      	b.n	8009e14 <_puts_r+0x60>
 8009e04:	4621      	mov	r1, r4
 8009e06:	4628      	mov	r0, r5
 8009e08:	f000 f8b0 	bl	8009f6c <__swsetup_r>
 8009e0c:	2800      	cmp	r0, #0
 8009e0e:	d0e7      	beq.n	8009de0 <_puts_r+0x2c>
 8009e10:	f04f 35ff 	mov.w	r5, #4294967295
 8009e14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e16:	07da      	lsls	r2, r3, #31
 8009e18:	d405      	bmi.n	8009e26 <_puts_r+0x72>
 8009e1a:	89a3      	ldrh	r3, [r4, #12]
 8009e1c:	059b      	lsls	r3, r3, #22
 8009e1e:	d402      	bmi.n	8009e26 <_puts_r+0x72>
 8009e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e22:	f000 f979 	bl	800a118 <__retarget_lock_release_recursive>
 8009e26:	4628      	mov	r0, r5
 8009e28:	bd70      	pop	{r4, r5, r6, pc}
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	da04      	bge.n	8009e38 <_puts_r+0x84>
 8009e2e:	69a2      	ldr	r2, [r4, #24]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	dc06      	bgt.n	8009e42 <_puts_r+0x8e>
 8009e34:	290a      	cmp	r1, #10
 8009e36:	d004      	beq.n	8009e42 <_puts_r+0x8e>
 8009e38:	6823      	ldr	r3, [r4, #0]
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	6022      	str	r2, [r4, #0]
 8009e3e:	7019      	strb	r1, [r3, #0]
 8009e40:	e7cf      	b.n	8009de2 <_puts_r+0x2e>
 8009e42:	4622      	mov	r2, r4
 8009e44:	4628      	mov	r0, r5
 8009e46:	f000 f854 	bl	8009ef2 <__swbuf_r>
 8009e4a:	3001      	adds	r0, #1
 8009e4c:	d1c9      	bne.n	8009de2 <_puts_r+0x2e>
 8009e4e:	e7df      	b.n	8009e10 <_puts_r+0x5c>
 8009e50:	6823      	ldr	r3, [r4, #0]
 8009e52:	250a      	movs	r5, #10
 8009e54:	1c5a      	adds	r2, r3, #1
 8009e56:	6022      	str	r2, [r4, #0]
 8009e58:	701d      	strb	r5, [r3, #0]
 8009e5a:	e7db      	b.n	8009e14 <_puts_r+0x60>

08009e5c <puts>:
 8009e5c:	4b02      	ldr	r3, [pc, #8]	; (8009e68 <puts+0xc>)
 8009e5e:	4601      	mov	r1, r0
 8009e60:	6818      	ldr	r0, [r3, #0]
 8009e62:	f7ff bfa7 	b.w	8009db4 <_puts_r>
 8009e66:	bf00      	nop
 8009e68:	20000068 	.word	0x20000068

08009e6c <__sread>:
 8009e6c:	b510      	push	{r4, lr}
 8009e6e:	460c      	mov	r4, r1
 8009e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e74:	f000 f900 	bl	800a078 <_read_r>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	bfab      	itete	ge
 8009e7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8009e80:	181b      	addge	r3, r3, r0
 8009e82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e86:	bfac      	ite	ge
 8009e88:	6563      	strge	r3, [r4, #84]	; 0x54
 8009e8a:	81a3      	strhlt	r3, [r4, #12]
 8009e8c:	bd10      	pop	{r4, pc}

08009e8e <__swrite>:
 8009e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e92:	461f      	mov	r7, r3
 8009e94:	898b      	ldrh	r3, [r1, #12]
 8009e96:	05db      	lsls	r3, r3, #23
 8009e98:	4605      	mov	r5, r0
 8009e9a:	460c      	mov	r4, r1
 8009e9c:	4616      	mov	r6, r2
 8009e9e:	d505      	bpl.n	8009eac <__swrite+0x1e>
 8009ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ea4:	2302      	movs	r3, #2
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	f000 f8d4 	bl	800a054 <_lseek_r>
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009eb6:	81a3      	strh	r3, [r4, #12]
 8009eb8:	4632      	mov	r2, r6
 8009eba:	463b      	mov	r3, r7
 8009ebc:	4628      	mov	r0, r5
 8009ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ec2:	f000 b8eb 	b.w	800a09c <_write_r>

08009ec6 <__sseek>:
 8009ec6:	b510      	push	{r4, lr}
 8009ec8:	460c      	mov	r4, r1
 8009eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ece:	f000 f8c1 	bl	800a054 <_lseek_r>
 8009ed2:	1c43      	adds	r3, r0, #1
 8009ed4:	89a3      	ldrh	r3, [r4, #12]
 8009ed6:	bf15      	itete	ne
 8009ed8:	6560      	strne	r0, [r4, #84]	; 0x54
 8009eda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ede:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ee2:	81a3      	strheq	r3, [r4, #12]
 8009ee4:	bf18      	it	ne
 8009ee6:	81a3      	strhne	r3, [r4, #12]
 8009ee8:	bd10      	pop	{r4, pc}

08009eea <__sclose>:
 8009eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eee:	f000 b8a1 	b.w	800a034 <_close_r>

08009ef2 <__swbuf_r>:
 8009ef2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef4:	460e      	mov	r6, r1
 8009ef6:	4614      	mov	r4, r2
 8009ef8:	4605      	mov	r5, r0
 8009efa:	b118      	cbz	r0, 8009f04 <__swbuf_r+0x12>
 8009efc:	6a03      	ldr	r3, [r0, #32]
 8009efe:	b90b      	cbnz	r3, 8009f04 <__swbuf_r+0x12>
 8009f00:	f7ff ff10 	bl	8009d24 <__sinit>
 8009f04:	69a3      	ldr	r3, [r4, #24]
 8009f06:	60a3      	str	r3, [r4, #8]
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	071a      	lsls	r2, r3, #28
 8009f0c:	d525      	bpl.n	8009f5a <__swbuf_r+0x68>
 8009f0e:	6923      	ldr	r3, [r4, #16]
 8009f10:	b31b      	cbz	r3, 8009f5a <__swbuf_r+0x68>
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	6922      	ldr	r2, [r4, #16]
 8009f16:	1a98      	subs	r0, r3, r2
 8009f18:	6963      	ldr	r3, [r4, #20]
 8009f1a:	b2f6      	uxtb	r6, r6
 8009f1c:	4283      	cmp	r3, r0
 8009f1e:	4637      	mov	r7, r6
 8009f20:	dc04      	bgt.n	8009f2c <__swbuf_r+0x3a>
 8009f22:	4621      	mov	r1, r4
 8009f24:	4628      	mov	r0, r5
 8009f26:	f001 fdbb 	bl	800baa0 <_fflush_r>
 8009f2a:	b9e0      	cbnz	r0, 8009f66 <__swbuf_r+0x74>
 8009f2c:	68a3      	ldr	r3, [r4, #8]
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	60a3      	str	r3, [r4, #8]
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	1c5a      	adds	r2, r3, #1
 8009f36:	6022      	str	r2, [r4, #0]
 8009f38:	701e      	strb	r6, [r3, #0]
 8009f3a:	6962      	ldr	r2, [r4, #20]
 8009f3c:	1c43      	adds	r3, r0, #1
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d004      	beq.n	8009f4c <__swbuf_r+0x5a>
 8009f42:	89a3      	ldrh	r3, [r4, #12]
 8009f44:	07db      	lsls	r3, r3, #31
 8009f46:	d506      	bpl.n	8009f56 <__swbuf_r+0x64>
 8009f48:	2e0a      	cmp	r6, #10
 8009f4a:	d104      	bne.n	8009f56 <__swbuf_r+0x64>
 8009f4c:	4621      	mov	r1, r4
 8009f4e:	4628      	mov	r0, r5
 8009f50:	f001 fda6 	bl	800baa0 <_fflush_r>
 8009f54:	b938      	cbnz	r0, 8009f66 <__swbuf_r+0x74>
 8009f56:	4638      	mov	r0, r7
 8009f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f5a:	4621      	mov	r1, r4
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	f000 f805 	bl	8009f6c <__swsetup_r>
 8009f62:	2800      	cmp	r0, #0
 8009f64:	d0d5      	beq.n	8009f12 <__swbuf_r+0x20>
 8009f66:	f04f 37ff 	mov.w	r7, #4294967295
 8009f6a:	e7f4      	b.n	8009f56 <__swbuf_r+0x64>

08009f6c <__swsetup_r>:
 8009f6c:	b538      	push	{r3, r4, r5, lr}
 8009f6e:	4b2a      	ldr	r3, [pc, #168]	; (800a018 <__swsetup_r+0xac>)
 8009f70:	4605      	mov	r5, r0
 8009f72:	6818      	ldr	r0, [r3, #0]
 8009f74:	460c      	mov	r4, r1
 8009f76:	b118      	cbz	r0, 8009f80 <__swsetup_r+0x14>
 8009f78:	6a03      	ldr	r3, [r0, #32]
 8009f7a:	b90b      	cbnz	r3, 8009f80 <__swsetup_r+0x14>
 8009f7c:	f7ff fed2 	bl	8009d24 <__sinit>
 8009f80:	89a3      	ldrh	r3, [r4, #12]
 8009f82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f86:	0718      	lsls	r0, r3, #28
 8009f88:	d422      	bmi.n	8009fd0 <__swsetup_r+0x64>
 8009f8a:	06d9      	lsls	r1, r3, #27
 8009f8c:	d407      	bmi.n	8009f9e <__swsetup_r+0x32>
 8009f8e:	2309      	movs	r3, #9
 8009f90:	602b      	str	r3, [r5, #0]
 8009f92:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f96:	81a3      	strh	r3, [r4, #12]
 8009f98:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9c:	e034      	b.n	800a008 <__swsetup_r+0x9c>
 8009f9e:	0758      	lsls	r0, r3, #29
 8009fa0:	d512      	bpl.n	8009fc8 <__swsetup_r+0x5c>
 8009fa2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fa4:	b141      	cbz	r1, 8009fb8 <__swsetup_r+0x4c>
 8009fa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009faa:	4299      	cmp	r1, r3
 8009fac:	d002      	beq.n	8009fb4 <__swsetup_r+0x48>
 8009fae:	4628      	mov	r0, r5
 8009fb0:	f000 ff30 	bl	800ae14 <_free_r>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	6363      	str	r3, [r4, #52]	; 0x34
 8009fb8:	89a3      	ldrh	r3, [r4, #12]
 8009fba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fbe:	81a3      	strh	r3, [r4, #12]
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	6063      	str	r3, [r4, #4]
 8009fc4:	6923      	ldr	r3, [r4, #16]
 8009fc6:	6023      	str	r3, [r4, #0]
 8009fc8:	89a3      	ldrh	r3, [r4, #12]
 8009fca:	f043 0308 	orr.w	r3, r3, #8
 8009fce:	81a3      	strh	r3, [r4, #12]
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	b94b      	cbnz	r3, 8009fe8 <__swsetup_r+0x7c>
 8009fd4:	89a3      	ldrh	r3, [r4, #12]
 8009fd6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fde:	d003      	beq.n	8009fe8 <__swsetup_r+0x7c>
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	4628      	mov	r0, r5
 8009fe4:	f001 fdaa 	bl	800bb3c <__smakebuf_r>
 8009fe8:	89a0      	ldrh	r0, [r4, #12]
 8009fea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fee:	f010 0301 	ands.w	r3, r0, #1
 8009ff2:	d00a      	beq.n	800a00a <__swsetup_r+0x9e>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	60a3      	str	r3, [r4, #8]
 8009ff8:	6963      	ldr	r3, [r4, #20]
 8009ffa:	425b      	negs	r3, r3
 8009ffc:	61a3      	str	r3, [r4, #24]
 8009ffe:	6923      	ldr	r3, [r4, #16]
 800a000:	b943      	cbnz	r3, 800a014 <__swsetup_r+0xa8>
 800a002:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a006:	d1c4      	bne.n	8009f92 <__swsetup_r+0x26>
 800a008:	bd38      	pop	{r3, r4, r5, pc}
 800a00a:	0781      	lsls	r1, r0, #30
 800a00c:	bf58      	it	pl
 800a00e:	6963      	ldrpl	r3, [r4, #20]
 800a010:	60a3      	str	r3, [r4, #8]
 800a012:	e7f4      	b.n	8009ffe <__swsetup_r+0x92>
 800a014:	2000      	movs	r0, #0
 800a016:	e7f7      	b.n	800a008 <__swsetup_r+0x9c>
 800a018:	20000068 	.word	0x20000068

0800a01c <memset>:
 800a01c:	4402      	add	r2, r0
 800a01e:	4603      	mov	r3, r0
 800a020:	4293      	cmp	r3, r2
 800a022:	d100      	bne.n	800a026 <memset+0xa>
 800a024:	4770      	bx	lr
 800a026:	f803 1b01 	strb.w	r1, [r3], #1
 800a02a:	e7f9      	b.n	800a020 <memset+0x4>

0800a02c <_localeconv_r>:
 800a02c:	4800      	ldr	r0, [pc, #0]	; (800a030 <_localeconv_r+0x4>)
 800a02e:	4770      	bx	lr
 800a030:	2000015c 	.word	0x2000015c

0800a034 <_close_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4d06      	ldr	r5, [pc, #24]	; (800a050 <_close_r+0x1c>)
 800a038:	2300      	movs	r3, #0
 800a03a:	4604      	mov	r4, r0
 800a03c:	4608      	mov	r0, r1
 800a03e:	602b      	str	r3, [r5, #0]
 800a040:	f7f8 fc4b 	bl	80028da <_close>
 800a044:	1c43      	adds	r3, r0, #1
 800a046:	d102      	bne.n	800a04e <_close_r+0x1a>
 800a048:	682b      	ldr	r3, [r5, #0]
 800a04a:	b103      	cbz	r3, 800a04e <_close_r+0x1a>
 800a04c:	6023      	str	r3, [r4, #0]
 800a04e:	bd38      	pop	{r3, r4, r5, pc}
 800a050:	200007d8 	.word	0x200007d8

0800a054 <_lseek_r>:
 800a054:	b538      	push	{r3, r4, r5, lr}
 800a056:	4d07      	ldr	r5, [pc, #28]	; (800a074 <_lseek_r+0x20>)
 800a058:	4604      	mov	r4, r0
 800a05a:	4608      	mov	r0, r1
 800a05c:	4611      	mov	r1, r2
 800a05e:	2200      	movs	r2, #0
 800a060:	602a      	str	r2, [r5, #0]
 800a062:	461a      	mov	r2, r3
 800a064:	f7f8 fc60 	bl	8002928 <_lseek>
 800a068:	1c43      	adds	r3, r0, #1
 800a06a:	d102      	bne.n	800a072 <_lseek_r+0x1e>
 800a06c:	682b      	ldr	r3, [r5, #0]
 800a06e:	b103      	cbz	r3, 800a072 <_lseek_r+0x1e>
 800a070:	6023      	str	r3, [r4, #0]
 800a072:	bd38      	pop	{r3, r4, r5, pc}
 800a074:	200007d8 	.word	0x200007d8

0800a078 <_read_r>:
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4d07      	ldr	r5, [pc, #28]	; (800a098 <_read_r+0x20>)
 800a07c:	4604      	mov	r4, r0
 800a07e:	4608      	mov	r0, r1
 800a080:	4611      	mov	r1, r2
 800a082:	2200      	movs	r2, #0
 800a084:	602a      	str	r2, [r5, #0]
 800a086:	461a      	mov	r2, r3
 800a088:	f7f8 fbee 	bl	8002868 <_read>
 800a08c:	1c43      	adds	r3, r0, #1
 800a08e:	d102      	bne.n	800a096 <_read_r+0x1e>
 800a090:	682b      	ldr	r3, [r5, #0]
 800a092:	b103      	cbz	r3, 800a096 <_read_r+0x1e>
 800a094:	6023      	str	r3, [r4, #0]
 800a096:	bd38      	pop	{r3, r4, r5, pc}
 800a098:	200007d8 	.word	0x200007d8

0800a09c <_write_r>:
 800a09c:	b538      	push	{r3, r4, r5, lr}
 800a09e:	4d07      	ldr	r5, [pc, #28]	; (800a0bc <_write_r+0x20>)
 800a0a0:	4604      	mov	r4, r0
 800a0a2:	4608      	mov	r0, r1
 800a0a4:	4611      	mov	r1, r2
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	602a      	str	r2, [r5, #0]
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	f7f8 fbf9 	bl	80028a2 <_write>
 800a0b0:	1c43      	adds	r3, r0, #1
 800a0b2:	d102      	bne.n	800a0ba <_write_r+0x1e>
 800a0b4:	682b      	ldr	r3, [r5, #0]
 800a0b6:	b103      	cbz	r3, 800a0ba <_write_r+0x1e>
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	bd38      	pop	{r3, r4, r5, pc}
 800a0bc:	200007d8 	.word	0x200007d8

0800a0c0 <__errno>:
 800a0c0:	4b01      	ldr	r3, [pc, #4]	; (800a0c8 <__errno+0x8>)
 800a0c2:	6818      	ldr	r0, [r3, #0]
 800a0c4:	4770      	bx	lr
 800a0c6:	bf00      	nop
 800a0c8:	20000068 	.word	0x20000068

0800a0cc <__libc_init_array>:
 800a0cc:	b570      	push	{r4, r5, r6, lr}
 800a0ce:	4d0d      	ldr	r5, [pc, #52]	; (800a104 <__libc_init_array+0x38>)
 800a0d0:	4c0d      	ldr	r4, [pc, #52]	; (800a108 <__libc_init_array+0x3c>)
 800a0d2:	1b64      	subs	r4, r4, r5
 800a0d4:	10a4      	asrs	r4, r4, #2
 800a0d6:	2600      	movs	r6, #0
 800a0d8:	42a6      	cmp	r6, r4
 800a0da:	d109      	bne.n	800a0f0 <__libc_init_array+0x24>
 800a0dc:	4d0b      	ldr	r5, [pc, #44]	; (800a10c <__libc_init_array+0x40>)
 800a0de:	4c0c      	ldr	r4, [pc, #48]	; (800a110 <__libc_init_array+0x44>)
 800a0e0:	f001 fe5a 	bl	800bd98 <_init>
 800a0e4:	1b64      	subs	r4, r4, r5
 800a0e6:	10a4      	asrs	r4, r4, #2
 800a0e8:	2600      	movs	r6, #0
 800a0ea:	42a6      	cmp	r6, r4
 800a0ec:	d105      	bne.n	800a0fa <__libc_init_array+0x2e>
 800a0ee:	bd70      	pop	{r4, r5, r6, pc}
 800a0f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0f4:	4798      	blx	r3
 800a0f6:	3601      	adds	r6, #1
 800a0f8:	e7ee      	b.n	800a0d8 <__libc_init_array+0xc>
 800a0fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0fe:	4798      	blx	r3
 800a100:	3601      	adds	r6, #1
 800a102:	e7f2      	b.n	800a0ea <__libc_init_array+0x1e>
 800a104:	0800c28c 	.word	0x0800c28c
 800a108:	0800c28c 	.word	0x0800c28c
 800a10c:	0800c28c 	.word	0x0800c28c
 800a110:	0800c290 	.word	0x0800c290

0800a114 <__retarget_lock_init_recursive>:
 800a114:	4770      	bx	lr

0800a116 <__retarget_lock_acquire_recursive>:
 800a116:	4770      	bx	lr

0800a118 <__retarget_lock_release_recursive>:
 800a118:	4770      	bx	lr

0800a11a <quorem>:
 800a11a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a11e:	6903      	ldr	r3, [r0, #16]
 800a120:	690c      	ldr	r4, [r1, #16]
 800a122:	42a3      	cmp	r3, r4
 800a124:	4607      	mov	r7, r0
 800a126:	db7e      	blt.n	800a226 <quorem+0x10c>
 800a128:	3c01      	subs	r4, #1
 800a12a:	f101 0814 	add.w	r8, r1, #20
 800a12e:	f100 0514 	add.w	r5, r0, #20
 800a132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a136:	9301      	str	r3, [sp, #4]
 800a138:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a13c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a140:	3301      	adds	r3, #1
 800a142:	429a      	cmp	r2, r3
 800a144:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a148:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a14c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a150:	d331      	bcc.n	800a1b6 <quorem+0x9c>
 800a152:	f04f 0e00 	mov.w	lr, #0
 800a156:	4640      	mov	r0, r8
 800a158:	46ac      	mov	ip, r5
 800a15a:	46f2      	mov	sl, lr
 800a15c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a160:	b293      	uxth	r3, r2
 800a162:	fb06 e303 	mla	r3, r6, r3, lr
 800a166:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a16a:	0c1a      	lsrs	r2, r3, #16
 800a16c:	b29b      	uxth	r3, r3
 800a16e:	ebaa 0303 	sub.w	r3, sl, r3
 800a172:	f8dc a000 	ldr.w	sl, [ip]
 800a176:	fa13 f38a 	uxtah	r3, r3, sl
 800a17a:	fb06 220e 	mla	r2, r6, lr, r2
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	9b00      	ldr	r3, [sp, #0]
 800a182:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a186:	b292      	uxth	r2, r2
 800a188:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a18c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a190:	f8bd 3000 	ldrh.w	r3, [sp]
 800a194:	4581      	cmp	r9, r0
 800a196:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a19a:	f84c 3b04 	str.w	r3, [ip], #4
 800a19e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1a2:	d2db      	bcs.n	800a15c <quorem+0x42>
 800a1a4:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1a8:	b92b      	cbnz	r3, 800a1b6 <quorem+0x9c>
 800a1aa:	9b01      	ldr	r3, [sp, #4]
 800a1ac:	3b04      	subs	r3, #4
 800a1ae:	429d      	cmp	r5, r3
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	d32c      	bcc.n	800a20e <quorem+0xf4>
 800a1b4:	613c      	str	r4, [r7, #16]
 800a1b6:	4638      	mov	r0, r7
 800a1b8:	f001 f9a8 	bl	800b50c <__mcmp>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	db22      	blt.n	800a206 <quorem+0xec>
 800a1c0:	3601      	adds	r6, #1
 800a1c2:	4629      	mov	r1, r5
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1ca:	f8d1 c000 	ldr.w	ip, [r1]
 800a1ce:	b293      	uxth	r3, r2
 800a1d0:	1ac3      	subs	r3, r0, r3
 800a1d2:	0c12      	lsrs	r2, r2, #16
 800a1d4:	fa13 f38c 	uxtah	r3, r3, ip
 800a1d8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a1dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1e0:	b29b      	uxth	r3, r3
 800a1e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1e6:	45c1      	cmp	r9, r8
 800a1e8:	f841 3b04 	str.w	r3, [r1], #4
 800a1ec:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a1f0:	d2e9      	bcs.n	800a1c6 <quorem+0xac>
 800a1f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1fa:	b922      	cbnz	r2, 800a206 <quorem+0xec>
 800a1fc:	3b04      	subs	r3, #4
 800a1fe:	429d      	cmp	r5, r3
 800a200:	461a      	mov	r2, r3
 800a202:	d30a      	bcc.n	800a21a <quorem+0x100>
 800a204:	613c      	str	r4, [r7, #16]
 800a206:	4630      	mov	r0, r6
 800a208:	b003      	add	sp, #12
 800a20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20e:	6812      	ldr	r2, [r2, #0]
 800a210:	3b04      	subs	r3, #4
 800a212:	2a00      	cmp	r2, #0
 800a214:	d1ce      	bne.n	800a1b4 <quorem+0x9a>
 800a216:	3c01      	subs	r4, #1
 800a218:	e7c9      	b.n	800a1ae <quorem+0x94>
 800a21a:	6812      	ldr	r2, [r2, #0]
 800a21c:	3b04      	subs	r3, #4
 800a21e:	2a00      	cmp	r2, #0
 800a220:	d1f0      	bne.n	800a204 <quorem+0xea>
 800a222:	3c01      	subs	r4, #1
 800a224:	e7eb      	b.n	800a1fe <quorem+0xe4>
 800a226:	2000      	movs	r0, #0
 800a228:	e7ee      	b.n	800a208 <quorem+0xee>
 800a22a:	0000      	movs	r0, r0
 800a22c:	0000      	movs	r0, r0
	...

0800a230 <_dtoa_r>:
 800a230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a234:	ed2d 8b04 	vpush	{d8-d9}
 800a238:	69c5      	ldr	r5, [r0, #28]
 800a23a:	b093      	sub	sp, #76	; 0x4c
 800a23c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a240:	ec57 6b10 	vmov	r6, r7, d0
 800a244:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a248:	9107      	str	r1, [sp, #28]
 800a24a:	4604      	mov	r4, r0
 800a24c:	920a      	str	r2, [sp, #40]	; 0x28
 800a24e:	930d      	str	r3, [sp, #52]	; 0x34
 800a250:	b975      	cbnz	r5, 800a270 <_dtoa_r+0x40>
 800a252:	2010      	movs	r0, #16
 800a254:	f000 fe2a 	bl	800aeac <malloc>
 800a258:	4602      	mov	r2, r0
 800a25a:	61e0      	str	r0, [r4, #28]
 800a25c:	b920      	cbnz	r0, 800a268 <_dtoa_r+0x38>
 800a25e:	4bae      	ldr	r3, [pc, #696]	; (800a518 <_dtoa_r+0x2e8>)
 800a260:	21ef      	movs	r1, #239	; 0xef
 800a262:	48ae      	ldr	r0, [pc, #696]	; (800a51c <_dtoa_r+0x2ec>)
 800a264:	f001 fce6 	bl	800bc34 <__assert_func>
 800a268:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a26c:	6005      	str	r5, [r0, #0]
 800a26e:	60c5      	str	r5, [r0, #12]
 800a270:	69e3      	ldr	r3, [r4, #28]
 800a272:	6819      	ldr	r1, [r3, #0]
 800a274:	b151      	cbz	r1, 800a28c <_dtoa_r+0x5c>
 800a276:	685a      	ldr	r2, [r3, #4]
 800a278:	604a      	str	r2, [r1, #4]
 800a27a:	2301      	movs	r3, #1
 800a27c:	4093      	lsls	r3, r2
 800a27e:	608b      	str	r3, [r1, #8]
 800a280:	4620      	mov	r0, r4
 800a282:	f000 ff07 	bl	800b094 <_Bfree>
 800a286:	69e3      	ldr	r3, [r4, #28]
 800a288:	2200      	movs	r2, #0
 800a28a:	601a      	str	r2, [r3, #0]
 800a28c:	1e3b      	subs	r3, r7, #0
 800a28e:	bfbb      	ittet	lt
 800a290:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a294:	9303      	strlt	r3, [sp, #12]
 800a296:	2300      	movge	r3, #0
 800a298:	2201      	movlt	r2, #1
 800a29a:	bfac      	ite	ge
 800a29c:	f8c8 3000 	strge.w	r3, [r8]
 800a2a0:	f8c8 2000 	strlt.w	r2, [r8]
 800a2a4:	4b9e      	ldr	r3, [pc, #632]	; (800a520 <_dtoa_r+0x2f0>)
 800a2a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a2aa:	ea33 0308 	bics.w	r3, r3, r8
 800a2ae:	d11b      	bne.n	800a2e8 <_dtoa_r+0xb8>
 800a2b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2b2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2b6:	6013      	str	r3, [r2, #0]
 800a2b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a2bc:	4333      	orrs	r3, r6
 800a2be:	f000 8593 	beq.w	800ade8 <_dtoa_r+0xbb8>
 800a2c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2c4:	b963      	cbnz	r3, 800a2e0 <_dtoa_r+0xb0>
 800a2c6:	4b97      	ldr	r3, [pc, #604]	; (800a524 <_dtoa_r+0x2f4>)
 800a2c8:	e027      	b.n	800a31a <_dtoa_r+0xea>
 800a2ca:	4b97      	ldr	r3, [pc, #604]	; (800a528 <_dtoa_r+0x2f8>)
 800a2cc:	9300      	str	r3, [sp, #0]
 800a2ce:	3308      	adds	r3, #8
 800a2d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2d2:	6013      	str	r3, [r2, #0]
 800a2d4:	9800      	ldr	r0, [sp, #0]
 800a2d6:	b013      	add	sp, #76	; 0x4c
 800a2d8:	ecbd 8b04 	vpop	{d8-d9}
 800a2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e0:	4b90      	ldr	r3, [pc, #576]	; (800a524 <_dtoa_r+0x2f4>)
 800a2e2:	9300      	str	r3, [sp, #0]
 800a2e4:	3303      	adds	r3, #3
 800a2e6:	e7f3      	b.n	800a2d0 <_dtoa_r+0xa0>
 800a2e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	ec51 0b17 	vmov	r0, r1, d7
 800a2f2:	eeb0 8a47 	vmov.f32	s16, s14
 800a2f6:	eef0 8a67 	vmov.f32	s17, s15
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	f7f6 fbfc 	bl	8000af8 <__aeabi_dcmpeq>
 800a300:	4681      	mov	r9, r0
 800a302:	b160      	cbz	r0, 800a31e <_dtoa_r+0xee>
 800a304:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a306:	2301      	movs	r3, #1
 800a308:	6013      	str	r3, [r2, #0]
 800a30a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	f000 8568 	beq.w	800ade2 <_dtoa_r+0xbb2>
 800a312:	4b86      	ldr	r3, [pc, #536]	; (800a52c <_dtoa_r+0x2fc>)
 800a314:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a316:	6013      	str	r3, [r2, #0]
 800a318:	3b01      	subs	r3, #1
 800a31a:	9300      	str	r3, [sp, #0]
 800a31c:	e7da      	b.n	800a2d4 <_dtoa_r+0xa4>
 800a31e:	aa10      	add	r2, sp, #64	; 0x40
 800a320:	a911      	add	r1, sp, #68	; 0x44
 800a322:	4620      	mov	r0, r4
 800a324:	eeb0 0a48 	vmov.f32	s0, s16
 800a328:	eef0 0a68 	vmov.f32	s1, s17
 800a32c:	f001 f994 	bl	800b658 <__d2b>
 800a330:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a334:	4682      	mov	sl, r0
 800a336:	2d00      	cmp	r5, #0
 800a338:	d07f      	beq.n	800a43a <_dtoa_r+0x20a>
 800a33a:	ee18 3a90 	vmov	r3, s17
 800a33e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a342:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a346:	ec51 0b18 	vmov	r0, r1, d8
 800a34a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a34e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a352:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a356:	4619      	mov	r1, r3
 800a358:	2200      	movs	r2, #0
 800a35a:	4b75      	ldr	r3, [pc, #468]	; (800a530 <_dtoa_r+0x300>)
 800a35c:	f7f5 ffac 	bl	80002b8 <__aeabi_dsub>
 800a360:	a367      	add	r3, pc, #412	; (adr r3, 800a500 <_dtoa_r+0x2d0>)
 800a362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a366:	f7f6 f95f 	bl	8000628 <__aeabi_dmul>
 800a36a:	a367      	add	r3, pc, #412	; (adr r3, 800a508 <_dtoa_r+0x2d8>)
 800a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a370:	f7f5 ffa4 	bl	80002bc <__adddf3>
 800a374:	4606      	mov	r6, r0
 800a376:	4628      	mov	r0, r5
 800a378:	460f      	mov	r7, r1
 800a37a:	f7f6 f8eb 	bl	8000554 <__aeabi_i2d>
 800a37e:	a364      	add	r3, pc, #400	; (adr r3, 800a510 <_dtoa_r+0x2e0>)
 800a380:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a384:	f7f6 f950 	bl	8000628 <__aeabi_dmul>
 800a388:	4602      	mov	r2, r0
 800a38a:	460b      	mov	r3, r1
 800a38c:	4630      	mov	r0, r6
 800a38e:	4639      	mov	r1, r7
 800a390:	f7f5 ff94 	bl	80002bc <__adddf3>
 800a394:	4606      	mov	r6, r0
 800a396:	460f      	mov	r7, r1
 800a398:	f7f6 fbf6 	bl	8000b88 <__aeabi_d2iz>
 800a39c:	2200      	movs	r2, #0
 800a39e:	4683      	mov	fp, r0
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	4630      	mov	r0, r6
 800a3a4:	4639      	mov	r1, r7
 800a3a6:	f7f6 fbb1 	bl	8000b0c <__aeabi_dcmplt>
 800a3aa:	b148      	cbz	r0, 800a3c0 <_dtoa_r+0x190>
 800a3ac:	4658      	mov	r0, fp
 800a3ae:	f7f6 f8d1 	bl	8000554 <__aeabi_i2d>
 800a3b2:	4632      	mov	r2, r6
 800a3b4:	463b      	mov	r3, r7
 800a3b6:	f7f6 fb9f 	bl	8000af8 <__aeabi_dcmpeq>
 800a3ba:	b908      	cbnz	r0, 800a3c0 <_dtoa_r+0x190>
 800a3bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3c0:	f1bb 0f16 	cmp.w	fp, #22
 800a3c4:	d857      	bhi.n	800a476 <_dtoa_r+0x246>
 800a3c6:	4b5b      	ldr	r3, [pc, #364]	; (800a534 <_dtoa_r+0x304>)
 800a3c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d0:	ec51 0b18 	vmov	r0, r1, d8
 800a3d4:	f7f6 fb9a 	bl	8000b0c <__aeabi_dcmplt>
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	d04e      	beq.n	800a47a <_dtoa_r+0x24a>
 800a3dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	930c      	str	r3, [sp, #48]	; 0x30
 800a3e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3e6:	1b5b      	subs	r3, r3, r5
 800a3e8:	1e5a      	subs	r2, r3, #1
 800a3ea:	bf45      	ittet	mi
 800a3ec:	f1c3 0301 	rsbmi	r3, r3, #1
 800a3f0:	9305      	strmi	r3, [sp, #20]
 800a3f2:	2300      	movpl	r3, #0
 800a3f4:	2300      	movmi	r3, #0
 800a3f6:	9206      	str	r2, [sp, #24]
 800a3f8:	bf54      	ite	pl
 800a3fa:	9305      	strpl	r3, [sp, #20]
 800a3fc:	9306      	strmi	r3, [sp, #24]
 800a3fe:	f1bb 0f00 	cmp.w	fp, #0
 800a402:	db3c      	blt.n	800a47e <_dtoa_r+0x24e>
 800a404:	9b06      	ldr	r3, [sp, #24]
 800a406:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a40a:	445b      	add	r3, fp
 800a40c:	9306      	str	r3, [sp, #24]
 800a40e:	2300      	movs	r3, #0
 800a410:	9308      	str	r3, [sp, #32]
 800a412:	9b07      	ldr	r3, [sp, #28]
 800a414:	2b09      	cmp	r3, #9
 800a416:	d868      	bhi.n	800a4ea <_dtoa_r+0x2ba>
 800a418:	2b05      	cmp	r3, #5
 800a41a:	bfc4      	itt	gt
 800a41c:	3b04      	subgt	r3, #4
 800a41e:	9307      	strgt	r3, [sp, #28]
 800a420:	9b07      	ldr	r3, [sp, #28]
 800a422:	f1a3 0302 	sub.w	r3, r3, #2
 800a426:	bfcc      	ite	gt
 800a428:	2500      	movgt	r5, #0
 800a42a:	2501      	movle	r5, #1
 800a42c:	2b03      	cmp	r3, #3
 800a42e:	f200 8085 	bhi.w	800a53c <_dtoa_r+0x30c>
 800a432:	e8df f003 	tbb	[pc, r3]
 800a436:	3b2e      	.short	0x3b2e
 800a438:	5839      	.short	0x5839
 800a43a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a43e:	441d      	add	r5, r3
 800a440:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a444:	2b20      	cmp	r3, #32
 800a446:	bfc1      	itttt	gt
 800a448:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a44c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a450:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a454:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a458:	bfd6      	itet	le
 800a45a:	f1c3 0320 	rsble	r3, r3, #32
 800a45e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a462:	fa06 f003 	lslle.w	r0, r6, r3
 800a466:	f7f6 f865 	bl	8000534 <__aeabi_ui2d>
 800a46a:	2201      	movs	r2, #1
 800a46c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a470:	3d01      	subs	r5, #1
 800a472:	920e      	str	r2, [sp, #56]	; 0x38
 800a474:	e76f      	b.n	800a356 <_dtoa_r+0x126>
 800a476:	2301      	movs	r3, #1
 800a478:	e7b3      	b.n	800a3e2 <_dtoa_r+0x1b2>
 800a47a:	900c      	str	r0, [sp, #48]	; 0x30
 800a47c:	e7b2      	b.n	800a3e4 <_dtoa_r+0x1b4>
 800a47e:	9b05      	ldr	r3, [sp, #20]
 800a480:	eba3 030b 	sub.w	r3, r3, fp
 800a484:	9305      	str	r3, [sp, #20]
 800a486:	f1cb 0300 	rsb	r3, fp, #0
 800a48a:	9308      	str	r3, [sp, #32]
 800a48c:	2300      	movs	r3, #0
 800a48e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a490:	e7bf      	b.n	800a412 <_dtoa_r+0x1e2>
 800a492:	2300      	movs	r3, #0
 800a494:	9309      	str	r3, [sp, #36]	; 0x24
 800a496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a498:	2b00      	cmp	r3, #0
 800a49a:	dc52      	bgt.n	800a542 <_dtoa_r+0x312>
 800a49c:	2301      	movs	r3, #1
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	9304      	str	r3, [sp, #16]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	920a      	str	r2, [sp, #40]	; 0x28
 800a4a6:	e00b      	b.n	800a4c0 <_dtoa_r+0x290>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e7f3      	b.n	800a494 <_dtoa_r+0x264>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a4b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4b2:	445b      	add	r3, fp
 800a4b4:	9301      	str	r3, [sp, #4]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	9304      	str	r3, [sp, #16]
 800a4bc:	bfb8      	it	lt
 800a4be:	2301      	movlt	r3, #1
 800a4c0:	69e0      	ldr	r0, [r4, #28]
 800a4c2:	2100      	movs	r1, #0
 800a4c4:	2204      	movs	r2, #4
 800a4c6:	f102 0614 	add.w	r6, r2, #20
 800a4ca:	429e      	cmp	r6, r3
 800a4cc:	d93d      	bls.n	800a54a <_dtoa_r+0x31a>
 800a4ce:	6041      	str	r1, [r0, #4]
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	f000 fd9f 	bl	800b014 <_Balloc>
 800a4d6:	9000      	str	r0, [sp, #0]
 800a4d8:	2800      	cmp	r0, #0
 800a4da:	d139      	bne.n	800a550 <_dtoa_r+0x320>
 800a4dc:	4b16      	ldr	r3, [pc, #88]	; (800a538 <_dtoa_r+0x308>)
 800a4de:	4602      	mov	r2, r0
 800a4e0:	f240 11af 	movw	r1, #431	; 0x1af
 800a4e4:	e6bd      	b.n	800a262 <_dtoa_r+0x32>
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e7e1      	b.n	800a4ae <_dtoa_r+0x27e>
 800a4ea:	2501      	movs	r5, #1
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	9307      	str	r3, [sp, #28]
 800a4f0:	9509      	str	r5, [sp, #36]	; 0x24
 800a4f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a4f6:	9301      	str	r3, [sp, #4]
 800a4f8:	9304      	str	r3, [sp, #16]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	2312      	movs	r3, #18
 800a4fe:	e7d1      	b.n	800a4a4 <_dtoa_r+0x274>
 800a500:	636f4361 	.word	0x636f4361
 800a504:	3fd287a7 	.word	0x3fd287a7
 800a508:	8b60c8b3 	.word	0x8b60c8b3
 800a50c:	3fc68a28 	.word	0x3fc68a28
 800a510:	509f79fb 	.word	0x509f79fb
 800a514:	3fd34413 	.word	0x3fd34413
 800a518:	0800bf55 	.word	0x0800bf55
 800a51c:	0800bf6c 	.word	0x0800bf6c
 800a520:	7ff00000 	.word	0x7ff00000
 800a524:	0800bf51 	.word	0x0800bf51
 800a528:	0800bf48 	.word	0x0800bf48
 800a52c:	0800bf25 	.word	0x0800bf25
 800a530:	3ff80000 	.word	0x3ff80000
 800a534:	0800c058 	.word	0x0800c058
 800a538:	0800bfc4 	.word	0x0800bfc4
 800a53c:	2301      	movs	r3, #1
 800a53e:	9309      	str	r3, [sp, #36]	; 0x24
 800a540:	e7d7      	b.n	800a4f2 <_dtoa_r+0x2c2>
 800a542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a544:	9301      	str	r3, [sp, #4]
 800a546:	9304      	str	r3, [sp, #16]
 800a548:	e7ba      	b.n	800a4c0 <_dtoa_r+0x290>
 800a54a:	3101      	adds	r1, #1
 800a54c:	0052      	lsls	r2, r2, #1
 800a54e:	e7ba      	b.n	800a4c6 <_dtoa_r+0x296>
 800a550:	69e3      	ldr	r3, [r4, #28]
 800a552:	9a00      	ldr	r2, [sp, #0]
 800a554:	601a      	str	r2, [r3, #0]
 800a556:	9b04      	ldr	r3, [sp, #16]
 800a558:	2b0e      	cmp	r3, #14
 800a55a:	f200 80a8 	bhi.w	800a6ae <_dtoa_r+0x47e>
 800a55e:	2d00      	cmp	r5, #0
 800a560:	f000 80a5 	beq.w	800a6ae <_dtoa_r+0x47e>
 800a564:	f1bb 0f00 	cmp.w	fp, #0
 800a568:	dd38      	ble.n	800a5dc <_dtoa_r+0x3ac>
 800a56a:	4bc0      	ldr	r3, [pc, #768]	; (800a86c <_dtoa_r+0x63c>)
 800a56c:	f00b 020f 	and.w	r2, fp, #15
 800a570:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a574:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a578:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a57c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a580:	d019      	beq.n	800a5b6 <_dtoa_r+0x386>
 800a582:	4bbb      	ldr	r3, [pc, #748]	; (800a870 <_dtoa_r+0x640>)
 800a584:	ec51 0b18 	vmov	r0, r1, d8
 800a588:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a58c:	f7f6 f976 	bl	800087c <__aeabi_ddiv>
 800a590:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a594:	f008 080f 	and.w	r8, r8, #15
 800a598:	2503      	movs	r5, #3
 800a59a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a870 <_dtoa_r+0x640>
 800a59e:	f1b8 0f00 	cmp.w	r8, #0
 800a5a2:	d10a      	bne.n	800a5ba <_dtoa_r+0x38a>
 800a5a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a5a8:	4632      	mov	r2, r6
 800a5aa:	463b      	mov	r3, r7
 800a5ac:	f7f6 f966 	bl	800087c <__aeabi_ddiv>
 800a5b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5b4:	e02b      	b.n	800a60e <_dtoa_r+0x3de>
 800a5b6:	2502      	movs	r5, #2
 800a5b8:	e7ef      	b.n	800a59a <_dtoa_r+0x36a>
 800a5ba:	f018 0f01 	tst.w	r8, #1
 800a5be:	d008      	beq.n	800a5d2 <_dtoa_r+0x3a2>
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	4639      	mov	r1, r7
 800a5c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a5c8:	f7f6 f82e 	bl	8000628 <__aeabi_dmul>
 800a5cc:	3501      	adds	r5, #1
 800a5ce:	4606      	mov	r6, r0
 800a5d0:	460f      	mov	r7, r1
 800a5d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a5d6:	f109 0908 	add.w	r9, r9, #8
 800a5da:	e7e0      	b.n	800a59e <_dtoa_r+0x36e>
 800a5dc:	f000 809f 	beq.w	800a71e <_dtoa_r+0x4ee>
 800a5e0:	f1cb 0600 	rsb	r6, fp, #0
 800a5e4:	4ba1      	ldr	r3, [pc, #644]	; (800a86c <_dtoa_r+0x63c>)
 800a5e6:	4fa2      	ldr	r7, [pc, #648]	; (800a870 <_dtoa_r+0x640>)
 800a5e8:	f006 020f 	and.w	r2, r6, #15
 800a5ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f4:	ec51 0b18 	vmov	r0, r1, d8
 800a5f8:	f7f6 f816 	bl	8000628 <__aeabi_dmul>
 800a5fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a600:	1136      	asrs	r6, r6, #4
 800a602:	2300      	movs	r3, #0
 800a604:	2502      	movs	r5, #2
 800a606:	2e00      	cmp	r6, #0
 800a608:	d17e      	bne.n	800a708 <_dtoa_r+0x4d8>
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d1d0      	bne.n	800a5b0 <_dtoa_r+0x380>
 800a60e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a610:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a614:	2b00      	cmp	r3, #0
 800a616:	f000 8084 	beq.w	800a722 <_dtoa_r+0x4f2>
 800a61a:	4b96      	ldr	r3, [pc, #600]	; (800a874 <_dtoa_r+0x644>)
 800a61c:	2200      	movs	r2, #0
 800a61e:	4640      	mov	r0, r8
 800a620:	4649      	mov	r1, r9
 800a622:	f7f6 fa73 	bl	8000b0c <__aeabi_dcmplt>
 800a626:	2800      	cmp	r0, #0
 800a628:	d07b      	beq.n	800a722 <_dtoa_r+0x4f2>
 800a62a:	9b04      	ldr	r3, [sp, #16]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d078      	beq.n	800a722 <_dtoa_r+0x4f2>
 800a630:	9b01      	ldr	r3, [sp, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	dd39      	ble.n	800a6aa <_dtoa_r+0x47a>
 800a636:	4b90      	ldr	r3, [pc, #576]	; (800a878 <_dtoa_r+0x648>)
 800a638:	2200      	movs	r2, #0
 800a63a:	4640      	mov	r0, r8
 800a63c:	4649      	mov	r1, r9
 800a63e:	f7f5 fff3 	bl	8000628 <__aeabi_dmul>
 800a642:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a646:	9e01      	ldr	r6, [sp, #4]
 800a648:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a64c:	3501      	adds	r5, #1
 800a64e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a652:	4628      	mov	r0, r5
 800a654:	f7f5 ff7e 	bl	8000554 <__aeabi_i2d>
 800a658:	4642      	mov	r2, r8
 800a65a:	464b      	mov	r3, r9
 800a65c:	f7f5 ffe4 	bl	8000628 <__aeabi_dmul>
 800a660:	4b86      	ldr	r3, [pc, #536]	; (800a87c <_dtoa_r+0x64c>)
 800a662:	2200      	movs	r2, #0
 800a664:	f7f5 fe2a 	bl	80002bc <__adddf3>
 800a668:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a66c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a670:	9303      	str	r3, [sp, #12]
 800a672:	2e00      	cmp	r6, #0
 800a674:	d158      	bne.n	800a728 <_dtoa_r+0x4f8>
 800a676:	4b82      	ldr	r3, [pc, #520]	; (800a880 <_dtoa_r+0x650>)
 800a678:	2200      	movs	r2, #0
 800a67a:	4640      	mov	r0, r8
 800a67c:	4649      	mov	r1, r9
 800a67e:	f7f5 fe1b 	bl	80002b8 <__aeabi_dsub>
 800a682:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a686:	4680      	mov	r8, r0
 800a688:	4689      	mov	r9, r1
 800a68a:	f7f6 fa5d 	bl	8000b48 <__aeabi_dcmpgt>
 800a68e:	2800      	cmp	r0, #0
 800a690:	f040 8296 	bne.w	800abc0 <_dtoa_r+0x990>
 800a694:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a698:	4640      	mov	r0, r8
 800a69a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a69e:	4649      	mov	r1, r9
 800a6a0:	f7f6 fa34 	bl	8000b0c <__aeabi_dcmplt>
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	f040 8289 	bne.w	800abbc <_dtoa_r+0x98c>
 800a6aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a6ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	f2c0 814e 	blt.w	800a952 <_dtoa_r+0x722>
 800a6b6:	f1bb 0f0e 	cmp.w	fp, #14
 800a6ba:	f300 814a 	bgt.w	800a952 <_dtoa_r+0x722>
 800a6be:	4b6b      	ldr	r3, [pc, #428]	; (800a86c <_dtoa_r+0x63c>)
 800a6c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	f280 80dc 	bge.w	800a888 <_dtoa_r+0x658>
 800a6d0:	9b04      	ldr	r3, [sp, #16]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	f300 80d8 	bgt.w	800a888 <_dtoa_r+0x658>
 800a6d8:	f040 826f 	bne.w	800abba <_dtoa_r+0x98a>
 800a6dc:	4b68      	ldr	r3, [pc, #416]	; (800a880 <_dtoa_r+0x650>)
 800a6de:	2200      	movs	r2, #0
 800a6e0:	4640      	mov	r0, r8
 800a6e2:	4649      	mov	r1, r9
 800a6e4:	f7f5 ffa0 	bl	8000628 <__aeabi_dmul>
 800a6e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6ec:	f7f6 fa22 	bl	8000b34 <__aeabi_dcmpge>
 800a6f0:	9e04      	ldr	r6, [sp, #16]
 800a6f2:	4637      	mov	r7, r6
 800a6f4:	2800      	cmp	r0, #0
 800a6f6:	f040 8245 	bne.w	800ab84 <_dtoa_r+0x954>
 800a6fa:	9d00      	ldr	r5, [sp, #0]
 800a6fc:	2331      	movs	r3, #49	; 0x31
 800a6fe:	f805 3b01 	strb.w	r3, [r5], #1
 800a702:	f10b 0b01 	add.w	fp, fp, #1
 800a706:	e241      	b.n	800ab8c <_dtoa_r+0x95c>
 800a708:	07f2      	lsls	r2, r6, #31
 800a70a:	d505      	bpl.n	800a718 <_dtoa_r+0x4e8>
 800a70c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a710:	f7f5 ff8a 	bl	8000628 <__aeabi_dmul>
 800a714:	3501      	adds	r5, #1
 800a716:	2301      	movs	r3, #1
 800a718:	1076      	asrs	r6, r6, #1
 800a71a:	3708      	adds	r7, #8
 800a71c:	e773      	b.n	800a606 <_dtoa_r+0x3d6>
 800a71e:	2502      	movs	r5, #2
 800a720:	e775      	b.n	800a60e <_dtoa_r+0x3de>
 800a722:	9e04      	ldr	r6, [sp, #16]
 800a724:	465f      	mov	r7, fp
 800a726:	e792      	b.n	800a64e <_dtoa_r+0x41e>
 800a728:	9900      	ldr	r1, [sp, #0]
 800a72a:	4b50      	ldr	r3, [pc, #320]	; (800a86c <_dtoa_r+0x63c>)
 800a72c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a730:	4431      	add	r1, r6
 800a732:	9102      	str	r1, [sp, #8]
 800a734:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a736:	eeb0 9a47 	vmov.f32	s18, s14
 800a73a:	eef0 9a67 	vmov.f32	s19, s15
 800a73e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a742:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a746:	2900      	cmp	r1, #0
 800a748:	d044      	beq.n	800a7d4 <_dtoa_r+0x5a4>
 800a74a:	494e      	ldr	r1, [pc, #312]	; (800a884 <_dtoa_r+0x654>)
 800a74c:	2000      	movs	r0, #0
 800a74e:	f7f6 f895 	bl	800087c <__aeabi_ddiv>
 800a752:	ec53 2b19 	vmov	r2, r3, d9
 800a756:	f7f5 fdaf 	bl	80002b8 <__aeabi_dsub>
 800a75a:	9d00      	ldr	r5, [sp, #0]
 800a75c:	ec41 0b19 	vmov	d9, r0, r1
 800a760:	4649      	mov	r1, r9
 800a762:	4640      	mov	r0, r8
 800a764:	f7f6 fa10 	bl	8000b88 <__aeabi_d2iz>
 800a768:	4606      	mov	r6, r0
 800a76a:	f7f5 fef3 	bl	8000554 <__aeabi_i2d>
 800a76e:	4602      	mov	r2, r0
 800a770:	460b      	mov	r3, r1
 800a772:	4640      	mov	r0, r8
 800a774:	4649      	mov	r1, r9
 800a776:	f7f5 fd9f 	bl	80002b8 <__aeabi_dsub>
 800a77a:	3630      	adds	r6, #48	; 0x30
 800a77c:	f805 6b01 	strb.w	r6, [r5], #1
 800a780:	ec53 2b19 	vmov	r2, r3, d9
 800a784:	4680      	mov	r8, r0
 800a786:	4689      	mov	r9, r1
 800a788:	f7f6 f9c0 	bl	8000b0c <__aeabi_dcmplt>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d164      	bne.n	800a85a <_dtoa_r+0x62a>
 800a790:	4642      	mov	r2, r8
 800a792:	464b      	mov	r3, r9
 800a794:	4937      	ldr	r1, [pc, #220]	; (800a874 <_dtoa_r+0x644>)
 800a796:	2000      	movs	r0, #0
 800a798:	f7f5 fd8e 	bl	80002b8 <__aeabi_dsub>
 800a79c:	ec53 2b19 	vmov	r2, r3, d9
 800a7a0:	f7f6 f9b4 	bl	8000b0c <__aeabi_dcmplt>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	f040 80b6 	bne.w	800a916 <_dtoa_r+0x6e6>
 800a7aa:	9b02      	ldr	r3, [sp, #8]
 800a7ac:	429d      	cmp	r5, r3
 800a7ae:	f43f af7c 	beq.w	800a6aa <_dtoa_r+0x47a>
 800a7b2:	4b31      	ldr	r3, [pc, #196]	; (800a878 <_dtoa_r+0x648>)
 800a7b4:	ec51 0b19 	vmov	r0, r1, d9
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	f7f5 ff35 	bl	8000628 <__aeabi_dmul>
 800a7be:	4b2e      	ldr	r3, [pc, #184]	; (800a878 <_dtoa_r+0x648>)
 800a7c0:	ec41 0b19 	vmov	d9, r0, r1
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	4640      	mov	r0, r8
 800a7c8:	4649      	mov	r1, r9
 800a7ca:	f7f5 ff2d 	bl	8000628 <__aeabi_dmul>
 800a7ce:	4680      	mov	r8, r0
 800a7d0:	4689      	mov	r9, r1
 800a7d2:	e7c5      	b.n	800a760 <_dtoa_r+0x530>
 800a7d4:	ec51 0b17 	vmov	r0, r1, d7
 800a7d8:	f7f5 ff26 	bl	8000628 <__aeabi_dmul>
 800a7dc:	9b02      	ldr	r3, [sp, #8]
 800a7de:	9d00      	ldr	r5, [sp, #0]
 800a7e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7e2:	ec41 0b19 	vmov	d9, r0, r1
 800a7e6:	4649      	mov	r1, r9
 800a7e8:	4640      	mov	r0, r8
 800a7ea:	f7f6 f9cd 	bl	8000b88 <__aeabi_d2iz>
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	f7f5 feb0 	bl	8000554 <__aeabi_i2d>
 800a7f4:	3630      	adds	r6, #48	; 0x30
 800a7f6:	4602      	mov	r2, r0
 800a7f8:	460b      	mov	r3, r1
 800a7fa:	4640      	mov	r0, r8
 800a7fc:	4649      	mov	r1, r9
 800a7fe:	f7f5 fd5b 	bl	80002b8 <__aeabi_dsub>
 800a802:	f805 6b01 	strb.w	r6, [r5], #1
 800a806:	9b02      	ldr	r3, [sp, #8]
 800a808:	429d      	cmp	r5, r3
 800a80a:	4680      	mov	r8, r0
 800a80c:	4689      	mov	r9, r1
 800a80e:	f04f 0200 	mov.w	r2, #0
 800a812:	d124      	bne.n	800a85e <_dtoa_r+0x62e>
 800a814:	4b1b      	ldr	r3, [pc, #108]	; (800a884 <_dtoa_r+0x654>)
 800a816:	ec51 0b19 	vmov	r0, r1, d9
 800a81a:	f7f5 fd4f 	bl	80002bc <__adddf3>
 800a81e:	4602      	mov	r2, r0
 800a820:	460b      	mov	r3, r1
 800a822:	4640      	mov	r0, r8
 800a824:	4649      	mov	r1, r9
 800a826:	f7f6 f98f 	bl	8000b48 <__aeabi_dcmpgt>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	d173      	bne.n	800a916 <_dtoa_r+0x6e6>
 800a82e:	ec53 2b19 	vmov	r2, r3, d9
 800a832:	4914      	ldr	r1, [pc, #80]	; (800a884 <_dtoa_r+0x654>)
 800a834:	2000      	movs	r0, #0
 800a836:	f7f5 fd3f 	bl	80002b8 <__aeabi_dsub>
 800a83a:	4602      	mov	r2, r0
 800a83c:	460b      	mov	r3, r1
 800a83e:	4640      	mov	r0, r8
 800a840:	4649      	mov	r1, r9
 800a842:	f7f6 f963 	bl	8000b0c <__aeabi_dcmplt>
 800a846:	2800      	cmp	r0, #0
 800a848:	f43f af2f 	beq.w	800a6aa <_dtoa_r+0x47a>
 800a84c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a84e:	1e6b      	subs	r3, r5, #1
 800a850:	930f      	str	r3, [sp, #60]	; 0x3c
 800a852:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a856:	2b30      	cmp	r3, #48	; 0x30
 800a858:	d0f8      	beq.n	800a84c <_dtoa_r+0x61c>
 800a85a:	46bb      	mov	fp, r7
 800a85c:	e04a      	b.n	800a8f4 <_dtoa_r+0x6c4>
 800a85e:	4b06      	ldr	r3, [pc, #24]	; (800a878 <_dtoa_r+0x648>)
 800a860:	f7f5 fee2 	bl	8000628 <__aeabi_dmul>
 800a864:	4680      	mov	r8, r0
 800a866:	4689      	mov	r9, r1
 800a868:	e7bd      	b.n	800a7e6 <_dtoa_r+0x5b6>
 800a86a:	bf00      	nop
 800a86c:	0800c058 	.word	0x0800c058
 800a870:	0800c030 	.word	0x0800c030
 800a874:	3ff00000 	.word	0x3ff00000
 800a878:	40240000 	.word	0x40240000
 800a87c:	401c0000 	.word	0x401c0000
 800a880:	40140000 	.word	0x40140000
 800a884:	3fe00000 	.word	0x3fe00000
 800a888:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a88c:	9d00      	ldr	r5, [sp, #0]
 800a88e:	4642      	mov	r2, r8
 800a890:	464b      	mov	r3, r9
 800a892:	4630      	mov	r0, r6
 800a894:	4639      	mov	r1, r7
 800a896:	f7f5 fff1 	bl	800087c <__aeabi_ddiv>
 800a89a:	f7f6 f975 	bl	8000b88 <__aeabi_d2iz>
 800a89e:	9001      	str	r0, [sp, #4]
 800a8a0:	f7f5 fe58 	bl	8000554 <__aeabi_i2d>
 800a8a4:	4642      	mov	r2, r8
 800a8a6:	464b      	mov	r3, r9
 800a8a8:	f7f5 febe 	bl	8000628 <__aeabi_dmul>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4630      	mov	r0, r6
 800a8b2:	4639      	mov	r1, r7
 800a8b4:	f7f5 fd00 	bl	80002b8 <__aeabi_dsub>
 800a8b8:	9e01      	ldr	r6, [sp, #4]
 800a8ba:	9f04      	ldr	r7, [sp, #16]
 800a8bc:	3630      	adds	r6, #48	; 0x30
 800a8be:	f805 6b01 	strb.w	r6, [r5], #1
 800a8c2:	9e00      	ldr	r6, [sp, #0]
 800a8c4:	1bae      	subs	r6, r5, r6
 800a8c6:	42b7      	cmp	r7, r6
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	d134      	bne.n	800a938 <_dtoa_r+0x708>
 800a8ce:	f7f5 fcf5 	bl	80002bc <__adddf3>
 800a8d2:	4642      	mov	r2, r8
 800a8d4:	464b      	mov	r3, r9
 800a8d6:	4606      	mov	r6, r0
 800a8d8:	460f      	mov	r7, r1
 800a8da:	f7f6 f935 	bl	8000b48 <__aeabi_dcmpgt>
 800a8de:	b9c8      	cbnz	r0, 800a914 <_dtoa_r+0x6e4>
 800a8e0:	4642      	mov	r2, r8
 800a8e2:	464b      	mov	r3, r9
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	4639      	mov	r1, r7
 800a8e8:	f7f6 f906 	bl	8000af8 <__aeabi_dcmpeq>
 800a8ec:	b110      	cbz	r0, 800a8f4 <_dtoa_r+0x6c4>
 800a8ee:	9b01      	ldr	r3, [sp, #4]
 800a8f0:	07db      	lsls	r3, r3, #31
 800a8f2:	d40f      	bmi.n	800a914 <_dtoa_r+0x6e4>
 800a8f4:	4651      	mov	r1, sl
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f000 fbcc 	bl	800b094 <_Bfree>
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a900:	702b      	strb	r3, [r5, #0]
 800a902:	f10b 0301 	add.w	r3, fp, #1
 800a906:	6013      	str	r3, [r2, #0]
 800a908:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	f43f ace2 	beq.w	800a2d4 <_dtoa_r+0xa4>
 800a910:	601d      	str	r5, [r3, #0]
 800a912:	e4df      	b.n	800a2d4 <_dtoa_r+0xa4>
 800a914:	465f      	mov	r7, fp
 800a916:	462b      	mov	r3, r5
 800a918:	461d      	mov	r5, r3
 800a91a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a91e:	2a39      	cmp	r2, #57	; 0x39
 800a920:	d106      	bne.n	800a930 <_dtoa_r+0x700>
 800a922:	9a00      	ldr	r2, [sp, #0]
 800a924:	429a      	cmp	r2, r3
 800a926:	d1f7      	bne.n	800a918 <_dtoa_r+0x6e8>
 800a928:	9900      	ldr	r1, [sp, #0]
 800a92a:	2230      	movs	r2, #48	; 0x30
 800a92c:	3701      	adds	r7, #1
 800a92e:	700a      	strb	r2, [r1, #0]
 800a930:	781a      	ldrb	r2, [r3, #0]
 800a932:	3201      	adds	r2, #1
 800a934:	701a      	strb	r2, [r3, #0]
 800a936:	e790      	b.n	800a85a <_dtoa_r+0x62a>
 800a938:	4ba3      	ldr	r3, [pc, #652]	; (800abc8 <_dtoa_r+0x998>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	f7f5 fe74 	bl	8000628 <__aeabi_dmul>
 800a940:	2200      	movs	r2, #0
 800a942:	2300      	movs	r3, #0
 800a944:	4606      	mov	r6, r0
 800a946:	460f      	mov	r7, r1
 800a948:	f7f6 f8d6 	bl	8000af8 <__aeabi_dcmpeq>
 800a94c:	2800      	cmp	r0, #0
 800a94e:	d09e      	beq.n	800a88e <_dtoa_r+0x65e>
 800a950:	e7d0      	b.n	800a8f4 <_dtoa_r+0x6c4>
 800a952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a954:	2a00      	cmp	r2, #0
 800a956:	f000 80ca 	beq.w	800aaee <_dtoa_r+0x8be>
 800a95a:	9a07      	ldr	r2, [sp, #28]
 800a95c:	2a01      	cmp	r2, #1
 800a95e:	f300 80ad 	bgt.w	800aabc <_dtoa_r+0x88c>
 800a962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a964:	2a00      	cmp	r2, #0
 800a966:	f000 80a5 	beq.w	800aab4 <_dtoa_r+0x884>
 800a96a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a96e:	9e08      	ldr	r6, [sp, #32]
 800a970:	9d05      	ldr	r5, [sp, #20]
 800a972:	9a05      	ldr	r2, [sp, #20]
 800a974:	441a      	add	r2, r3
 800a976:	9205      	str	r2, [sp, #20]
 800a978:	9a06      	ldr	r2, [sp, #24]
 800a97a:	2101      	movs	r1, #1
 800a97c:	441a      	add	r2, r3
 800a97e:	4620      	mov	r0, r4
 800a980:	9206      	str	r2, [sp, #24]
 800a982:	f000 fc3d 	bl	800b200 <__i2b>
 800a986:	4607      	mov	r7, r0
 800a988:	b165      	cbz	r5, 800a9a4 <_dtoa_r+0x774>
 800a98a:	9b06      	ldr	r3, [sp, #24]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	dd09      	ble.n	800a9a4 <_dtoa_r+0x774>
 800a990:	42ab      	cmp	r3, r5
 800a992:	9a05      	ldr	r2, [sp, #20]
 800a994:	bfa8      	it	ge
 800a996:	462b      	movge	r3, r5
 800a998:	1ad2      	subs	r2, r2, r3
 800a99a:	9205      	str	r2, [sp, #20]
 800a99c:	9a06      	ldr	r2, [sp, #24]
 800a99e:	1aed      	subs	r5, r5, r3
 800a9a0:	1ad3      	subs	r3, r2, r3
 800a9a2:	9306      	str	r3, [sp, #24]
 800a9a4:	9b08      	ldr	r3, [sp, #32]
 800a9a6:	b1f3      	cbz	r3, 800a9e6 <_dtoa_r+0x7b6>
 800a9a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f000 80a3 	beq.w	800aaf6 <_dtoa_r+0x8c6>
 800a9b0:	2e00      	cmp	r6, #0
 800a9b2:	dd10      	ble.n	800a9d6 <_dtoa_r+0x7a6>
 800a9b4:	4639      	mov	r1, r7
 800a9b6:	4632      	mov	r2, r6
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	f000 fce1 	bl	800b380 <__pow5mult>
 800a9be:	4652      	mov	r2, sl
 800a9c0:	4601      	mov	r1, r0
 800a9c2:	4607      	mov	r7, r0
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	f000 fc31 	bl	800b22c <__multiply>
 800a9ca:	4651      	mov	r1, sl
 800a9cc:	4680      	mov	r8, r0
 800a9ce:	4620      	mov	r0, r4
 800a9d0:	f000 fb60 	bl	800b094 <_Bfree>
 800a9d4:	46c2      	mov	sl, r8
 800a9d6:	9b08      	ldr	r3, [sp, #32]
 800a9d8:	1b9a      	subs	r2, r3, r6
 800a9da:	d004      	beq.n	800a9e6 <_dtoa_r+0x7b6>
 800a9dc:	4651      	mov	r1, sl
 800a9de:	4620      	mov	r0, r4
 800a9e0:	f000 fcce 	bl	800b380 <__pow5mult>
 800a9e4:	4682      	mov	sl, r0
 800a9e6:	2101      	movs	r1, #1
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	f000 fc09 	bl	800b200 <__i2b>
 800a9ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	4606      	mov	r6, r0
 800a9f4:	f340 8081 	ble.w	800aafa <_dtoa_r+0x8ca>
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	4601      	mov	r1, r0
 800a9fc:	4620      	mov	r0, r4
 800a9fe:	f000 fcbf 	bl	800b380 <__pow5mult>
 800aa02:	9b07      	ldr	r3, [sp, #28]
 800aa04:	2b01      	cmp	r3, #1
 800aa06:	4606      	mov	r6, r0
 800aa08:	dd7a      	ble.n	800ab00 <_dtoa_r+0x8d0>
 800aa0a:	f04f 0800 	mov.w	r8, #0
 800aa0e:	6933      	ldr	r3, [r6, #16]
 800aa10:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa14:	6918      	ldr	r0, [r3, #16]
 800aa16:	f000 fba5 	bl	800b164 <__hi0bits>
 800aa1a:	f1c0 0020 	rsb	r0, r0, #32
 800aa1e:	9b06      	ldr	r3, [sp, #24]
 800aa20:	4418      	add	r0, r3
 800aa22:	f010 001f 	ands.w	r0, r0, #31
 800aa26:	f000 8094 	beq.w	800ab52 <_dtoa_r+0x922>
 800aa2a:	f1c0 0320 	rsb	r3, r0, #32
 800aa2e:	2b04      	cmp	r3, #4
 800aa30:	f340 8085 	ble.w	800ab3e <_dtoa_r+0x90e>
 800aa34:	9b05      	ldr	r3, [sp, #20]
 800aa36:	f1c0 001c 	rsb	r0, r0, #28
 800aa3a:	4403      	add	r3, r0
 800aa3c:	9305      	str	r3, [sp, #20]
 800aa3e:	9b06      	ldr	r3, [sp, #24]
 800aa40:	4403      	add	r3, r0
 800aa42:	4405      	add	r5, r0
 800aa44:	9306      	str	r3, [sp, #24]
 800aa46:	9b05      	ldr	r3, [sp, #20]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	dd05      	ble.n	800aa58 <_dtoa_r+0x828>
 800aa4c:	4651      	mov	r1, sl
 800aa4e:	461a      	mov	r2, r3
 800aa50:	4620      	mov	r0, r4
 800aa52:	f000 fcef 	bl	800b434 <__lshift>
 800aa56:	4682      	mov	sl, r0
 800aa58:	9b06      	ldr	r3, [sp, #24]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	dd05      	ble.n	800aa6a <_dtoa_r+0x83a>
 800aa5e:	4631      	mov	r1, r6
 800aa60:	461a      	mov	r2, r3
 800aa62:	4620      	mov	r0, r4
 800aa64:	f000 fce6 	bl	800b434 <__lshift>
 800aa68:	4606      	mov	r6, r0
 800aa6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d072      	beq.n	800ab56 <_dtoa_r+0x926>
 800aa70:	4631      	mov	r1, r6
 800aa72:	4650      	mov	r0, sl
 800aa74:	f000 fd4a 	bl	800b50c <__mcmp>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	da6c      	bge.n	800ab56 <_dtoa_r+0x926>
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	4651      	mov	r1, sl
 800aa80:	220a      	movs	r2, #10
 800aa82:	4620      	mov	r0, r4
 800aa84:	f000 fb28 	bl	800b0d8 <__multadd>
 800aa88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa8e:	4682      	mov	sl, r0
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	f000 81b0 	beq.w	800adf6 <_dtoa_r+0xbc6>
 800aa96:	2300      	movs	r3, #0
 800aa98:	4639      	mov	r1, r7
 800aa9a:	220a      	movs	r2, #10
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f000 fb1b 	bl	800b0d8 <__multadd>
 800aaa2:	9b01      	ldr	r3, [sp, #4]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	4607      	mov	r7, r0
 800aaa8:	f300 8096 	bgt.w	800abd8 <_dtoa_r+0x9a8>
 800aaac:	9b07      	ldr	r3, [sp, #28]
 800aaae:	2b02      	cmp	r3, #2
 800aab0:	dc59      	bgt.n	800ab66 <_dtoa_r+0x936>
 800aab2:	e091      	b.n	800abd8 <_dtoa_r+0x9a8>
 800aab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aab6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aaba:	e758      	b.n	800a96e <_dtoa_r+0x73e>
 800aabc:	9b04      	ldr	r3, [sp, #16]
 800aabe:	1e5e      	subs	r6, r3, #1
 800aac0:	9b08      	ldr	r3, [sp, #32]
 800aac2:	42b3      	cmp	r3, r6
 800aac4:	bfbf      	itttt	lt
 800aac6:	9b08      	ldrlt	r3, [sp, #32]
 800aac8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800aaca:	9608      	strlt	r6, [sp, #32]
 800aacc:	1af3      	sublt	r3, r6, r3
 800aace:	bfb4      	ite	lt
 800aad0:	18d2      	addlt	r2, r2, r3
 800aad2:	1b9e      	subge	r6, r3, r6
 800aad4:	9b04      	ldr	r3, [sp, #16]
 800aad6:	bfbc      	itt	lt
 800aad8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800aada:	2600      	movlt	r6, #0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	bfb7      	itett	lt
 800aae0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800aae4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800aae8:	1a9d      	sublt	r5, r3, r2
 800aaea:	2300      	movlt	r3, #0
 800aaec:	e741      	b.n	800a972 <_dtoa_r+0x742>
 800aaee:	9e08      	ldr	r6, [sp, #32]
 800aaf0:	9d05      	ldr	r5, [sp, #20]
 800aaf2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aaf4:	e748      	b.n	800a988 <_dtoa_r+0x758>
 800aaf6:	9a08      	ldr	r2, [sp, #32]
 800aaf8:	e770      	b.n	800a9dc <_dtoa_r+0x7ac>
 800aafa:	9b07      	ldr	r3, [sp, #28]
 800aafc:	2b01      	cmp	r3, #1
 800aafe:	dc19      	bgt.n	800ab34 <_dtoa_r+0x904>
 800ab00:	9b02      	ldr	r3, [sp, #8]
 800ab02:	b9bb      	cbnz	r3, 800ab34 <_dtoa_r+0x904>
 800ab04:	9b03      	ldr	r3, [sp, #12]
 800ab06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab0a:	b99b      	cbnz	r3, 800ab34 <_dtoa_r+0x904>
 800ab0c:	9b03      	ldr	r3, [sp, #12]
 800ab0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab12:	0d1b      	lsrs	r3, r3, #20
 800ab14:	051b      	lsls	r3, r3, #20
 800ab16:	b183      	cbz	r3, 800ab3a <_dtoa_r+0x90a>
 800ab18:	9b05      	ldr	r3, [sp, #20]
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	9305      	str	r3, [sp, #20]
 800ab1e:	9b06      	ldr	r3, [sp, #24]
 800ab20:	3301      	adds	r3, #1
 800ab22:	9306      	str	r3, [sp, #24]
 800ab24:	f04f 0801 	mov.w	r8, #1
 800ab28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	f47f af6f 	bne.w	800aa0e <_dtoa_r+0x7de>
 800ab30:	2001      	movs	r0, #1
 800ab32:	e774      	b.n	800aa1e <_dtoa_r+0x7ee>
 800ab34:	f04f 0800 	mov.w	r8, #0
 800ab38:	e7f6      	b.n	800ab28 <_dtoa_r+0x8f8>
 800ab3a:	4698      	mov	r8, r3
 800ab3c:	e7f4      	b.n	800ab28 <_dtoa_r+0x8f8>
 800ab3e:	d082      	beq.n	800aa46 <_dtoa_r+0x816>
 800ab40:	9a05      	ldr	r2, [sp, #20]
 800ab42:	331c      	adds	r3, #28
 800ab44:	441a      	add	r2, r3
 800ab46:	9205      	str	r2, [sp, #20]
 800ab48:	9a06      	ldr	r2, [sp, #24]
 800ab4a:	441a      	add	r2, r3
 800ab4c:	441d      	add	r5, r3
 800ab4e:	9206      	str	r2, [sp, #24]
 800ab50:	e779      	b.n	800aa46 <_dtoa_r+0x816>
 800ab52:	4603      	mov	r3, r0
 800ab54:	e7f4      	b.n	800ab40 <_dtoa_r+0x910>
 800ab56:	9b04      	ldr	r3, [sp, #16]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	dc37      	bgt.n	800abcc <_dtoa_r+0x99c>
 800ab5c:	9b07      	ldr	r3, [sp, #28]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	dd34      	ble.n	800abcc <_dtoa_r+0x99c>
 800ab62:	9b04      	ldr	r3, [sp, #16]
 800ab64:	9301      	str	r3, [sp, #4]
 800ab66:	9b01      	ldr	r3, [sp, #4]
 800ab68:	b963      	cbnz	r3, 800ab84 <_dtoa_r+0x954>
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	2205      	movs	r2, #5
 800ab6e:	4620      	mov	r0, r4
 800ab70:	f000 fab2 	bl	800b0d8 <__multadd>
 800ab74:	4601      	mov	r1, r0
 800ab76:	4606      	mov	r6, r0
 800ab78:	4650      	mov	r0, sl
 800ab7a:	f000 fcc7 	bl	800b50c <__mcmp>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	f73f adbb 	bgt.w	800a6fa <_dtoa_r+0x4ca>
 800ab84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab86:	9d00      	ldr	r5, [sp, #0]
 800ab88:	ea6f 0b03 	mvn.w	fp, r3
 800ab8c:	f04f 0800 	mov.w	r8, #0
 800ab90:	4631      	mov	r1, r6
 800ab92:	4620      	mov	r0, r4
 800ab94:	f000 fa7e 	bl	800b094 <_Bfree>
 800ab98:	2f00      	cmp	r7, #0
 800ab9a:	f43f aeab 	beq.w	800a8f4 <_dtoa_r+0x6c4>
 800ab9e:	f1b8 0f00 	cmp.w	r8, #0
 800aba2:	d005      	beq.n	800abb0 <_dtoa_r+0x980>
 800aba4:	45b8      	cmp	r8, r7
 800aba6:	d003      	beq.n	800abb0 <_dtoa_r+0x980>
 800aba8:	4641      	mov	r1, r8
 800abaa:	4620      	mov	r0, r4
 800abac:	f000 fa72 	bl	800b094 <_Bfree>
 800abb0:	4639      	mov	r1, r7
 800abb2:	4620      	mov	r0, r4
 800abb4:	f000 fa6e 	bl	800b094 <_Bfree>
 800abb8:	e69c      	b.n	800a8f4 <_dtoa_r+0x6c4>
 800abba:	2600      	movs	r6, #0
 800abbc:	4637      	mov	r7, r6
 800abbe:	e7e1      	b.n	800ab84 <_dtoa_r+0x954>
 800abc0:	46bb      	mov	fp, r7
 800abc2:	4637      	mov	r7, r6
 800abc4:	e599      	b.n	800a6fa <_dtoa_r+0x4ca>
 800abc6:	bf00      	nop
 800abc8:	40240000 	.word	0x40240000
 800abcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abce:	2b00      	cmp	r3, #0
 800abd0:	f000 80c8 	beq.w	800ad64 <_dtoa_r+0xb34>
 800abd4:	9b04      	ldr	r3, [sp, #16]
 800abd6:	9301      	str	r3, [sp, #4]
 800abd8:	2d00      	cmp	r5, #0
 800abda:	dd05      	ble.n	800abe8 <_dtoa_r+0x9b8>
 800abdc:	4639      	mov	r1, r7
 800abde:	462a      	mov	r2, r5
 800abe0:	4620      	mov	r0, r4
 800abe2:	f000 fc27 	bl	800b434 <__lshift>
 800abe6:	4607      	mov	r7, r0
 800abe8:	f1b8 0f00 	cmp.w	r8, #0
 800abec:	d05b      	beq.n	800aca6 <_dtoa_r+0xa76>
 800abee:	6879      	ldr	r1, [r7, #4]
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 fa0f 	bl	800b014 <_Balloc>
 800abf6:	4605      	mov	r5, r0
 800abf8:	b928      	cbnz	r0, 800ac06 <_dtoa_r+0x9d6>
 800abfa:	4b83      	ldr	r3, [pc, #524]	; (800ae08 <_dtoa_r+0xbd8>)
 800abfc:	4602      	mov	r2, r0
 800abfe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ac02:	f7ff bb2e 	b.w	800a262 <_dtoa_r+0x32>
 800ac06:	693a      	ldr	r2, [r7, #16]
 800ac08:	3202      	adds	r2, #2
 800ac0a:	0092      	lsls	r2, r2, #2
 800ac0c:	f107 010c 	add.w	r1, r7, #12
 800ac10:	300c      	adds	r0, #12
 800ac12:	f001 f801 	bl	800bc18 <memcpy>
 800ac16:	2201      	movs	r2, #1
 800ac18:	4629      	mov	r1, r5
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f000 fc0a 	bl	800b434 <__lshift>
 800ac20:	9b00      	ldr	r3, [sp, #0]
 800ac22:	3301      	adds	r3, #1
 800ac24:	9304      	str	r3, [sp, #16]
 800ac26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	9308      	str	r3, [sp, #32]
 800ac2e:	9b02      	ldr	r3, [sp, #8]
 800ac30:	f003 0301 	and.w	r3, r3, #1
 800ac34:	46b8      	mov	r8, r7
 800ac36:	9306      	str	r3, [sp, #24]
 800ac38:	4607      	mov	r7, r0
 800ac3a:	9b04      	ldr	r3, [sp, #16]
 800ac3c:	4631      	mov	r1, r6
 800ac3e:	3b01      	subs	r3, #1
 800ac40:	4650      	mov	r0, sl
 800ac42:	9301      	str	r3, [sp, #4]
 800ac44:	f7ff fa69 	bl	800a11a <quorem>
 800ac48:	4641      	mov	r1, r8
 800ac4a:	9002      	str	r0, [sp, #8]
 800ac4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ac50:	4650      	mov	r0, sl
 800ac52:	f000 fc5b 	bl	800b50c <__mcmp>
 800ac56:	463a      	mov	r2, r7
 800ac58:	9005      	str	r0, [sp, #20]
 800ac5a:	4631      	mov	r1, r6
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f000 fc71 	bl	800b544 <__mdiff>
 800ac62:	68c2      	ldr	r2, [r0, #12]
 800ac64:	4605      	mov	r5, r0
 800ac66:	bb02      	cbnz	r2, 800acaa <_dtoa_r+0xa7a>
 800ac68:	4601      	mov	r1, r0
 800ac6a:	4650      	mov	r0, sl
 800ac6c:	f000 fc4e 	bl	800b50c <__mcmp>
 800ac70:	4602      	mov	r2, r0
 800ac72:	4629      	mov	r1, r5
 800ac74:	4620      	mov	r0, r4
 800ac76:	9209      	str	r2, [sp, #36]	; 0x24
 800ac78:	f000 fa0c 	bl	800b094 <_Bfree>
 800ac7c:	9b07      	ldr	r3, [sp, #28]
 800ac7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac80:	9d04      	ldr	r5, [sp, #16]
 800ac82:	ea43 0102 	orr.w	r1, r3, r2
 800ac86:	9b06      	ldr	r3, [sp, #24]
 800ac88:	4319      	orrs	r1, r3
 800ac8a:	d110      	bne.n	800acae <_dtoa_r+0xa7e>
 800ac8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ac90:	d029      	beq.n	800ace6 <_dtoa_r+0xab6>
 800ac92:	9b05      	ldr	r3, [sp, #20]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	dd02      	ble.n	800ac9e <_dtoa_r+0xa6e>
 800ac98:	9b02      	ldr	r3, [sp, #8]
 800ac9a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ac9e:	9b01      	ldr	r3, [sp, #4]
 800aca0:	f883 9000 	strb.w	r9, [r3]
 800aca4:	e774      	b.n	800ab90 <_dtoa_r+0x960>
 800aca6:	4638      	mov	r0, r7
 800aca8:	e7ba      	b.n	800ac20 <_dtoa_r+0x9f0>
 800acaa:	2201      	movs	r2, #1
 800acac:	e7e1      	b.n	800ac72 <_dtoa_r+0xa42>
 800acae:	9b05      	ldr	r3, [sp, #20]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	db04      	blt.n	800acbe <_dtoa_r+0xa8e>
 800acb4:	9907      	ldr	r1, [sp, #28]
 800acb6:	430b      	orrs	r3, r1
 800acb8:	9906      	ldr	r1, [sp, #24]
 800acba:	430b      	orrs	r3, r1
 800acbc:	d120      	bne.n	800ad00 <_dtoa_r+0xad0>
 800acbe:	2a00      	cmp	r2, #0
 800acc0:	dded      	ble.n	800ac9e <_dtoa_r+0xa6e>
 800acc2:	4651      	mov	r1, sl
 800acc4:	2201      	movs	r2, #1
 800acc6:	4620      	mov	r0, r4
 800acc8:	f000 fbb4 	bl	800b434 <__lshift>
 800accc:	4631      	mov	r1, r6
 800acce:	4682      	mov	sl, r0
 800acd0:	f000 fc1c 	bl	800b50c <__mcmp>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	dc03      	bgt.n	800ace0 <_dtoa_r+0xab0>
 800acd8:	d1e1      	bne.n	800ac9e <_dtoa_r+0xa6e>
 800acda:	f019 0f01 	tst.w	r9, #1
 800acde:	d0de      	beq.n	800ac9e <_dtoa_r+0xa6e>
 800ace0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ace4:	d1d8      	bne.n	800ac98 <_dtoa_r+0xa68>
 800ace6:	9a01      	ldr	r2, [sp, #4]
 800ace8:	2339      	movs	r3, #57	; 0x39
 800acea:	7013      	strb	r3, [r2, #0]
 800acec:	462b      	mov	r3, r5
 800acee:	461d      	mov	r5, r3
 800acf0:	3b01      	subs	r3, #1
 800acf2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800acf6:	2a39      	cmp	r2, #57	; 0x39
 800acf8:	d06c      	beq.n	800add4 <_dtoa_r+0xba4>
 800acfa:	3201      	adds	r2, #1
 800acfc:	701a      	strb	r2, [r3, #0]
 800acfe:	e747      	b.n	800ab90 <_dtoa_r+0x960>
 800ad00:	2a00      	cmp	r2, #0
 800ad02:	dd07      	ble.n	800ad14 <_dtoa_r+0xae4>
 800ad04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad08:	d0ed      	beq.n	800ace6 <_dtoa_r+0xab6>
 800ad0a:	9a01      	ldr	r2, [sp, #4]
 800ad0c:	f109 0301 	add.w	r3, r9, #1
 800ad10:	7013      	strb	r3, [r2, #0]
 800ad12:	e73d      	b.n	800ab90 <_dtoa_r+0x960>
 800ad14:	9b04      	ldr	r3, [sp, #16]
 800ad16:	9a08      	ldr	r2, [sp, #32]
 800ad18:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d043      	beq.n	800ada8 <_dtoa_r+0xb78>
 800ad20:	4651      	mov	r1, sl
 800ad22:	2300      	movs	r3, #0
 800ad24:	220a      	movs	r2, #10
 800ad26:	4620      	mov	r0, r4
 800ad28:	f000 f9d6 	bl	800b0d8 <__multadd>
 800ad2c:	45b8      	cmp	r8, r7
 800ad2e:	4682      	mov	sl, r0
 800ad30:	f04f 0300 	mov.w	r3, #0
 800ad34:	f04f 020a 	mov.w	r2, #10
 800ad38:	4641      	mov	r1, r8
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	d107      	bne.n	800ad4e <_dtoa_r+0xb1e>
 800ad3e:	f000 f9cb 	bl	800b0d8 <__multadd>
 800ad42:	4680      	mov	r8, r0
 800ad44:	4607      	mov	r7, r0
 800ad46:	9b04      	ldr	r3, [sp, #16]
 800ad48:	3301      	adds	r3, #1
 800ad4a:	9304      	str	r3, [sp, #16]
 800ad4c:	e775      	b.n	800ac3a <_dtoa_r+0xa0a>
 800ad4e:	f000 f9c3 	bl	800b0d8 <__multadd>
 800ad52:	4639      	mov	r1, r7
 800ad54:	4680      	mov	r8, r0
 800ad56:	2300      	movs	r3, #0
 800ad58:	220a      	movs	r2, #10
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	f000 f9bc 	bl	800b0d8 <__multadd>
 800ad60:	4607      	mov	r7, r0
 800ad62:	e7f0      	b.n	800ad46 <_dtoa_r+0xb16>
 800ad64:	9b04      	ldr	r3, [sp, #16]
 800ad66:	9301      	str	r3, [sp, #4]
 800ad68:	9d00      	ldr	r5, [sp, #0]
 800ad6a:	4631      	mov	r1, r6
 800ad6c:	4650      	mov	r0, sl
 800ad6e:	f7ff f9d4 	bl	800a11a <quorem>
 800ad72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ad76:	9b00      	ldr	r3, [sp, #0]
 800ad78:	f805 9b01 	strb.w	r9, [r5], #1
 800ad7c:	1aea      	subs	r2, r5, r3
 800ad7e:	9b01      	ldr	r3, [sp, #4]
 800ad80:	4293      	cmp	r3, r2
 800ad82:	dd07      	ble.n	800ad94 <_dtoa_r+0xb64>
 800ad84:	4651      	mov	r1, sl
 800ad86:	2300      	movs	r3, #0
 800ad88:	220a      	movs	r2, #10
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f000 f9a4 	bl	800b0d8 <__multadd>
 800ad90:	4682      	mov	sl, r0
 800ad92:	e7ea      	b.n	800ad6a <_dtoa_r+0xb3a>
 800ad94:	9b01      	ldr	r3, [sp, #4]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	bfc8      	it	gt
 800ad9a:	461d      	movgt	r5, r3
 800ad9c:	9b00      	ldr	r3, [sp, #0]
 800ad9e:	bfd8      	it	le
 800ada0:	2501      	movle	r5, #1
 800ada2:	441d      	add	r5, r3
 800ada4:	f04f 0800 	mov.w	r8, #0
 800ada8:	4651      	mov	r1, sl
 800adaa:	2201      	movs	r2, #1
 800adac:	4620      	mov	r0, r4
 800adae:	f000 fb41 	bl	800b434 <__lshift>
 800adb2:	4631      	mov	r1, r6
 800adb4:	4682      	mov	sl, r0
 800adb6:	f000 fba9 	bl	800b50c <__mcmp>
 800adba:	2800      	cmp	r0, #0
 800adbc:	dc96      	bgt.n	800acec <_dtoa_r+0xabc>
 800adbe:	d102      	bne.n	800adc6 <_dtoa_r+0xb96>
 800adc0:	f019 0f01 	tst.w	r9, #1
 800adc4:	d192      	bne.n	800acec <_dtoa_r+0xabc>
 800adc6:	462b      	mov	r3, r5
 800adc8:	461d      	mov	r5, r3
 800adca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adce:	2a30      	cmp	r2, #48	; 0x30
 800add0:	d0fa      	beq.n	800adc8 <_dtoa_r+0xb98>
 800add2:	e6dd      	b.n	800ab90 <_dtoa_r+0x960>
 800add4:	9a00      	ldr	r2, [sp, #0]
 800add6:	429a      	cmp	r2, r3
 800add8:	d189      	bne.n	800acee <_dtoa_r+0xabe>
 800adda:	f10b 0b01 	add.w	fp, fp, #1
 800adde:	2331      	movs	r3, #49	; 0x31
 800ade0:	e796      	b.n	800ad10 <_dtoa_r+0xae0>
 800ade2:	4b0a      	ldr	r3, [pc, #40]	; (800ae0c <_dtoa_r+0xbdc>)
 800ade4:	f7ff ba99 	b.w	800a31a <_dtoa_r+0xea>
 800ade8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adea:	2b00      	cmp	r3, #0
 800adec:	f47f aa6d 	bne.w	800a2ca <_dtoa_r+0x9a>
 800adf0:	4b07      	ldr	r3, [pc, #28]	; (800ae10 <_dtoa_r+0xbe0>)
 800adf2:	f7ff ba92 	b.w	800a31a <_dtoa_r+0xea>
 800adf6:	9b01      	ldr	r3, [sp, #4]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	dcb5      	bgt.n	800ad68 <_dtoa_r+0xb38>
 800adfc:	9b07      	ldr	r3, [sp, #28]
 800adfe:	2b02      	cmp	r3, #2
 800ae00:	f73f aeb1 	bgt.w	800ab66 <_dtoa_r+0x936>
 800ae04:	e7b0      	b.n	800ad68 <_dtoa_r+0xb38>
 800ae06:	bf00      	nop
 800ae08:	0800bfc4 	.word	0x0800bfc4
 800ae0c:	0800bf24 	.word	0x0800bf24
 800ae10:	0800bf48 	.word	0x0800bf48

0800ae14 <_free_r>:
 800ae14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae16:	2900      	cmp	r1, #0
 800ae18:	d044      	beq.n	800aea4 <_free_r+0x90>
 800ae1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae1e:	9001      	str	r0, [sp, #4]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f1a1 0404 	sub.w	r4, r1, #4
 800ae26:	bfb8      	it	lt
 800ae28:	18e4      	addlt	r4, r4, r3
 800ae2a:	f000 f8e7 	bl	800affc <__malloc_lock>
 800ae2e:	4a1e      	ldr	r2, [pc, #120]	; (800aea8 <_free_r+0x94>)
 800ae30:	9801      	ldr	r0, [sp, #4]
 800ae32:	6813      	ldr	r3, [r2, #0]
 800ae34:	b933      	cbnz	r3, 800ae44 <_free_r+0x30>
 800ae36:	6063      	str	r3, [r4, #4]
 800ae38:	6014      	str	r4, [r2, #0]
 800ae3a:	b003      	add	sp, #12
 800ae3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae40:	f000 b8e2 	b.w	800b008 <__malloc_unlock>
 800ae44:	42a3      	cmp	r3, r4
 800ae46:	d908      	bls.n	800ae5a <_free_r+0x46>
 800ae48:	6825      	ldr	r5, [r4, #0]
 800ae4a:	1961      	adds	r1, r4, r5
 800ae4c:	428b      	cmp	r3, r1
 800ae4e:	bf01      	itttt	eq
 800ae50:	6819      	ldreq	r1, [r3, #0]
 800ae52:	685b      	ldreq	r3, [r3, #4]
 800ae54:	1949      	addeq	r1, r1, r5
 800ae56:	6021      	streq	r1, [r4, #0]
 800ae58:	e7ed      	b.n	800ae36 <_free_r+0x22>
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	b10b      	cbz	r3, 800ae64 <_free_r+0x50>
 800ae60:	42a3      	cmp	r3, r4
 800ae62:	d9fa      	bls.n	800ae5a <_free_r+0x46>
 800ae64:	6811      	ldr	r1, [r2, #0]
 800ae66:	1855      	adds	r5, r2, r1
 800ae68:	42a5      	cmp	r5, r4
 800ae6a:	d10b      	bne.n	800ae84 <_free_r+0x70>
 800ae6c:	6824      	ldr	r4, [r4, #0]
 800ae6e:	4421      	add	r1, r4
 800ae70:	1854      	adds	r4, r2, r1
 800ae72:	42a3      	cmp	r3, r4
 800ae74:	6011      	str	r1, [r2, #0]
 800ae76:	d1e0      	bne.n	800ae3a <_free_r+0x26>
 800ae78:	681c      	ldr	r4, [r3, #0]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	6053      	str	r3, [r2, #4]
 800ae7e:	440c      	add	r4, r1
 800ae80:	6014      	str	r4, [r2, #0]
 800ae82:	e7da      	b.n	800ae3a <_free_r+0x26>
 800ae84:	d902      	bls.n	800ae8c <_free_r+0x78>
 800ae86:	230c      	movs	r3, #12
 800ae88:	6003      	str	r3, [r0, #0]
 800ae8a:	e7d6      	b.n	800ae3a <_free_r+0x26>
 800ae8c:	6825      	ldr	r5, [r4, #0]
 800ae8e:	1961      	adds	r1, r4, r5
 800ae90:	428b      	cmp	r3, r1
 800ae92:	bf04      	itt	eq
 800ae94:	6819      	ldreq	r1, [r3, #0]
 800ae96:	685b      	ldreq	r3, [r3, #4]
 800ae98:	6063      	str	r3, [r4, #4]
 800ae9a:	bf04      	itt	eq
 800ae9c:	1949      	addeq	r1, r1, r5
 800ae9e:	6021      	streq	r1, [r4, #0]
 800aea0:	6054      	str	r4, [r2, #4]
 800aea2:	e7ca      	b.n	800ae3a <_free_r+0x26>
 800aea4:	b003      	add	sp, #12
 800aea6:	bd30      	pop	{r4, r5, pc}
 800aea8:	200007e0 	.word	0x200007e0

0800aeac <malloc>:
 800aeac:	4b02      	ldr	r3, [pc, #8]	; (800aeb8 <malloc+0xc>)
 800aeae:	4601      	mov	r1, r0
 800aeb0:	6818      	ldr	r0, [r3, #0]
 800aeb2:	f000 b823 	b.w	800aefc <_malloc_r>
 800aeb6:	bf00      	nop
 800aeb8:	20000068 	.word	0x20000068

0800aebc <sbrk_aligned>:
 800aebc:	b570      	push	{r4, r5, r6, lr}
 800aebe:	4e0e      	ldr	r6, [pc, #56]	; (800aef8 <sbrk_aligned+0x3c>)
 800aec0:	460c      	mov	r4, r1
 800aec2:	6831      	ldr	r1, [r6, #0]
 800aec4:	4605      	mov	r5, r0
 800aec6:	b911      	cbnz	r1, 800aece <sbrk_aligned+0x12>
 800aec8:	f000 fe96 	bl	800bbf8 <_sbrk_r>
 800aecc:	6030      	str	r0, [r6, #0]
 800aece:	4621      	mov	r1, r4
 800aed0:	4628      	mov	r0, r5
 800aed2:	f000 fe91 	bl	800bbf8 <_sbrk_r>
 800aed6:	1c43      	adds	r3, r0, #1
 800aed8:	d00a      	beq.n	800aef0 <sbrk_aligned+0x34>
 800aeda:	1cc4      	adds	r4, r0, #3
 800aedc:	f024 0403 	bic.w	r4, r4, #3
 800aee0:	42a0      	cmp	r0, r4
 800aee2:	d007      	beq.n	800aef4 <sbrk_aligned+0x38>
 800aee4:	1a21      	subs	r1, r4, r0
 800aee6:	4628      	mov	r0, r5
 800aee8:	f000 fe86 	bl	800bbf8 <_sbrk_r>
 800aeec:	3001      	adds	r0, #1
 800aeee:	d101      	bne.n	800aef4 <sbrk_aligned+0x38>
 800aef0:	f04f 34ff 	mov.w	r4, #4294967295
 800aef4:	4620      	mov	r0, r4
 800aef6:	bd70      	pop	{r4, r5, r6, pc}
 800aef8:	200007e4 	.word	0x200007e4

0800aefc <_malloc_r>:
 800aefc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af00:	1ccd      	adds	r5, r1, #3
 800af02:	f025 0503 	bic.w	r5, r5, #3
 800af06:	3508      	adds	r5, #8
 800af08:	2d0c      	cmp	r5, #12
 800af0a:	bf38      	it	cc
 800af0c:	250c      	movcc	r5, #12
 800af0e:	2d00      	cmp	r5, #0
 800af10:	4607      	mov	r7, r0
 800af12:	db01      	blt.n	800af18 <_malloc_r+0x1c>
 800af14:	42a9      	cmp	r1, r5
 800af16:	d905      	bls.n	800af24 <_malloc_r+0x28>
 800af18:	230c      	movs	r3, #12
 800af1a:	603b      	str	r3, [r7, #0]
 800af1c:	2600      	movs	r6, #0
 800af1e:	4630      	mov	r0, r6
 800af20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800aff8 <_malloc_r+0xfc>
 800af28:	f000 f868 	bl	800affc <__malloc_lock>
 800af2c:	f8d8 3000 	ldr.w	r3, [r8]
 800af30:	461c      	mov	r4, r3
 800af32:	bb5c      	cbnz	r4, 800af8c <_malloc_r+0x90>
 800af34:	4629      	mov	r1, r5
 800af36:	4638      	mov	r0, r7
 800af38:	f7ff ffc0 	bl	800aebc <sbrk_aligned>
 800af3c:	1c43      	adds	r3, r0, #1
 800af3e:	4604      	mov	r4, r0
 800af40:	d155      	bne.n	800afee <_malloc_r+0xf2>
 800af42:	f8d8 4000 	ldr.w	r4, [r8]
 800af46:	4626      	mov	r6, r4
 800af48:	2e00      	cmp	r6, #0
 800af4a:	d145      	bne.n	800afd8 <_malloc_r+0xdc>
 800af4c:	2c00      	cmp	r4, #0
 800af4e:	d048      	beq.n	800afe2 <_malloc_r+0xe6>
 800af50:	6823      	ldr	r3, [r4, #0]
 800af52:	4631      	mov	r1, r6
 800af54:	4638      	mov	r0, r7
 800af56:	eb04 0903 	add.w	r9, r4, r3
 800af5a:	f000 fe4d 	bl	800bbf8 <_sbrk_r>
 800af5e:	4581      	cmp	r9, r0
 800af60:	d13f      	bne.n	800afe2 <_malloc_r+0xe6>
 800af62:	6821      	ldr	r1, [r4, #0]
 800af64:	1a6d      	subs	r5, r5, r1
 800af66:	4629      	mov	r1, r5
 800af68:	4638      	mov	r0, r7
 800af6a:	f7ff ffa7 	bl	800aebc <sbrk_aligned>
 800af6e:	3001      	adds	r0, #1
 800af70:	d037      	beq.n	800afe2 <_malloc_r+0xe6>
 800af72:	6823      	ldr	r3, [r4, #0]
 800af74:	442b      	add	r3, r5
 800af76:	6023      	str	r3, [r4, #0]
 800af78:	f8d8 3000 	ldr.w	r3, [r8]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d038      	beq.n	800aff2 <_malloc_r+0xf6>
 800af80:	685a      	ldr	r2, [r3, #4]
 800af82:	42a2      	cmp	r2, r4
 800af84:	d12b      	bne.n	800afde <_malloc_r+0xe2>
 800af86:	2200      	movs	r2, #0
 800af88:	605a      	str	r2, [r3, #4]
 800af8a:	e00f      	b.n	800afac <_malloc_r+0xb0>
 800af8c:	6822      	ldr	r2, [r4, #0]
 800af8e:	1b52      	subs	r2, r2, r5
 800af90:	d41f      	bmi.n	800afd2 <_malloc_r+0xd6>
 800af92:	2a0b      	cmp	r2, #11
 800af94:	d917      	bls.n	800afc6 <_malloc_r+0xca>
 800af96:	1961      	adds	r1, r4, r5
 800af98:	42a3      	cmp	r3, r4
 800af9a:	6025      	str	r5, [r4, #0]
 800af9c:	bf18      	it	ne
 800af9e:	6059      	strne	r1, [r3, #4]
 800afa0:	6863      	ldr	r3, [r4, #4]
 800afa2:	bf08      	it	eq
 800afa4:	f8c8 1000 	streq.w	r1, [r8]
 800afa8:	5162      	str	r2, [r4, r5]
 800afaa:	604b      	str	r3, [r1, #4]
 800afac:	4638      	mov	r0, r7
 800afae:	f104 060b 	add.w	r6, r4, #11
 800afb2:	f000 f829 	bl	800b008 <__malloc_unlock>
 800afb6:	f026 0607 	bic.w	r6, r6, #7
 800afba:	1d23      	adds	r3, r4, #4
 800afbc:	1af2      	subs	r2, r6, r3
 800afbe:	d0ae      	beq.n	800af1e <_malloc_r+0x22>
 800afc0:	1b9b      	subs	r3, r3, r6
 800afc2:	50a3      	str	r3, [r4, r2]
 800afc4:	e7ab      	b.n	800af1e <_malloc_r+0x22>
 800afc6:	42a3      	cmp	r3, r4
 800afc8:	6862      	ldr	r2, [r4, #4]
 800afca:	d1dd      	bne.n	800af88 <_malloc_r+0x8c>
 800afcc:	f8c8 2000 	str.w	r2, [r8]
 800afd0:	e7ec      	b.n	800afac <_malloc_r+0xb0>
 800afd2:	4623      	mov	r3, r4
 800afd4:	6864      	ldr	r4, [r4, #4]
 800afd6:	e7ac      	b.n	800af32 <_malloc_r+0x36>
 800afd8:	4634      	mov	r4, r6
 800afda:	6876      	ldr	r6, [r6, #4]
 800afdc:	e7b4      	b.n	800af48 <_malloc_r+0x4c>
 800afde:	4613      	mov	r3, r2
 800afe0:	e7cc      	b.n	800af7c <_malloc_r+0x80>
 800afe2:	230c      	movs	r3, #12
 800afe4:	603b      	str	r3, [r7, #0]
 800afe6:	4638      	mov	r0, r7
 800afe8:	f000 f80e 	bl	800b008 <__malloc_unlock>
 800afec:	e797      	b.n	800af1e <_malloc_r+0x22>
 800afee:	6025      	str	r5, [r4, #0]
 800aff0:	e7dc      	b.n	800afac <_malloc_r+0xb0>
 800aff2:	605b      	str	r3, [r3, #4]
 800aff4:	deff      	udf	#255	; 0xff
 800aff6:	bf00      	nop
 800aff8:	200007e0 	.word	0x200007e0

0800affc <__malloc_lock>:
 800affc:	4801      	ldr	r0, [pc, #4]	; (800b004 <__malloc_lock+0x8>)
 800affe:	f7ff b88a 	b.w	800a116 <__retarget_lock_acquire_recursive>
 800b002:	bf00      	nop
 800b004:	200007dc 	.word	0x200007dc

0800b008 <__malloc_unlock>:
 800b008:	4801      	ldr	r0, [pc, #4]	; (800b010 <__malloc_unlock+0x8>)
 800b00a:	f7ff b885 	b.w	800a118 <__retarget_lock_release_recursive>
 800b00e:	bf00      	nop
 800b010:	200007dc 	.word	0x200007dc

0800b014 <_Balloc>:
 800b014:	b570      	push	{r4, r5, r6, lr}
 800b016:	69c6      	ldr	r6, [r0, #28]
 800b018:	4604      	mov	r4, r0
 800b01a:	460d      	mov	r5, r1
 800b01c:	b976      	cbnz	r6, 800b03c <_Balloc+0x28>
 800b01e:	2010      	movs	r0, #16
 800b020:	f7ff ff44 	bl	800aeac <malloc>
 800b024:	4602      	mov	r2, r0
 800b026:	61e0      	str	r0, [r4, #28]
 800b028:	b920      	cbnz	r0, 800b034 <_Balloc+0x20>
 800b02a:	4b18      	ldr	r3, [pc, #96]	; (800b08c <_Balloc+0x78>)
 800b02c:	4818      	ldr	r0, [pc, #96]	; (800b090 <_Balloc+0x7c>)
 800b02e:	216b      	movs	r1, #107	; 0x6b
 800b030:	f000 fe00 	bl	800bc34 <__assert_func>
 800b034:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b038:	6006      	str	r6, [r0, #0]
 800b03a:	60c6      	str	r6, [r0, #12]
 800b03c:	69e6      	ldr	r6, [r4, #28]
 800b03e:	68f3      	ldr	r3, [r6, #12]
 800b040:	b183      	cbz	r3, 800b064 <_Balloc+0x50>
 800b042:	69e3      	ldr	r3, [r4, #28]
 800b044:	68db      	ldr	r3, [r3, #12]
 800b046:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b04a:	b9b8      	cbnz	r0, 800b07c <_Balloc+0x68>
 800b04c:	2101      	movs	r1, #1
 800b04e:	fa01 f605 	lsl.w	r6, r1, r5
 800b052:	1d72      	adds	r2, r6, #5
 800b054:	0092      	lsls	r2, r2, #2
 800b056:	4620      	mov	r0, r4
 800b058:	f000 fe0a 	bl	800bc70 <_calloc_r>
 800b05c:	b160      	cbz	r0, 800b078 <_Balloc+0x64>
 800b05e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b062:	e00e      	b.n	800b082 <_Balloc+0x6e>
 800b064:	2221      	movs	r2, #33	; 0x21
 800b066:	2104      	movs	r1, #4
 800b068:	4620      	mov	r0, r4
 800b06a:	f000 fe01 	bl	800bc70 <_calloc_r>
 800b06e:	69e3      	ldr	r3, [r4, #28]
 800b070:	60f0      	str	r0, [r6, #12]
 800b072:	68db      	ldr	r3, [r3, #12]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d1e4      	bne.n	800b042 <_Balloc+0x2e>
 800b078:	2000      	movs	r0, #0
 800b07a:	bd70      	pop	{r4, r5, r6, pc}
 800b07c:	6802      	ldr	r2, [r0, #0]
 800b07e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b082:	2300      	movs	r3, #0
 800b084:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b088:	e7f7      	b.n	800b07a <_Balloc+0x66>
 800b08a:	bf00      	nop
 800b08c:	0800bf55 	.word	0x0800bf55
 800b090:	0800bfd5 	.word	0x0800bfd5

0800b094 <_Bfree>:
 800b094:	b570      	push	{r4, r5, r6, lr}
 800b096:	69c6      	ldr	r6, [r0, #28]
 800b098:	4605      	mov	r5, r0
 800b09a:	460c      	mov	r4, r1
 800b09c:	b976      	cbnz	r6, 800b0bc <_Bfree+0x28>
 800b09e:	2010      	movs	r0, #16
 800b0a0:	f7ff ff04 	bl	800aeac <malloc>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	61e8      	str	r0, [r5, #28]
 800b0a8:	b920      	cbnz	r0, 800b0b4 <_Bfree+0x20>
 800b0aa:	4b09      	ldr	r3, [pc, #36]	; (800b0d0 <_Bfree+0x3c>)
 800b0ac:	4809      	ldr	r0, [pc, #36]	; (800b0d4 <_Bfree+0x40>)
 800b0ae:	218f      	movs	r1, #143	; 0x8f
 800b0b0:	f000 fdc0 	bl	800bc34 <__assert_func>
 800b0b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b0b8:	6006      	str	r6, [r0, #0]
 800b0ba:	60c6      	str	r6, [r0, #12]
 800b0bc:	b13c      	cbz	r4, 800b0ce <_Bfree+0x3a>
 800b0be:	69eb      	ldr	r3, [r5, #28]
 800b0c0:	6862      	ldr	r2, [r4, #4]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0c8:	6021      	str	r1, [r4, #0]
 800b0ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b0ce:	bd70      	pop	{r4, r5, r6, pc}
 800b0d0:	0800bf55 	.word	0x0800bf55
 800b0d4:	0800bfd5 	.word	0x0800bfd5

0800b0d8 <__multadd>:
 800b0d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0dc:	690d      	ldr	r5, [r1, #16]
 800b0de:	4607      	mov	r7, r0
 800b0e0:	460c      	mov	r4, r1
 800b0e2:	461e      	mov	r6, r3
 800b0e4:	f101 0c14 	add.w	ip, r1, #20
 800b0e8:	2000      	movs	r0, #0
 800b0ea:	f8dc 3000 	ldr.w	r3, [ip]
 800b0ee:	b299      	uxth	r1, r3
 800b0f0:	fb02 6101 	mla	r1, r2, r1, r6
 800b0f4:	0c1e      	lsrs	r6, r3, #16
 800b0f6:	0c0b      	lsrs	r3, r1, #16
 800b0f8:	fb02 3306 	mla	r3, r2, r6, r3
 800b0fc:	b289      	uxth	r1, r1
 800b0fe:	3001      	adds	r0, #1
 800b100:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b104:	4285      	cmp	r5, r0
 800b106:	f84c 1b04 	str.w	r1, [ip], #4
 800b10a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b10e:	dcec      	bgt.n	800b0ea <__multadd+0x12>
 800b110:	b30e      	cbz	r6, 800b156 <__multadd+0x7e>
 800b112:	68a3      	ldr	r3, [r4, #8]
 800b114:	42ab      	cmp	r3, r5
 800b116:	dc19      	bgt.n	800b14c <__multadd+0x74>
 800b118:	6861      	ldr	r1, [r4, #4]
 800b11a:	4638      	mov	r0, r7
 800b11c:	3101      	adds	r1, #1
 800b11e:	f7ff ff79 	bl	800b014 <_Balloc>
 800b122:	4680      	mov	r8, r0
 800b124:	b928      	cbnz	r0, 800b132 <__multadd+0x5a>
 800b126:	4602      	mov	r2, r0
 800b128:	4b0c      	ldr	r3, [pc, #48]	; (800b15c <__multadd+0x84>)
 800b12a:	480d      	ldr	r0, [pc, #52]	; (800b160 <__multadd+0x88>)
 800b12c:	21ba      	movs	r1, #186	; 0xba
 800b12e:	f000 fd81 	bl	800bc34 <__assert_func>
 800b132:	6922      	ldr	r2, [r4, #16]
 800b134:	3202      	adds	r2, #2
 800b136:	f104 010c 	add.w	r1, r4, #12
 800b13a:	0092      	lsls	r2, r2, #2
 800b13c:	300c      	adds	r0, #12
 800b13e:	f000 fd6b 	bl	800bc18 <memcpy>
 800b142:	4621      	mov	r1, r4
 800b144:	4638      	mov	r0, r7
 800b146:	f7ff ffa5 	bl	800b094 <_Bfree>
 800b14a:	4644      	mov	r4, r8
 800b14c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b150:	3501      	adds	r5, #1
 800b152:	615e      	str	r6, [r3, #20]
 800b154:	6125      	str	r5, [r4, #16]
 800b156:	4620      	mov	r0, r4
 800b158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b15c:	0800bfc4 	.word	0x0800bfc4
 800b160:	0800bfd5 	.word	0x0800bfd5

0800b164 <__hi0bits>:
 800b164:	0c03      	lsrs	r3, r0, #16
 800b166:	041b      	lsls	r3, r3, #16
 800b168:	b9d3      	cbnz	r3, 800b1a0 <__hi0bits+0x3c>
 800b16a:	0400      	lsls	r0, r0, #16
 800b16c:	2310      	movs	r3, #16
 800b16e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b172:	bf04      	itt	eq
 800b174:	0200      	lsleq	r0, r0, #8
 800b176:	3308      	addeq	r3, #8
 800b178:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b17c:	bf04      	itt	eq
 800b17e:	0100      	lsleq	r0, r0, #4
 800b180:	3304      	addeq	r3, #4
 800b182:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b186:	bf04      	itt	eq
 800b188:	0080      	lsleq	r0, r0, #2
 800b18a:	3302      	addeq	r3, #2
 800b18c:	2800      	cmp	r0, #0
 800b18e:	db05      	blt.n	800b19c <__hi0bits+0x38>
 800b190:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b194:	f103 0301 	add.w	r3, r3, #1
 800b198:	bf08      	it	eq
 800b19a:	2320      	moveq	r3, #32
 800b19c:	4618      	mov	r0, r3
 800b19e:	4770      	bx	lr
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	e7e4      	b.n	800b16e <__hi0bits+0xa>

0800b1a4 <__lo0bits>:
 800b1a4:	6803      	ldr	r3, [r0, #0]
 800b1a6:	f013 0207 	ands.w	r2, r3, #7
 800b1aa:	d00c      	beq.n	800b1c6 <__lo0bits+0x22>
 800b1ac:	07d9      	lsls	r1, r3, #31
 800b1ae:	d422      	bmi.n	800b1f6 <__lo0bits+0x52>
 800b1b0:	079a      	lsls	r2, r3, #30
 800b1b2:	bf49      	itett	mi
 800b1b4:	085b      	lsrmi	r3, r3, #1
 800b1b6:	089b      	lsrpl	r3, r3, #2
 800b1b8:	6003      	strmi	r3, [r0, #0]
 800b1ba:	2201      	movmi	r2, #1
 800b1bc:	bf5c      	itt	pl
 800b1be:	6003      	strpl	r3, [r0, #0]
 800b1c0:	2202      	movpl	r2, #2
 800b1c2:	4610      	mov	r0, r2
 800b1c4:	4770      	bx	lr
 800b1c6:	b299      	uxth	r1, r3
 800b1c8:	b909      	cbnz	r1, 800b1ce <__lo0bits+0x2a>
 800b1ca:	0c1b      	lsrs	r3, r3, #16
 800b1cc:	2210      	movs	r2, #16
 800b1ce:	b2d9      	uxtb	r1, r3
 800b1d0:	b909      	cbnz	r1, 800b1d6 <__lo0bits+0x32>
 800b1d2:	3208      	adds	r2, #8
 800b1d4:	0a1b      	lsrs	r3, r3, #8
 800b1d6:	0719      	lsls	r1, r3, #28
 800b1d8:	bf04      	itt	eq
 800b1da:	091b      	lsreq	r3, r3, #4
 800b1dc:	3204      	addeq	r2, #4
 800b1de:	0799      	lsls	r1, r3, #30
 800b1e0:	bf04      	itt	eq
 800b1e2:	089b      	lsreq	r3, r3, #2
 800b1e4:	3202      	addeq	r2, #2
 800b1e6:	07d9      	lsls	r1, r3, #31
 800b1e8:	d403      	bmi.n	800b1f2 <__lo0bits+0x4e>
 800b1ea:	085b      	lsrs	r3, r3, #1
 800b1ec:	f102 0201 	add.w	r2, r2, #1
 800b1f0:	d003      	beq.n	800b1fa <__lo0bits+0x56>
 800b1f2:	6003      	str	r3, [r0, #0]
 800b1f4:	e7e5      	b.n	800b1c2 <__lo0bits+0x1e>
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	e7e3      	b.n	800b1c2 <__lo0bits+0x1e>
 800b1fa:	2220      	movs	r2, #32
 800b1fc:	e7e1      	b.n	800b1c2 <__lo0bits+0x1e>
	...

0800b200 <__i2b>:
 800b200:	b510      	push	{r4, lr}
 800b202:	460c      	mov	r4, r1
 800b204:	2101      	movs	r1, #1
 800b206:	f7ff ff05 	bl	800b014 <_Balloc>
 800b20a:	4602      	mov	r2, r0
 800b20c:	b928      	cbnz	r0, 800b21a <__i2b+0x1a>
 800b20e:	4b05      	ldr	r3, [pc, #20]	; (800b224 <__i2b+0x24>)
 800b210:	4805      	ldr	r0, [pc, #20]	; (800b228 <__i2b+0x28>)
 800b212:	f240 1145 	movw	r1, #325	; 0x145
 800b216:	f000 fd0d 	bl	800bc34 <__assert_func>
 800b21a:	2301      	movs	r3, #1
 800b21c:	6144      	str	r4, [r0, #20]
 800b21e:	6103      	str	r3, [r0, #16]
 800b220:	bd10      	pop	{r4, pc}
 800b222:	bf00      	nop
 800b224:	0800bfc4 	.word	0x0800bfc4
 800b228:	0800bfd5 	.word	0x0800bfd5

0800b22c <__multiply>:
 800b22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b230:	4691      	mov	r9, r2
 800b232:	690a      	ldr	r2, [r1, #16]
 800b234:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b238:	429a      	cmp	r2, r3
 800b23a:	bfb8      	it	lt
 800b23c:	460b      	movlt	r3, r1
 800b23e:	460c      	mov	r4, r1
 800b240:	bfbc      	itt	lt
 800b242:	464c      	movlt	r4, r9
 800b244:	4699      	movlt	r9, r3
 800b246:	6927      	ldr	r7, [r4, #16]
 800b248:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b24c:	68a3      	ldr	r3, [r4, #8]
 800b24e:	6861      	ldr	r1, [r4, #4]
 800b250:	eb07 060a 	add.w	r6, r7, sl
 800b254:	42b3      	cmp	r3, r6
 800b256:	b085      	sub	sp, #20
 800b258:	bfb8      	it	lt
 800b25a:	3101      	addlt	r1, #1
 800b25c:	f7ff feda 	bl	800b014 <_Balloc>
 800b260:	b930      	cbnz	r0, 800b270 <__multiply+0x44>
 800b262:	4602      	mov	r2, r0
 800b264:	4b44      	ldr	r3, [pc, #272]	; (800b378 <__multiply+0x14c>)
 800b266:	4845      	ldr	r0, [pc, #276]	; (800b37c <__multiply+0x150>)
 800b268:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b26c:	f000 fce2 	bl	800bc34 <__assert_func>
 800b270:	f100 0514 	add.w	r5, r0, #20
 800b274:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b278:	462b      	mov	r3, r5
 800b27a:	2200      	movs	r2, #0
 800b27c:	4543      	cmp	r3, r8
 800b27e:	d321      	bcc.n	800b2c4 <__multiply+0x98>
 800b280:	f104 0314 	add.w	r3, r4, #20
 800b284:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b288:	f109 0314 	add.w	r3, r9, #20
 800b28c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b290:	9202      	str	r2, [sp, #8]
 800b292:	1b3a      	subs	r2, r7, r4
 800b294:	3a15      	subs	r2, #21
 800b296:	f022 0203 	bic.w	r2, r2, #3
 800b29a:	3204      	adds	r2, #4
 800b29c:	f104 0115 	add.w	r1, r4, #21
 800b2a0:	428f      	cmp	r7, r1
 800b2a2:	bf38      	it	cc
 800b2a4:	2204      	movcc	r2, #4
 800b2a6:	9201      	str	r2, [sp, #4]
 800b2a8:	9a02      	ldr	r2, [sp, #8]
 800b2aa:	9303      	str	r3, [sp, #12]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d80c      	bhi.n	800b2ca <__multiply+0x9e>
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	dd03      	ble.n	800b2bc <__multiply+0x90>
 800b2b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d05b      	beq.n	800b374 <__multiply+0x148>
 800b2bc:	6106      	str	r6, [r0, #16]
 800b2be:	b005      	add	sp, #20
 800b2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2c4:	f843 2b04 	str.w	r2, [r3], #4
 800b2c8:	e7d8      	b.n	800b27c <__multiply+0x50>
 800b2ca:	f8b3 a000 	ldrh.w	sl, [r3]
 800b2ce:	f1ba 0f00 	cmp.w	sl, #0
 800b2d2:	d024      	beq.n	800b31e <__multiply+0xf2>
 800b2d4:	f104 0e14 	add.w	lr, r4, #20
 800b2d8:	46a9      	mov	r9, r5
 800b2da:	f04f 0c00 	mov.w	ip, #0
 800b2de:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b2e2:	f8d9 1000 	ldr.w	r1, [r9]
 800b2e6:	fa1f fb82 	uxth.w	fp, r2
 800b2ea:	b289      	uxth	r1, r1
 800b2ec:	fb0a 110b 	mla	r1, sl, fp, r1
 800b2f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b2f4:	f8d9 2000 	ldr.w	r2, [r9]
 800b2f8:	4461      	add	r1, ip
 800b2fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b2fe:	fb0a c20b 	mla	r2, sl, fp, ip
 800b302:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b306:	b289      	uxth	r1, r1
 800b308:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b30c:	4577      	cmp	r7, lr
 800b30e:	f849 1b04 	str.w	r1, [r9], #4
 800b312:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b316:	d8e2      	bhi.n	800b2de <__multiply+0xb2>
 800b318:	9a01      	ldr	r2, [sp, #4]
 800b31a:	f845 c002 	str.w	ip, [r5, r2]
 800b31e:	9a03      	ldr	r2, [sp, #12]
 800b320:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b324:	3304      	adds	r3, #4
 800b326:	f1b9 0f00 	cmp.w	r9, #0
 800b32a:	d021      	beq.n	800b370 <__multiply+0x144>
 800b32c:	6829      	ldr	r1, [r5, #0]
 800b32e:	f104 0c14 	add.w	ip, r4, #20
 800b332:	46ae      	mov	lr, r5
 800b334:	f04f 0a00 	mov.w	sl, #0
 800b338:	f8bc b000 	ldrh.w	fp, [ip]
 800b33c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b340:	fb09 220b 	mla	r2, r9, fp, r2
 800b344:	4452      	add	r2, sl
 800b346:	b289      	uxth	r1, r1
 800b348:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b34c:	f84e 1b04 	str.w	r1, [lr], #4
 800b350:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b354:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b358:	f8be 1000 	ldrh.w	r1, [lr]
 800b35c:	fb09 110a 	mla	r1, r9, sl, r1
 800b360:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b364:	4567      	cmp	r7, ip
 800b366:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b36a:	d8e5      	bhi.n	800b338 <__multiply+0x10c>
 800b36c:	9a01      	ldr	r2, [sp, #4]
 800b36e:	50a9      	str	r1, [r5, r2]
 800b370:	3504      	adds	r5, #4
 800b372:	e799      	b.n	800b2a8 <__multiply+0x7c>
 800b374:	3e01      	subs	r6, #1
 800b376:	e79b      	b.n	800b2b0 <__multiply+0x84>
 800b378:	0800bfc4 	.word	0x0800bfc4
 800b37c:	0800bfd5 	.word	0x0800bfd5

0800b380 <__pow5mult>:
 800b380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b384:	4615      	mov	r5, r2
 800b386:	f012 0203 	ands.w	r2, r2, #3
 800b38a:	4606      	mov	r6, r0
 800b38c:	460f      	mov	r7, r1
 800b38e:	d007      	beq.n	800b3a0 <__pow5mult+0x20>
 800b390:	4c25      	ldr	r4, [pc, #148]	; (800b428 <__pow5mult+0xa8>)
 800b392:	3a01      	subs	r2, #1
 800b394:	2300      	movs	r3, #0
 800b396:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b39a:	f7ff fe9d 	bl	800b0d8 <__multadd>
 800b39e:	4607      	mov	r7, r0
 800b3a0:	10ad      	asrs	r5, r5, #2
 800b3a2:	d03d      	beq.n	800b420 <__pow5mult+0xa0>
 800b3a4:	69f4      	ldr	r4, [r6, #28]
 800b3a6:	b97c      	cbnz	r4, 800b3c8 <__pow5mult+0x48>
 800b3a8:	2010      	movs	r0, #16
 800b3aa:	f7ff fd7f 	bl	800aeac <malloc>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	61f0      	str	r0, [r6, #28]
 800b3b2:	b928      	cbnz	r0, 800b3c0 <__pow5mult+0x40>
 800b3b4:	4b1d      	ldr	r3, [pc, #116]	; (800b42c <__pow5mult+0xac>)
 800b3b6:	481e      	ldr	r0, [pc, #120]	; (800b430 <__pow5mult+0xb0>)
 800b3b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b3bc:	f000 fc3a 	bl	800bc34 <__assert_func>
 800b3c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b3c4:	6004      	str	r4, [r0, #0]
 800b3c6:	60c4      	str	r4, [r0, #12]
 800b3c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b3cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b3d0:	b94c      	cbnz	r4, 800b3e6 <__pow5mult+0x66>
 800b3d2:	f240 2171 	movw	r1, #625	; 0x271
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	f7ff ff12 	bl	800b200 <__i2b>
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3e2:	4604      	mov	r4, r0
 800b3e4:	6003      	str	r3, [r0, #0]
 800b3e6:	f04f 0900 	mov.w	r9, #0
 800b3ea:	07eb      	lsls	r3, r5, #31
 800b3ec:	d50a      	bpl.n	800b404 <__pow5mult+0x84>
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	4622      	mov	r2, r4
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7ff ff1a 	bl	800b22c <__multiply>
 800b3f8:	4639      	mov	r1, r7
 800b3fa:	4680      	mov	r8, r0
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	f7ff fe49 	bl	800b094 <_Bfree>
 800b402:	4647      	mov	r7, r8
 800b404:	106d      	asrs	r5, r5, #1
 800b406:	d00b      	beq.n	800b420 <__pow5mult+0xa0>
 800b408:	6820      	ldr	r0, [r4, #0]
 800b40a:	b938      	cbnz	r0, 800b41c <__pow5mult+0x9c>
 800b40c:	4622      	mov	r2, r4
 800b40e:	4621      	mov	r1, r4
 800b410:	4630      	mov	r0, r6
 800b412:	f7ff ff0b 	bl	800b22c <__multiply>
 800b416:	6020      	str	r0, [r4, #0]
 800b418:	f8c0 9000 	str.w	r9, [r0]
 800b41c:	4604      	mov	r4, r0
 800b41e:	e7e4      	b.n	800b3ea <__pow5mult+0x6a>
 800b420:	4638      	mov	r0, r7
 800b422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b426:	bf00      	nop
 800b428:	0800c120 	.word	0x0800c120
 800b42c:	0800bf55 	.word	0x0800bf55
 800b430:	0800bfd5 	.word	0x0800bfd5

0800b434 <__lshift>:
 800b434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b438:	460c      	mov	r4, r1
 800b43a:	6849      	ldr	r1, [r1, #4]
 800b43c:	6923      	ldr	r3, [r4, #16]
 800b43e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b442:	68a3      	ldr	r3, [r4, #8]
 800b444:	4607      	mov	r7, r0
 800b446:	4691      	mov	r9, r2
 800b448:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b44c:	f108 0601 	add.w	r6, r8, #1
 800b450:	42b3      	cmp	r3, r6
 800b452:	db0b      	blt.n	800b46c <__lshift+0x38>
 800b454:	4638      	mov	r0, r7
 800b456:	f7ff fddd 	bl	800b014 <_Balloc>
 800b45a:	4605      	mov	r5, r0
 800b45c:	b948      	cbnz	r0, 800b472 <__lshift+0x3e>
 800b45e:	4602      	mov	r2, r0
 800b460:	4b28      	ldr	r3, [pc, #160]	; (800b504 <__lshift+0xd0>)
 800b462:	4829      	ldr	r0, [pc, #164]	; (800b508 <__lshift+0xd4>)
 800b464:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b468:	f000 fbe4 	bl	800bc34 <__assert_func>
 800b46c:	3101      	adds	r1, #1
 800b46e:	005b      	lsls	r3, r3, #1
 800b470:	e7ee      	b.n	800b450 <__lshift+0x1c>
 800b472:	2300      	movs	r3, #0
 800b474:	f100 0114 	add.w	r1, r0, #20
 800b478:	f100 0210 	add.w	r2, r0, #16
 800b47c:	4618      	mov	r0, r3
 800b47e:	4553      	cmp	r3, sl
 800b480:	db33      	blt.n	800b4ea <__lshift+0xb6>
 800b482:	6920      	ldr	r0, [r4, #16]
 800b484:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b488:	f104 0314 	add.w	r3, r4, #20
 800b48c:	f019 091f 	ands.w	r9, r9, #31
 800b490:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b494:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b498:	d02b      	beq.n	800b4f2 <__lshift+0xbe>
 800b49a:	f1c9 0e20 	rsb	lr, r9, #32
 800b49e:	468a      	mov	sl, r1
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	6818      	ldr	r0, [r3, #0]
 800b4a4:	fa00 f009 	lsl.w	r0, r0, r9
 800b4a8:	4310      	orrs	r0, r2
 800b4aa:	f84a 0b04 	str.w	r0, [sl], #4
 800b4ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4b2:	459c      	cmp	ip, r3
 800b4b4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b4b8:	d8f3      	bhi.n	800b4a2 <__lshift+0x6e>
 800b4ba:	ebac 0304 	sub.w	r3, ip, r4
 800b4be:	3b15      	subs	r3, #21
 800b4c0:	f023 0303 	bic.w	r3, r3, #3
 800b4c4:	3304      	adds	r3, #4
 800b4c6:	f104 0015 	add.w	r0, r4, #21
 800b4ca:	4584      	cmp	ip, r0
 800b4cc:	bf38      	it	cc
 800b4ce:	2304      	movcc	r3, #4
 800b4d0:	50ca      	str	r2, [r1, r3]
 800b4d2:	b10a      	cbz	r2, 800b4d8 <__lshift+0xa4>
 800b4d4:	f108 0602 	add.w	r6, r8, #2
 800b4d8:	3e01      	subs	r6, #1
 800b4da:	4638      	mov	r0, r7
 800b4dc:	612e      	str	r6, [r5, #16]
 800b4de:	4621      	mov	r1, r4
 800b4e0:	f7ff fdd8 	bl	800b094 <_Bfree>
 800b4e4:	4628      	mov	r0, r5
 800b4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ea:	f842 0f04 	str.w	r0, [r2, #4]!
 800b4ee:	3301      	adds	r3, #1
 800b4f0:	e7c5      	b.n	800b47e <__lshift+0x4a>
 800b4f2:	3904      	subs	r1, #4
 800b4f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4f8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b4fc:	459c      	cmp	ip, r3
 800b4fe:	d8f9      	bhi.n	800b4f4 <__lshift+0xc0>
 800b500:	e7ea      	b.n	800b4d8 <__lshift+0xa4>
 800b502:	bf00      	nop
 800b504:	0800bfc4 	.word	0x0800bfc4
 800b508:	0800bfd5 	.word	0x0800bfd5

0800b50c <__mcmp>:
 800b50c:	b530      	push	{r4, r5, lr}
 800b50e:	6902      	ldr	r2, [r0, #16]
 800b510:	690c      	ldr	r4, [r1, #16]
 800b512:	1b12      	subs	r2, r2, r4
 800b514:	d10e      	bne.n	800b534 <__mcmp+0x28>
 800b516:	f100 0314 	add.w	r3, r0, #20
 800b51a:	3114      	adds	r1, #20
 800b51c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b520:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b524:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b528:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b52c:	42a5      	cmp	r5, r4
 800b52e:	d003      	beq.n	800b538 <__mcmp+0x2c>
 800b530:	d305      	bcc.n	800b53e <__mcmp+0x32>
 800b532:	2201      	movs	r2, #1
 800b534:	4610      	mov	r0, r2
 800b536:	bd30      	pop	{r4, r5, pc}
 800b538:	4283      	cmp	r3, r0
 800b53a:	d3f3      	bcc.n	800b524 <__mcmp+0x18>
 800b53c:	e7fa      	b.n	800b534 <__mcmp+0x28>
 800b53e:	f04f 32ff 	mov.w	r2, #4294967295
 800b542:	e7f7      	b.n	800b534 <__mcmp+0x28>

0800b544 <__mdiff>:
 800b544:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b548:	460c      	mov	r4, r1
 800b54a:	4606      	mov	r6, r0
 800b54c:	4611      	mov	r1, r2
 800b54e:	4620      	mov	r0, r4
 800b550:	4690      	mov	r8, r2
 800b552:	f7ff ffdb 	bl	800b50c <__mcmp>
 800b556:	1e05      	subs	r5, r0, #0
 800b558:	d110      	bne.n	800b57c <__mdiff+0x38>
 800b55a:	4629      	mov	r1, r5
 800b55c:	4630      	mov	r0, r6
 800b55e:	f7ff fd59 	bl	800b014 <_Balloc>
 800b562:	b930      	cbnz	r0, 800b572 <__mdiff+0x2e>
 800b564:	4b3a      	ldr	r3, [pc, #232]	; (800b650 <__mdiff+0x10c>)
 800b566:	4602      	mov	r2, r0
 800b568:	f240 2137 	movw	r1, #567	; 0x237
 800b56c:	4839      	ldr	r0, [pc, #228]	; (800b654 <__mdiff+0x110>)
 800b56e:	f000 fb61 	bl	800bc34 <__assert_func>
 800b572:	2301      	movs	r3, #1
 800b574:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b578:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b57c:	bfa4      	itt	ge
 800b57e:	4643      	movge	r3, r8
 800b580:	46a0      	movge	r8, r4
 800b582:	4630      	mov	r0, r6
 800b584:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b588:	bfa6      	itte	ge
 800b58a:	461c      	movge	r4, r3
 800b58c:	2500      	movge	r5, #0
 800b58e:	2501      	movlt	r5, #1
 800b590:	f7ff fd40 	bl	800b014 <_Balloc>
 800b594:	b920      	cbnz	r0, 800b5a0 <__mdiff+0x5c>
 800b596:	4b2e      	ldr	r3, [pc, #184]	; (800b650 <__mdiff+0x10c>)
 800b598:	4602      	mov	r2, r0
 800b59a:	f240 2145 	movw	r1, #581	; 0x245
 800b59e:	e7e5      	b.n	800b56c <__mdiff+0x28>
 800b5a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b5a4:	6926      	ldr	r6, [r4, #16]
 800b5a6:	60c5      	str	r5, [r0, #12]
 800b5a8:	f104 0914 	add.w	r9, r4, #20
 800b5ac:	f108 0514 	add.w	r5, r8, #20
 800b5b0:	f100 0e14 	add.w	lr, r0, #20
 800b5b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b5b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b5bc:	f108 0210 	add.w	r2, r8, #16
 800b5c0:	46f2      	mov	sl, lr
 800b5c2:	2100      	movs	r1, #0
 800b5c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b5c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b5cc:	fa11 f88b 	uxtah	r8, r1, fp
 800b5d0:	b299      	uxth	r1, r3
 800b5d2:	0c1b      	lsrs	r3, r3, #16
 800b5d4:	eba8 0801 	sub.w	r8, r8, r1
 800b5d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b5dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b5e0:	fa1f f888 	uxth.w	r8, r8
 800b5e4:	1419      	asrs	r1, r3, #16
 800b5e6:	454e      	cmp	r6, r9
 800b5e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b5ec:	f84a 3b04 	str.w	r3, [sl], #4
 800b5f0:	d8e8      	bhi.n	800b5c4 <__mdiff+0x80>
 800b5f2:	1b33      	subs	r3, r6, r4
 800b5f4:	3b15      	subs	r3, #21
 800b5f6:	f023 0303 	bic.w	r3, r3, #3
 800b5fa:	3304      	adds	r3, #4
 800b5fc:	3415      	adds	r4, #21
 800b5fe:	42a6      	cmp	r6, r4
 800b600:	bf38      	it	cc
 800b602:	2304      	movcc	r3, #4
 800b604:	441d      	add	r5, r3
 800b606:	4473      	add	r3, lr
 800b608:	469e      	mov	lr, r3
 800b60a:	462e      	mov	r6, r5
 800b60c:	4566      	cmp	r6, ip
 800b60e:	d30e      	bcc.n	800b62e <__mdiff+0xea>
 800b610:	f10c 0203 	add.w	r2, ip, #3
 800b614:	1b52      	subs	r2, r2, r5
 800b616:	f022 0203 	bic.w	r2, r2, #3
 800b61a:	3d03      	subs	r5, #3
 800b61c:	45ac      	cmp	ip, r5
 800b61e:	bf38      	it	cc
 800b620:	2200      	movcc	r2, #0
 800b622:	4413      	add	r3, r2
 800b624:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b628:	b17a      	cbz	r2, 800b64a <__mdiff+0x106>
 800b62a:	6107      	str	r7, [r0, #16]
 800b62c:	e7a4      	b.n	800b578 <__mdiff+0x34>
 800b62e:	f856 8b04 	ldr.w	r8, [r6], #4
 800b632:	fa11 f288 	uxtah	r2, r1, r8
 800b636:	1414      	asrs	r4, r2, #16
 800b638:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b63c:	b292      	uxth	r2, r2
 800b63e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b642:	f84e 2b04 	str.w	r2, [lr], #4
 800b646:	1421      	asrs	r1, r4, #16
 800b648:	e7e0      	b.n	800b60c <__mdiff+0xc8>
 800b64a:	3f01      	subs	r7, #1
 800b64c:	e7ea      	b.n	800b624 <__mdiff+0xe0>
 800b64e:	bf00      	nop
 800b650:	0800bfc4 	.word	0x0800bfc4
 800b654:	0800bfd5 	.word	0x0800bfd5

0800b658 <__d2b>:
 800b658:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b65c:	460f      	mov	r7, r1
 800b65e:	2101      	movs	r1, #1
 800b660:	ec59 8b10 	vmov	r8, r9, d0
 800b664:	4616      	mov	r6, r2
 800b666:	f7ff fcd5 	bl	800b014 <_Balloc>
 800b66a:	4604      	mov	r4, r0
 800b66c:	b930      	cbnz	r0, 800b67c <__d2b+0x24>
 800b66e:	4602      	mov	r2, r0
 800b670:	4b24      	ldr	r3, [pc, #144]	; (800b704 <__d2b+0xac>)
 800b672:	4825      	ldr	r0, [pc, #148]	; (800b708 <__d2b+0xb0>)
 800b674:	f240 310f 	movw	r1, #783	; 0x30f
 800b678:	f000 fadc 	bl	800bc34 <__assert_func>
 800b67c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b680:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b684:	bb2d      	cbnz	r5, 800b6d2 <__d2b+0x7a>
 800b686:	9301      	str	r3, [sp, #4]
 800b688:	f1b8 0300 	subs.w	r3, r8, #0
 800b68c:	d026      	beq.n	800b6dc <__d2b+0x84>
 800b68e:	4668      	mov	r0, sp
 800b690:	9300      	str	r3, [sp, #0]
 800b692:	f7ff fd87 	bl	800b1a4 <__lo0bits>
 800b696:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b69a:	b1e8      	cbz	r0, 800b6d8 <__d2b+0x80>
 800b69c:	f1c0 0320 	rsb	r3, r0, #32
 800b6a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a4:	430b      	orrs	r3, r1
 800b6a6:	40c2      	lsrs	r2, r0
 800b6a8:	6163      	str	r3, [r4, #20]
 800b6aa:	9201      	str	r2, [sp, #4]
 800b6ac:	9b01      	ldr	r3, [sp, #4]
 800b6ae:	61a3      	str	r3, [r4, #24]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	bf14      	ite	ne
 800b6b4:	2202      	movne	r2, #2
 800b6b6:	2201      	moveq	r2, #1
 800b6b8:	6122      	str	r2, [r4, #16]
 800b6ba:	b1bd      	cbz	r5, 800b6ec <__d2b+0x94>
 800b6bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b6c0:	4405      	add	r5, r0
 800b6c2:	603d      	str	r5, [r7, #0]
 800b6c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b6c8:	6030      	str	r0, [r6, #0]
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	b003      	add	sp, #12
 800b6ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b6d6:	e7d6      	b.n	800b686 <__d2b+0x2e>
 800b6d8:	6161      	str	r1, [r4, #20]
 800b6da:	e7e7      	b.n	800b6ac <__d2b+0x54>
 800b6dc:	a801      	add	r0, sp, #4
 800b6de:	f7ff fd61 	bl	800b1a4 <__lo0bits>
 800b6e2:	9b01      	ldr	r3, [sp, #4]
 800b6e4:	6163      	str	r3, [r4, #20]
 800b6e6:	3020      	adds	r0, #32
 800b6e8:	2201      	movs	r2, #1
 800b6ea:	e7e5      	b.n	800b6b8 <__d2b+0x60>
 800b6ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b6f4:	6038      	str	r0, [r7, #0]
 800b6f6:	6918      	ldr	r0, [r3, #16]
 800b6f8:	f7ff fd34 	bl	800b164 <__hi0bits>
 800b6fc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b700:	e7e2      	b.n	800b6c8 <__d2b+0x70>
 800b702:	bf00      	nop
 800b704:	0800bfc4 	.word	0x0800bfc4
 800b708:	0800bfd5 	.word	0x0800bfd5

0800b70c <__sfputc_r>:
 800b70c:	6893      	ldr	r3, [r2, #8]
 800b70e:	3b01      	subs	r3, #1
 800b710:	2b00      	cmp	r3, #0
 800b712:	b410      	push	{r4}
 800b714:	6093      	str	r3, [r2, #8]
 800b716:	da08      	bge.n	800b72a <__sfputc_r+0x1e>
 800b718:	6994      	ldr	r4, [r2, #24]
 800b71a:	42a3      	cmp	r3, r4
 800b71c:	db01      	blt.n	800b722 <__sfputc_r+0x16>
 800b71e:	290a      	cmp	r1, #10
 800b720:	d103      	bne.n	800b72a <__sfputc_r+0x1e>
 800b722:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b726:	f7fe bbe4 	b.w	8009ef2 <__swbuf_r>
 800b72a:	6813      	ldr	r3, [r2, #0]
 800b72c:	1c58      	adds	r0, r3, #1
 800b72e:	6010      	str	r0, [r2, #0]
 800b730:	7019      	strb	r1, [r3, #0]
 800b732:	4608      	mov	r0, r1
 800b734:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b738:	4770      	bx	lr

0800b73a <__sfputs_r>:
 800b73a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b73c:	4606      	mov	r6, r0
 800b73e:	460f      	mov	r7, r1
 800b740:	4614      	mov	r4, r2
 800b742:	18d5      	adds	r5, r2, r3
 800b744:	42ac      	cmp	r4, r5
 800b746:	d101      	bne.n	800b74c <__sfputs_r+0x12>
 800b748:	2000      	movs	r0, #0
 800b74a:	e007      	b.n	800b75c <__sfputs_r+0x22>
 800b74c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b750:	463a      	mov	r2, r7
 800b752:	4630      	mov	r0, r6
 800b754:	f7ff ffda 	bl	800b70c <__sfputc_r>
 800b758:	1c43      	adds	r3, r0, #1
 800b75a:	d1f3      	bne.n	800b744 <__sfputs_r+0xa>
 800b75c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b760 <_vfiprintf_r>:
 800b760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b764:	460d      	mov	r5, r1
 800b766:	b09d      	sub	sp, #116	; 0x74
 800b768:	4614      	mov	r4, r2
 800b76a:	4698      	mov	r8, r3
 800b76c:	4606      	mov	r6, r0
 800b76e:	b118      	cbz	r0, 800b778 <_vfiprintf_r+0x18>
 800b770:	6a03      	ldr	r3, [r0, #32]
 800b772:	b90b      	cbnz	r3, 800b778 <_vfiprintf_r+0x18>
 800b774:	f7fe fad6 	bl	8009d24 <__sinit>
 800b778:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b77a:	07d9      	lsls	r1, r3, #31
 800b77c:	d405      	bmi.n	800b78a <_vfiprintf_r+0x2a>
 800b77e:	89ab      	ldrh	r3, [r5, #12]
 800b780:	059a      	lsls	r2, r3, #22
 800b782:	d402      	bmi.n	800b78a <_vfiprintf_r+0x2a>
 800b784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b786:	f7fe fcc6 	bl	800a116 <__retarget_lock_acquire_recursive>
 800b78a:	89ab      	ldrh	r3, [r5, #12]
 800b78c:	071b      	lsls	r3, r3, #28
 800b78e:	d501      	bpl.n	800b794 <_vfiprintf_r+0x34>
 800b790:	692b      	ldr	r3, [r5, #16]
 800b792:	b99b      	cbnz	r3, 800b7bc <_vfiprintf_r+0x5c>
 800b794:	4629      	mov	r1, r5
 800b796:	4630      	mov	r0, r6
 800b798:	f7fe fbe8 	bl	8009f6c <__swsetup_r>
 800b79c:	b170      	cbz	r0, 800b7bc <_vfiprintf_r+0x5c>
 800b79e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7a0:	07dc      	lsls	r4, r3, #31
 800b7a2:	d504      	bpl.n	800b7ae <_vfiprintf_r+0x4e>
 800b7a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7a8:	b01d      	add	sp, #116	; 0x74
 800b7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ae:	89ab      	ldrh	r3, [r5, #12]
 800b7b0:	0598      	lsls	r0, r3, #22
 800b7b2:	d4f7      	bmi.n	800b7a4 <_vfiprintf_r+0x44>
 800b7b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7b6:	f7fe fcaf 	bl	800a118 <__retarget_lock_release_recursive>
 800b7ba:	e7f3      	b.n	800b7a4 <_vfiprintf_r+0x44>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	9309      	str	r3, [sp, #36]	; 0x24
 800b7c0:	2320      	movs	r3, #32
 800b7c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b7c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7ca:	2330      	movs	r3, #48	; 0x30
 800b7cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b980 <_vfiprintf_r+0x220>
 800b7d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7d4:	f04f 0901 	mov.w	r9, #1
 800b7d8:	4623      	mov	r3, r4
 800b7da:	469a      	mov	sl, r3
 800b7dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7e0:	b10a      	cbz	r2, 800b7e6 <_vfiprintf_r+0x86>
 800b7e2:	2a25      	cmp	r2, #37	; 0x25
 800b7e4:	d1f9      	bne.n	800b7da <_vfiprintf_r+0x7a>
 800b7e6:	ebba 0b04 	subs.w	fp, sl, r4
 800b7ea:	d00b      	beq.n	800b804 <_vfiprintf_r+0xa4>
 800b7ec:	465b      	mov	r3, fp
 800b7ee:	4622      	mov	r2, r4
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	f7ff ffa1 	bl	800b73a <__sfputs_r>
 800b7f8:	3001      	adds	r0, #1
 800b7fa:	f000 80a9 	beq.w	800b950 <_vfiprintf_r+0x1f0>
 800b7fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b800:	445a      	add	r2, fp
 800b802:	9209      	str	r2, [sp, #36]	; 0x24
 800b804:	f89a 3000 	ldrb.w	r3, [sl]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	f000 80a1 	beq.w	800b950 <_vfiprintf_r+0x1f0>
 800b80e:	2300      	movs	r3, #0
 800b810:	f04f 32ff 	mov.w	r2, #4294967295
 800b814:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b818:	f10a 0a01 	add.w	sl, sl, #1
 800b81c:	9304      	str	r3, [sp, #16]
 800b81e:	9307      	str	r3, [sp, #28]
 800b820:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b824:	931a      	str	r3, [sp, #104]	; 0x68
 800b826:	4654      	mov	r4, sl
 800b828:	2205      	movs	r2, #5
 800b82a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b82e:	4854      	ldr	r0, [pc, #336]	; (800b980 <_vfiprintf_r+0x220>)
 800b830:	f7f4 fce6 	bl	8000200 <memchr>
 800b834:	9a04      	ldr	r2, [sp, #16]
 800b836:	b9d8      	cbnz	r0, 800b870 <_vfiprintf_r+0x110>
 800b838:	06d1      	lsls	r1, r2, #27
 800b83a:	bf44      	itt	mi
 800b83c:	2320      	movmi	r3, #32
 800b83e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b842:	0713      	lsls	r3, r2, #28
 800b844:	bf44      	itt	mi
 800b846:	232b      	movmi	r3, #43	; 0x2b
 800b848:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b84c:	f89a 3000 	ldrb.w	r3, [sl]
 800b850:	2b2a      	cmp	r3, #42	; 0x2a
 800b852:	d015      	beq.n	800b880 <_vfiprintf_r+0x120>
 800b854:	9a07      	ldr	r2, [sp, #28]
 800b856:	4654      	mov	r4, sl
 800b858:	2000      	movs	r0, #0
 800b85a:	f04f 0c0a 	mov.w	ip, #10
 800b85e:	4621      	mov	r1, r4
 800b860:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b864:	3b30      	subs	r3, #48	; 0x30
 800b866:	2b09      	cmp	r3, #9
 800b868:	d94d      	bls.n	800b906 <_vfiprintf_r+0x1a6>
 800b86a:	b1b0      	cbz	r0, 800b89a <_vfiprintf_r+0x13a>
 800b86c:	9207      	str	r2, [sp, #28]
 800b86e:	e014      	b.n	800b89a <_vfiprintf_r+0x13a>
 800b870:	eba0 0308 	sub.w	r3, r0, r8
 800b874:	fa09 f303 	lsl.w	r3, r9, r3
 800b878:	4313      	orrs	r3, r2
 800b87a:	9304      	str	r3, [sp, #16]
 800b87c:	46a2      	mov	sl, r4
 800b87e:	e7d2      	b.n	800b826 <_vfiprintf_r+0xc6>
 800b880:	9b03      	ldr	r3, [sp, #12]
 800b882:	1d19      	adds	r1, r3, #4
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	9103      	str	r1, [sp, #12]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	bfbb      	ittet	lt
 800b88c:	425b      	neglt	r3, r3
 800b88e:	f042 0202 	orrlt.w	r2, r2, #2
 800b892:	9307      	strge	r3, [sp, #28]
 800b894:	9307      	strlt	r3, [sp, #28]
 800b896:	bfb8      	it	lt
 800b898:	9204      	strlt	r2, [sp, #16]
 800b89a:	7823      	ldrb	r3, [r4, #0]
 800b89c:	2b2e      	cmp	r3, #46	; 0x2e
 800b89e:	d10c      	bne.n	800b8ba <_vfiprintf_r+0x15a>
 800b8a0:	7863      	ldrb	r3, [r4, #1]
 800b8a2:	2b2a      	cmp	r3, #42	; 0x2a
 800b8a4:	d134      	bne.n	800b910 <_vfiprintf_r+0x1b0>
 800b8a6:	9b03      	ldr	r3, [sp, #12]
 800b8a8:	1d1a      	adds	r2, r3, #4
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	9203      	str	r2, [sp, #12]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	bfb8      	it	lt
 800b8b2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b8b6:	3402      	adds	r4, #2
 800b8b8:	9305      	str	r3, [sp, #20]
 800b8ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b990 <_vfiprintf_r+0x230>
 800b8be:	7821      	ldrb	r1, [r4, #0]
 800b8c0:	2203      	movs	r2, #3
 800b8c2:	4650      	mov	r0, sl
 800b8c4:	f7f4 fc9c 	bl	8000200 <memchr>
 800b8c8:	b138      	cbz	r0, 800b8da <_vfiprintf_r+0x17a>
 800b8ca:	9b04      	ldr	r3, [sp, #16]
 800b8cc:	eba0 000a 	sub.w	r0, r0, sl
 800b8d0:	2240      	movs	r2, #64	; 0x40
 800b8d2:	4082      	lsls	r2, r0
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	3401      	adds	r4, #1
 800b8d8:	9304      	str	r3, [sp, #16]
 800b8da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8de:	4829      	ldr	r0, [pc, #164]	; (800b984 <_vfiprintf_r+0x224>)
 800b8e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8e4:	2206      	movs	r2, #6
 800b8e6:	f7f4 fc8b 	bl	8000200 <memchr>
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	d03f      	beq.n	800b96e <_vfiprintf_r+0x20e>
 800b8ee:	4b26      	ldr	r3, [pc, #152]	; (800b988 <_vfiprintf_r+0x228>)
 800b8f0:	bb1b      	cbnz	r3, 800b93a <_vfiprintf_r+0x1da>
 800b8f2:	9b03      	ldr	r3, [sp, #12]
 800b8f4:	3307      	adds	r3, #7
 800b8f6:	f023 0307 	bic.w	r3, r3, #7
 800b8fa:	3308      	adds	r3, #8
 800b8fc:	9303      	str	r3, [sp, #12]
 800b8fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b900:	443b      	add	r3, r7
 800b902:	9309      	str	r3, [sp, #36]	; 0x24
 800b904:	e768      	b.n	800b7d8 <_vfiprintf_r+0x78>
 800b906:	fb0c 3202 	mla	r2, ip, r2, r3
 800b90a:	460c      	mov	r4, r1
 800b90c:	2001      	movs	r0, #1
 800b90e:	e7a6      	b.n	800b85e <_vfiprintf_r+0xfe>
 800b910:	2300      	movs	r3, #0
 800b912:	3401      	adds	r4, #1
 800b914:	9305      	str	r3, [sp, #20]
 800b916:	4619      	mov	r1, r3
 800b918:	f04f 0c0a 	mov.w	ip, #10
 800b91c:	4620      	mov	r0, r4
 800b91e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b922:	3a30      	subs	r2, #48	; 0x30
 800b924:	2a09      	cmp	r2, #9
 800b926:	d903      	bls.n	800b930 <_vfiprintf_r+0x1d0>
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d0c6      	beq.n	800b8ba <_vfiprintf_r+0x15a>
 800b92c:	9105      	str	r1, [sp, #20]
 800b92e:	e7c4      	b.n	800b8ba <_vfiprintf_r+0x15a>
 800b930:	fb0c 2101 	mla	r1, ip, r1, r2
 800b934:	4604      	mov	r4, r0
 800b936:	2301      	movs	r3, #1
 800b938:	e7f0      	b.n	800b91c <_vfiprintf_r+0x1bc>
 800b93a:	ab03      	add	r3, sp, #12
 800b93c:	9300      	str	r3, [sp, #0]
 800b93e:	462a      	mov	r2, r5
 800b940:	4b12      	ldr	r3, [pc, #72]	; (800b98c <_vfiprintf_r+0x22c>)
 800b942:	a904      	add	r1, sp, #16
 800b944:	4630      	mov	r0, r6
 800b946:	f7fd fd9b 	bl	8009480 <_printf_float>
 800b94a:	4607      	mov	r7, r0
 800b94c:	1c78      	adds	r0, r7, #1
 800b94e:	d1d6      	bne.n	800b8fe <_vfiprintf_r+0x19e>
 800b950:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b952:	07d9      	lsls	r1, r3, #31
 800b954:	d405      	bmi.n	800b962 <_vfiprintf_r+0x202>
 800b956:	89ab      	ldrh	r3, [r5, #12]
 800b958:	059a      	lsls	r2, r3, #22
 800b95a:	d402      	bmi.n	800b962 <_vfiprintf_r+0x202>
 800b95c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b95e:	f7fe fbdb 	bl	800a118 <__retarget_lock_release_recursive>
 800b962:	89ab      	ldrh	r3, [r5, #12]
 800b964:	065b      	lsls	r3, r3, #25
 800b966:	f53f af1d 	bmi.w	800b7a4 <_vfiprintf_r+0x44>
 800b96a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b96c:	e71c      	b.n	800b7a8 <_vfiprintf_r+0x48>
 800b96e:	ab03      	add	r3, sp, #12
 800b970:	9300      	str	r3, [sp, #0]
 800b972:	462a      	mov	r2, r5
 800b974:	4b05      	ldr	r3, [pc, #20]	; (800b98c <_vfiprintf_r+0x22c>)
 800b976:	a904      	add	r1, sp, #16
 800b978:	4630      	mov	r0, r6
 800b97a:	f7fe f825 	bl	80099c8 <_printf_i>
 800b97e:	e7e4      	b.n	800b94a <_vfiprintf_r+0x1ea>
 800b980:	0800c12c 	.word	0x0800c12c
 800b984:	0800c136 	.word	0x0800c136
 800b988:	08009481 	.word	0x08009481
 800b98c:	0800b73b 	.word	0x0800b73b
 800b990:	0800c132 	.word	0x0800c132

0800b994 <__sflush_r>:
 800b994:	898a      	ldrh	r2, [r1, #12]
 800b996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b99a:	4605      	mov	r5, r0
 800b99c:	0710      	lsls	r0, r2, #28
 800b99e:	460c      	mov	r4, r1
 800b9a0:	d458      	bmi.n	800ba54 <__sflush_r+0xc0>
 800b9a2:	684b      	ldr	r3, [r1, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	dc05      	bgt.n	800b9b4 <__sflush_r+0x20>
 800b9a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dc02      	bgt.n	800b9b4 <__sflush_r+0x20>
 800b9ae:	2000      	movs	r0, #0
 800b9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9b6:	2e00      	cmp	r6, #0
 800b9b8:	d0f9      	beq.n	800b9ae <__sflush_r+0x1a>
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b9c0:	682f      	ldr	r7, [r5, #0]
 800b9c2:	6a21      	ldr	r1, [r4, #32]
 800b9c4:	602b      	str	r3, [r5, #0]
 800b9c6:	d032      	beq.n	800ba2e <__sflush_r+0x9a>
 800b9c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b9ca:	89a3      	ldrh	r3, [r4, #12]
 800b9cc:	075a      	lsls	r2, r3, #29
 800b9ce:	d505      	bpl.n	800b9dc <__sflush_r+0x48>
 800b9d0:	6863      	ldr	r3, [r4, #4]
 800b9d2:	1ac0      	subs	r0, r0, r3
 800b9d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b9d6:	b10b      	cbz	r3, 800b9dc <__sflush_r+0x48>
 800b9d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b9da:	1ac0      	subs	r0, r0, r3
 800b9dc:	2300      	movs	r3, #0
 800b9de:	4602      	mov	r2, r0
 800b9e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9e2:	6a21      	ldr	r1, [r4, #32]
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	47b0      	blx	r6
 800b9e8:	1c43      	adds	r3, r0, #1
 800b9ea:	89a3      	ldrh	r3, [r4, #12]
 800b9ec:	d106      	bne.n	800b9fc <__sflush_r+0x68>
 800b9ee:	6829      	ldr	r1, [r5, #0]
 800b9f0:	291d      	cmp	r1, #29
 800b9f2:	d82b      	bhi.n	800ba4c <__sflush_r+0xb8>
 800b9f4:	4a29      	ldr	r2, [pc, #164]	; (800ba9c <__sflush_r+0x108>)
 800b9f6:	410a      	asrs	r2, r1
 800b9f8:	07d6      	lsls	r6, r2, #31
 800b9fa:	d427      	bmi.n	800ba4c <__sflush_r+0xb8>
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	6062      	str	r2, [r4, #4]
 800ba00:	04d9      	lsls	r1, r3, #19
 800ba02:	6922      	ldr	r2, [r4, #16]
 800ba04:	6022      	str	r2, [r4, #0]
 800ba06:	d504      	bpl.n	800ba12 <__sflush_r+0x7e>
 800ba08:	1c42      	adds	r2, r0, #1
 800ba0a:	d101      	bne.n	800ba10 <__sflush_r+0x7c>
 800ba0c:	682b      	ldr	r3, [r5, #0]
 800ba0e:	b903      	cbnz	r3, 800ba12 <__sflush_r+0x7e>
 800ba10:	6560      	str	r0, [r4, #84]	; 0x54
 800ba12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba14:	602f      	str	r7, [r5, #0]
 800ba16:	2900      	cmp	r1, #0
 800ba18:	d0c9      	beq.n	800b9ae <__sflush_r+0x1a>
 800ba1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba1e:	4299      	cmp	r1, r3
 800ba20:	d002      	beq.n	800ba28 <__sflush_r+0x94>
 800ba22:	4628      	mov	r0, r5
 800ba24:	f7ff f9f6 	bl	800ae14 <_free_r>
 800ba28:	2000      	movs	r0, #0
 800ba2a:	6360      	str	r0, [r4, #52]	; 0x34
 800ba2c:	e7c0      	b.n	800b9b0 <__sflush_r+0x1c>
 800ba2e:	2301      	movs	r3, #1
 800ba30:	4628      	mov	r0, r5
 800ba32:	47b0      	blx	r6
 800ba34:	1c41      	adds	r1, r0, #1
 800ba36:	d1c8      	bne.n	800b9ca <__sflush_r+0x36>
 800ba38:	682b      	ldr	r3, [r5, #0]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d0c5      	beq.n	800b9ca <__sflush_r+0x36>
 800ba3e:	2b1d      	cmp	r3, #29
 800ba40:	d001      	beq.n	800ba46 <__sflush_r+0xb2>
 800ba42:	2b16      	cmp	r3, #22
 800ba44:	d101      	bne.n	800ba4a <__sflush_r+0xb6>
 800ba46:	602f      	str	r7, [r5, #0]
 800ba48:	e7b1      	b.n	800b9ae <__sflush_r+0x1a>
 800ba4a:	89a3      	ldrh	r3, [r4, #12]
 800ba4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba50:	81a3      	strh	r3, [r4, #12]
 800ba52:	e7ad      	b.n	800b9b0 <__sflush_r+0x1c>
 800ba54:	690f      	ldr	r7, [r1, #16]
 800ba56:	2f00      	cmp	r7, #0
 800ba58:	d0a9      	beq.n	800b9ae <__sflush_r+0x1a>
 800ba5a:	0793      	lsls	r3, r2, #30
 800ba5c:	680e      	ldr	r6, [r1, #0]
 800ba5e:	bf08      	it	eq
 800ba60:	694b      	ldreq	r3, [r1, #20]
 800ba62:	600f      	str	r7, [r1, #0]
 800ba64:	bf18      	it	ne
 800ba66:	2300      	movne	r3, #0
 800ba68:	eba6 0807 	sub.w	r8, r6, r7
 800ba6c:	608b      	str	r3, [r1, #8]
 800ba6e:	f1b8 0f00 	cmp.w	r8, #0
 800ba72:	dd9c      	ble.n	800b9ae <__sflush_r+0x1a>
 800ba74:	6a21      	ldr	r1, [r4, #32]
 800ba76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ba78:	4643      	mov	r3, r8
 800ba7a:	463a      	mov	r2, r7
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	47b0      	blx	r6
 800ba80:	2800      	cmp	r0, #0
 800ba82:	dc06      	bgt.n	800ba92 <__sflush_r+0xfe>
 800ba84:	89a3      	ldrh	r3, [r4, #12]
 800ba86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba8a:	81a3      	strh	r3, [r4, #12]
 800ba8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba90:	e78e      	b.n	800b9b0 <__sflush_r+0x1c>
 800ba92:	4407      	add	r7, r0
 800ba94:	eba8 0800 	sub.w	r8, r8, r0
 800ba98:	e7e9      	b.n	800ba6e <__sflush_r+0xda>
 800ba9a:	bf00      	nop
 800ba9c:	dfbffffe 	.word	0xdfbffffe

0800baa0 <_fflush_r>:
 800baa0:	b538      	push	{r3, r4, r5, lr}
 800baa2:	690b      	ldr	r3, [r1, #16]
 800baa4:	4605      	mov	r5, r0
 800baa6:	460c      	mov	r4, r1
 800baa8:	b913      	cbnz	r3, 800bab0 <_fflush_r+0x10>
 800baaa:	2500      	movs	r5, #0
 800baac:	4628      	mov	r0, r5
 800baae:	bd38      	pop	{r3, r4, r5, pc}
 800bab0:	b118      	cbz	r0, 800baba <_fflush_r+0x1a>
 800bab2:	6a03      	ldr	r3, [r0, #32]
 800bab4:	b90b      	cbnz	r3, 800baba <_fflush_r+0x1a>
 800bab6:	f7fe f935 	bl	8009d24 <__sinit>
 800baba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d0f3      	beq.n	800baaa <_fflush_r+0xa>
 800bac2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bac4:	07d0      	lsls	r0, r2, #31
 800bac6:	d404      	bmi.n	800bad2 <_fflush_r+0x32>
 800bac8:	0599      	lsls	r1, r3, #22
 800baca:	d402      	bmi.n	800bad2 <_fflush_r+0x32>
 800bacc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bace:	f7fe fb22 	bl	800a116 <__retarget_lock_acquire_recursive>
 800bad2:	4628      	mov	r0, r5
 800bad4:	4621      	mov	r1, r4
 800bad6:	f7ff ff5d 	bl	800b994 <__sflush_r>
 800bada:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800badc:	07da      	lsls	r2, r3, #31
 800bade:	4605      	mov	r5, r0
 800bae0:	d4e4      	bmi.n	800baac <_fflush_r+0xc>
 800bae2:	89a3      	ldrh	r3, [r4, #12]
 800bae4:	059b      	lsls	r3, r3, #22
 800bae6:	d4e1      	bmi.n	800baac <_fflush_r+0xc>
 800bae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800baea:	f7fe fb15 	bl	800a118 <__retarget_lock_release_recursive>
 800baee:	e7dd      	b.n	800baac <_fflush_r+0xc>

0800baf0 <__swhatbuf_r>:
 800baf0:	b570      	push	{r4, r5, r6, lr}
 800baf2:	460c      	mov	r4, r1
 800baf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baf8:	2900      	cmp	r1, #0
 800bafa:	b096      	sub	sp, #88	; 0x58
 800bafc:	4615      	mov	r5, r2
 800bafe:	461e      	mov	r6, r3
 800bb00:	da0d      	bge.n	800bb1e <__swhatbuf_r+0x2e>
 800bb02:	89a3      	ldrh	r3, [r4, #12]
 800bb04:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bb08:	f04f 0100 	mov.w	r1, #0
 800bb0c:	bf0c      	ite	eq
 800bb0e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bb12:	2340      	movne	r3, #64	; 0x40
 800bb14:	2000      	movs	r0, #0
 800bb16:	6031      	str	r1, [r6, #0]
 800bb18:	602b      	str	r3, [r5, #0]
 800bb1a:	b016      	add	sp, #88	; 0x58
 800bb1c:	bd70      	pop	{r4, r5, r6, pc}
 800bb1e:	466a      	mov	r2, sp
 800bb20:	f000 f848 	bl	800bbb4 <_fstat_r>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	dbec      	blt.n	800bb02 <__swhatbuf_r+0x12>
 800bb28:	9901      	ldr	r1, [sp, #4]
 800bb2a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bb2e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bb32:	4259      	negs	r1, r3
 800bb34:	4159      	adcs	r1, r3
 800bb36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb3a:	e7eb      	b.n	800bb14 <__swhatbuf_r+0x24>

0800bb3c <__smakebuf_r>:
 800bb3c:	898b      	ldrh	r3, [r1, #12]
 800bb3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb40:	079d      	lsls	r5, r3, #30
 800bb42:	4606      	mov	r6, r0
 800bb44:	460c      	mov	r4, r1
 800bb46:	d507      	bpl.n	800bb58 <__smakebuf_r+0x1c>
 800bb48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb4c:	6023      	str	r3, [r4, #0]
 800bb4e:	6123      	str	r3, [r4, #16]
 800bb50:	2301      	movs	r3, #1
 800bb52:	6163      	str	r3, [r4, #20]
 800bb54:	b002      	add	sp, #8
 800bb56:	bd70      	pop	{r4, r5, r6, pc}
 800bb58:	ab01      	add	r3, sp, #4
 800bb5a:	466a      	mov	r2, sp
 800bb5c:	f7ff ffc8 	bl	800baf0 <__swhatbuf_r>
 800bb60:	9900      	ldr	r1, [sp, #0]
 800bb62:	4605      	mov	r5, r0
 800bb64:	4630      	mov	r0, r6
 800bb66:	f7ff f9c9 	bl	800aefc <_malloc_r>
 800bb6a:	b948      	cbnz	r0, 800bb80 <__smakebuf_r+0x44>
 800bb6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb70:	059a      	lsls	r2, r3, #22
 800bb72:	d4ef      	bmi.n	800bb54 <__smakebuf_r+0x18>
 800bb74:	f023 0303 	bic.w	r3, r3, #3
 800bb78:	f043 0302 	orr.w	r3, r3, #2
 800bb7c:	81a3      	strh	r3, [r4, #12]
 800bb7e:	e7e3      	b.n	800bb48 <__smakebuf_r+0xc>
 800bb80:	89a3      	ldrh	r3, [r4, #12]
 800bb82:	6020      	str	r0, [r4, #0]
 800bb84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb88:	81a3      	strh	r3, [r4, #12]
 800bb8a:	9b00      	ldr	r3, [sp, #0]
 800bb8c:	6163      	str	r3, [r4, #20]
 800bb8e:	9b01      	ldr	r3, [sp, #4]
 800bb90:	6120      	str	r0, [r4, #16]
 800bb92:	b15b      	cbz	r3, 800bbac <__smakebuf_r+0x70>
 800bb94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb98:	4630      	mov	r0, r6
 800bb9a:	f000 f81d 	bl	800bbd8 <_isatty_r>
 800bb9e:	b128      	cbz	r0, 800bbac <__smakebuf_r+0x70>
 800bba0:	89a3      	ldrh	r3, [r4, #12]
 800bba2:	f023 0303 	bic.w	r3, r3, #3
 800bba6:	f043 0301 	orr.w	r3, r3, #1
 800bbaa:	81a3      	strh	r3, [r4, #12]
 800bbac:	89a3      	ldrh	r3, [r4, #12]
 800bbae:	431d      	orrs	r5, r3
 800bbb0:	81a5      	strh	r5, [r4, #12]
 800bbb2:	e7cf      	b.n	800bb54 <__smakebuf_r+0x18>

0800bbb4 <_fstat_r>:
 800bbb4:	b538      	push	{r3, r4, r5, lr}
 800bbb6:	4d07      	ldr	r5, [pc, #28]	; (800bbd4 <_fstat_r+0x20>)
 800bbb8:	2300      	movs	r3, #0
 800bbba:	4604      	mov	r4, r0
 800bbbc:	4608      	mov	r0, r1
 800bbbe:	4611      	mov	r1, r2
 800bbc0:	602b      	str	r3, [r5, #0]
 800bbc2:	f7f6 fe96 	bl	80028f2 <_fstat>
 800bbc6:	1c43      	adds	r3, r0, #1
 800bbc8:	d102      	bne.n	800bbd0 <_fstat_r+0x1c>
 800bbca:	682b      	ldr	r3, [r5, #0]
 800bbcc:	b103      	cbz	r3, 800bbd0 <_fstat_r+0x1c>
 800bbce:	6023      	str	r3, [r4, #0]
 800bbd0:	bd38      	pop	{r3, r4, r5, pc}
 800bbd2:	bf00      	nop
 800bbd4:	200007d8 	.word	0x200007d8

0800bbd8 <_isatty_r>:
 800bbd8:	b538      	push	{r3, r4, r5, lr}
 800bbda:	4d06      	ldr	r5, [pc, #24]	; (800bbf4 <_isatty_r+0x1c>)
 800bbdc:	2300      	movs	r3, #0
 800bbde:	4604      	mov	r4, r0
 800bbe0:	4608      	mov	r0, r1
 800bbe2:	602b      	str	r3, [r5, #0]
 800bbe4:	f7f6 fe95 	bl	8002912 <_isatty>
 800bbe8:	1c43      	adds	r3, r0, #1
 800bbea:	d102      	bne.n	800bbf2 <_isatty_r+0x1a>
 800bbec:	682b      	ldr	r3, [r5, #0]
 800bbee:	b103      	cbz	r3, 800bbf2 <_isatty_r+0x1a>
 800bbf0:	6023      	str	r3, [r4, #0]
 800bbf2:	bd38      	pop	{r3, r4, r5, pc}
 800bbf4:	200007d8 	.word	0x200007d8

0800bbf8 <_sbrk_r>:
 800bbf8:	b538      	push	{r3, r4, r5, lr}
 800bbfa:	4d06      	ldr	r5, [pc, #24]	; (800bc14 <_sbrk_r+0x1c>)
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	4604      	mov	r4, r0
 800bc00:	4608      	mov	r0, r1
 800bc02:	602b      	str	r3, [r5, #0]
 800bc04:	f7f6 fe9e 	bl	8002944 <_sbrk>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	d102      	bne.n	800bc12 <_sbrk_r+0x1a>
 800bc0c:	682b      	ldr	r3, [r5, #0]
 800bc0e:	b103      	cbz	r3, 800bc12 <_sbrk_r+0x1a>
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	200007d8 	.word	0x200007d8

0800bc18 <memcpy>:
 800bc18:	440a      	add	r2, r1
 800bc1a:	4291      	cmp	r1, r2
 800bc1c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc20:	d100      	bne.n	800bc24 <memcpy+0xc>
 800bc22:	4770      	bx	lr
 800bc24:	b510      	push	{r4, lr}
 800bc26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc2e:	4291      	cmp	r1, r2
 800bc30:	d1f9      	bne.n	800bc26 <memcpy+0xe>
 800bc32:	bd10      	pop	{r4, pc}

0800bc34 <__assert_func>:
 800bc34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc36:	4614      	mov	r4, r2
 800bc38:	461a      	mov	r2, r3
 800bc3a:	4b09      	ldr	r3, [pc, #36]	; (800bc60 <__assert_func+0x2c>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	4605      	mov	r5, r0
 800bc40:	68d8      	ldr	r0, [r3, #12]
 800bc42:	b14c      	cbz	r4, 800bc58 <__assert_func+0x24>
 800bc44:	4b07      	ldr	r3, [pc, #28]	; (800bc64 <__assert_func+0x30>)
 800bc46:	9100      	str	r1, [sp, #0]
 800bc48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc4c:	4906      	ldr	r1, [pc, #24]	; (800bc68 <__assert_func+0x34>)
 800bc4e:	462b      	mov	r3, r5
 800bc50:	f000 f844 	bl	800bcdc <fiprintf>
 800bc54:	f000 f854 	bl	800bd00 <abort>
 800bc58:	4b04      	ldr	r3, [pc, #16]	; (800bc6c <__assert_func+0x38>)
 800bc5a:	461c      	mov	r4, r3
 800bc5c:	e7f3      	b.n	800bc46 <__assert_func+0x12>
 800bc5e:	bf00      	nop
 800bc60:	20000068 	.word	0x20000068
 800bc64:	0800c147 	.word	0x0800c147
 800bc68:	0800c154 	.word	0x0800c154
 800bc6c:	0800c182 	.word	0x0800c182

0800bc70 <_calloc_r>:
 800bc70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc72:	fba1 2402 	umull	r2, r4, r1, r2
 800bc76:	b94c      	cbnz	r4, 800bc8c <_calloc_r+0x1c>
 800bc78:	4611      	mov	r1, r2
 800bc7a:	9201      	str	r2, [sp, #4]
 800bc7c:	f7ff f93e 	bl	800aefc <_malloc_r>
 800bc80:	9a01      	ldr	r2, [sp, #4]
 800bc82:	4605      	mov	r5, r0
 800bc84:	b930      	cbnz	r0, 800bc94 <_calloc_r+0x24>
 800bc86:	4628      	mov	r0, r5
 800bc88:	b003      	add	sp, #12
 800bc8a:	bd30      	pop	{r4, r5, pc}
 800bc8c:	220c      	movs	r2, #12
 800bc8e:	6002      	str	r2, [r0, #0]
 800bc90:	2500      	movs	r5, #0
 800bc92:	e7f8      	b.n	800bc86 <_calloc_r+0x16>
 800bc94:	4621      	mov	r1, r4
 800bc96:	f7fe f9c1 	bl	800a01c <memset>
 800bc9a:	e7f4      	b.n	800bc86 <_calloc_r+0x16>

0800bc9c <__ascii_mbtowc>:
 800bc9c:	b082      	sub	sp, #8
 800bc9e:	b901      	cbnz	r1, 800bca2 <__ascii_mbtowc+0x6>
 800bca0:	a901      	add	r1, sp, #4
 800bca2:	b142      	cbz	r2, 800bcb6 <__ascii_mbtowc+0x1a>
 800bca4:	b14b      	cbz	r3, 800bcba <__ascii_mbtowc+0x1e>
 800bca6:	7813      	ldrb	r3, [r2, #0]
 800bca8:	600b      	str	r3, [r1, #0]
 800bcaa:	7812      	ldrb	r2, [r2, #0]
 800bcac:	1e10      	subs	r0, r2, #0
 800bcae:	bf18      	it	ne
 800bcb0:	2001      	movne	r0, #1
 800bcb2:	b002      	add	sp, #8
 800bcb4:	4770      	bx	lr
 800bcb6:	4610      	mov	r0, r2
 800bcb8:	e7fb      	b.n	800bcb2 <__ascii_mbtowc+0x16>
 800bcba:	f06f 0001 	mvn.w	r0, #1
 800bcbe:	e7f8      	b.n	800bcb2 <__ascii_mbtowc+0x16>

0800bcc0 <__ascii_wctomb>:
 800bcc0:	b149      	cbz	r1, 800bcd6 <__ascii_wctomb+0x16>
 800bcc2:	2aff      	cmp	r2, #255	; 0xff
 800bcc4:	bf85      	ittet	hi
 800bcc6:	238a      	movhi	r3, #138	; 0x8a
 800bcc8:	6003      	strhi	r3, [r0, #0]
 800bcca:	700a      	strbls	r2, [r1, #0]
 800bccc:	f04f 30ff 	movhi.w	r0, #4294967295
 800bcd0:	bf98      	it	ls
 800bcd2:	2001      	movls	r0, #1
 800bcd4:	4770      	bx	lr
 800bcd6:	4608      	mov	r0, r1
 800bcd8:	4770      	bx	lr
	...

0800bcdc <fiprintf>:
 800bcdc:	b40e      	push	{r1, r2, r3}
 800bcde:	b503      	push	{r0, r1, lr}
 800bce0:	4601      	mov	r1, r0
 800bce2:	ab03      	add	r3, sp, #12
 800bce4:	4805      	ldr	r0, [pc, #20]	; (800bcfc <fiprintf+0x20>)
 800bce6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcea:	6800      	ldr	r0, [r0, #0]
 800bcec:	9301      	str	r3, [sp, #4]
 800bcee:	f7ff fd37 	bl	800b760 <_vfiprintf_r>
 800bcf2:	b002      	add	sp, #8
 800bcf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcf8:	b003      	add	sp, #12
 800bcfa:	4770      	bx	lr
 800bcfc:	20000068 	.word	0x20000068

0800bd00 <abort>:
 800bd00:	b508      	push	{r3, lr}
 800bd02:	2006      	movs	r0, #6
 800bd04:	f000 f82c 	bl	800bd60 <raise>
 800bd08:	2001      	movs	r0, #1
 800bd0a:	f7f6 fda3 	bl	8002854 <_exit>

0800bd0e <_raise_r>:
 800bd0e:	291f      	cmp	r1, #31
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	4604      	mov	r4, r0
 800bd14:	460d      	mov	r5, r1
 800bd16:	d904      	bls.n	800bd22 <_raise_r+0x14>
 800bd18:	2316      	movs	r3, #22
 800bd1a:	6003      	str	r3, [r0, #0]
 800bd1c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd20:	bd38      	pop	{r3, r4, r5, pc}
 800bd22:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bd24:	b112      	cbz	r2, 800bd2c <_raise_r+0x1e>
 800bd26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd2a:	b94b      	cbnz	r3, 800bd40 <_raise_r+0x32>
 800bd2c:	4620      	mov	r0, r4
 800bd2e:	f000 f831 	bl	800bd94 <_getpid_r>
 800bd32:	462a      	mov	r2, r5
 800bd34:	4601      	mov	r1, r0
 800bd36:	4620      	mov	r0, r4
 800bd38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd3c:	f000 b818 	b.w	800bd70 <_kill_r>
 800bd40:	2b01      	cmp	r3, #1
 800bd42:	d00a      	beq.n	800bd5a <_raise_r+0x4c>
 800bd44:	1c59      	adds	r1, r3, #1
 800bd46:	d103      	bne.n	800bd50 <_raise_r+0x42>
 800bd48:	2316      	movs	r3, #22
 800bd4a:	6003      	str	r3, [r0, #0]
 800bd4c:	2001      	movs	r0, #1
 800bd4e:	e7e7      	b.n	800bd20 <_raise_r+0x12>
 800bd50:	2400      	movs	r4, #0
 800bd52:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bd56:	4628      	mov	r0, r5
 800bd58:	4798      	blx	r3
 800bd5a:	2000      	movs	r0, #0
 800bd5c:	e7e0      	b.n	800bd20 <_raise_r+0x12>
	...

0800bd60 <raise>:
 800bd60:	4b02      	ldr	r3, [pc, #8]	; (800bd6c <raise+0xc>)
 800bd62:	4601      	mov	r1, r0
 800bd64:	6818      	ldr	r0, [r3, #0]
 800bd66:	f7ff bfd2 	b.w	800bd0e <_raise_r>
 800bd6a:	bf00      	nop
 800bd6c:	20000068 	.word	0x20000068

0800bd70 <_kill_r>:
 800bd70:	b538      	push	{r3, r4, r5, lr}
 800bd72:	4d07      	ldr	r5, [pc, #28]	; (800bd90 <_kill_r+0x20>)
 800bd74:	2300      	movs	r3, #0
 800bd76:	4604      	mov	r4, r0
 800bd78:	4608      	mov	r0, r1
 800bd7a:	4611      	mov	r1, r2
 800bd7c:	602b      	str	r3, [r5, #0]
 800bd7e:	f7f6 fd59 	bl	8002834 <_kill>
 800bd82:	1c43      	adds	r3, r0, #1
 800bd84:	d102      	bne.n	800bd8c <_kill_r+0x1c>
 800bd86:	682b      	ldr	r3, [r5, #0]
 800bd88:	b103      	cbz	r3, 800bd8c <_kill_r+0x1c>
 800bd8a:	6023      	str	r3, [r4, #0]
 800bd8c:	bd38      	pop	{r3, r4, r5, pc}
 800bd8e:	bf00      	nop
 800bd90:	200007d8 	.word	0x200007d8

0800bd94 <_getpid_r>:
 800bd94:	f7f6 bd46 	b.w	8002824 <_getpid>

0800bd98 <_init>:
 800bd98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd9a:	bf00      	nop
 800bd9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd9e:	bc08      	pop	{r3}
 800bda0:	469e      	mov	lr, r3
 800bda2:	4770      	bx	lr

0800bda4 <_fini>:
 800bda4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bda6:	bf00      	nop
 800bda8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdaa:	bc08      	pop	{r3}
 800bdac:	469e      	mov	lr, r3
 800bdae:	4770      	bx	lr
