Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;

ENTITY Andnbits IS
	GENERIC(n : NATURAL := 4);
	PORT(A, B : IN STD_LOGIC_VECTOR(n-1 downto 0);
		C : OUT STD_LOGIC_VECTOR(n-1 downto 0));
END Andnbits;

ARCHITECTURE experimento OF Andnbits IS
	SIGNAL Temp : STD_LOGIC_VECTOR(n-1 downto 0);
	
	BEGIN	
		C <= A AND B;
		
END experimento;