Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  7 14:50:28 2024
| Host         : DESKTOP-O6IK6JF running 64-bit major release  (build 9200)
| Command      : report_methodology -file RV32I_methodology_drc_routed.rpt -pb RV32I_methodology_drc_routed.pb -rpx RV32I_methodology_drc_routed.rpx
| Design       : RV32I
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 171
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 2          |
| TIMING-16 | Warning          | Large setup violation          | 127        |
| TIMING-18 | Warning          | Missing input or output delay  | 9          |
| TIMING-20 | Warning          | Non-clocked latch              | 32         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U_FND/U_Counter_2bit/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U_FND/U_Counter_2bit/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_28_28/SP/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_29_29/SP/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_30_30/SP/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_31_31/SP/ADR0 (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_CPU_Core/U_DataPath/U_PC/q_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.410 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.442 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.483 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.593 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.596 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.599 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_30_31/SP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.608 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.625 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.626 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[13]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.645 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.658 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.676 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.772 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_30_31/SP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.798 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_30_31/DP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_30_31/DP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[10]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[11]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[12]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.866 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_FND/FNDREG_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.911 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.921 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_28_28/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_29_29/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_30_30/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_31_31/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_20_20/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_21_21/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_22_22/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_23_23/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/SP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.978 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_16_16/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.978 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_17_17/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.978 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_18_18/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.978 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_19_19/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_24_24/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_25_25/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_26_26/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_27_27/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.990 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_4_4/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_5_5/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_6_6/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_7_7/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -2.014 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/SP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_10_10/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_11_11/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_12_12/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_13_13/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -2.052 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_30_31__0/DP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -2.054 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -2.067 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -2.092 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_14_14/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_15_15/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_8_8/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_9_9/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_0_0/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_1_1/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_2_2/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RAM/ram_reg_0_63_3_3/SP/WE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -2.161 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -2.198 ns between U_CPU_Core/U_DataPath/U_PC/q_reg[4]/C (clocked by sys_clk_pin) and U_RegisterFile/RegFile_reg_r1_0_31_30_31__0/DP/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on fndFont[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on fndFont[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on fndFont[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on fndFont[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on fndFont[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on fndFont[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on fndFont[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on fndFont[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[0] cannot be properly analyzed as its control pin U_RAM/rdata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[10] cannot be properly analyzed as its control pin U_RAM/rdata_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[11] cannot be properly analyzed as its control pin U_RAM/rdata_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[12] cannot be properly analyzed as its control pin U_RAM/rdata_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[13] cannot be properly analyzed as its control pin U_RAM/rdata_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[14] cannot be properly analyzed as its control pin U_RAM/rdata_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[15] cannot be properly analyzed as its control pin U_RAM/rdata_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[16] cannot be properly analyzed as its control pin U_RAM/rdata_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[17] cannot be properly analyzed as its control pin U_RAM/rdata_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[18] cannot be properly analyzed as its control pin U_RAM/rdata_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[19] cannot be properly analyzed as its control pin U_RAM/rdata_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[1] cannot be properly analyzed as its control pin U_RAM/rdata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[20] cannot be properly analyzed as its control pin U_RAM/rdata_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[21] cannot be properly analyzed as its control pin U_RAM/rdata_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[22] cannot be properly analyzed as its control pin U_RAM/rdata_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[23] cannot be properly analyzed as its control pin U_RAM/rdata_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[24] cannot be properly analyzed as its control pin U_RAM/rdata_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[25] cannot be properly analyzed as its control pin U_RAM/rdata_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[26] cannot be properly analyzed as its control pin U_RAM/rdata_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[27] cannot be properly analyzed as its control pin U_RAM/rdata_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[28] cannot be properly analyzed as its control pin U_RAM/rdata_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[29] cannot be properly analyzed as its control pin U_RAM/rdata_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[2] cannot be properly analyzed as its control pin U_RAM/rdata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[30] cannot be properly analyzed as its control pin U_RAM/rdata_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[31] cannot be properly analyzed as its control pin U_RAM/rdata_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[3] cannot be properly analyzed as its control pin U_RAM/rdata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[4] cannot be properly analyzed as its control pin U_RAM/rdata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[5] cannot be properly analyzed as its control pin U_RAM/rdata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[6] cannot be properly analyzed as its control pin U_RAM/rdata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[7] cannot be properly analyzed as its control pin U_RAM/rdata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[8] cannot be properly analyzed as its control pin U_RAM/rdata_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch U_RAM/rdata_reg[9] cannot be properly analyzed as its control pin U_RAM/rdata_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 32 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


