TOPLEVEL = Fib
MODULE = fib_test
VERILOG_SOURCES = $(WORKDIR)/gen/Fib.v $(WORKDIR)/gen/DelayElementSim_*.v

include $(shell cocotb-config --makefiles)/Makefile.sim