/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [22:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire [23:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[23] | in_data[22]) & (in_data[23] | in_data[68]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_1_0z = in_data[169] ^ in_data[147];
  assign celloutsig_0_3z = celloutsig_0_1z ^ celloutsig_0_2z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[67];
  assign celloutsig_0_7z = ~(in_data[78] ^ celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_8z[7] ^ _00_);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= celloutsig_1_1z[10:3];
  reg [4:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 5'h00;
    else _11_ <= { celloutsig_0_4z[9:8], celloutsig_0_9z };
  assign { _02_[4:3], _00_, _02_[1:0] } = _11_;
  reg [5:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 6'h00;
    else _12_ <= { celloutsig_0_21z[7:3], celloutsig_0_5z };
  assign out_data[37:32] = _12_;
  assign celloutsig_0_31z = { celloutsig_0_9z[2], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_20z } == celloutsig_0_8z[11:7];
  assign celloutsig_1_5z = in_data[151:145] == in_data[120:114];
  assign celloutsig_0_15z = { celloutsig_0_6z[5:4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_14z } && celloutsig_0_4z[12:8];
  assign celloutsig_0_18z = { _02_[3], _00_, _02_[1], celloutsig_0_2z } && { in_data[82:81], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_8z[6:1], celloutsig_1_6z } < celloutsig_1_1z[12:6];
  assign celloutsig_1_18z = in_data[154] & ~(celloutsig_1_0z);
  assign celloutsig_0_20z = celloutsig_0_2z & ~(celloutsig_0_11z);
  assign celloutsig_1_15z = - { in_data[186:185], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_6z = - { in_data[82:79], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_17z = - { in_data[51:40], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_19z = celloutsig_1_15z[21:19] | celloutsig_1_14z[10:8];
  assign celloutsig_0_21z = { celloutsig_0_17z[19:11], celloutsig_0_18z } | in_data[85:76];
  assign celloutsig_0_11z = & { celloutsig_0_3z, in_data[48], celloutsig_0_0z };
  assign celloutsig_1_4z = _01_[4:0] << in_data[148:144];
  assign celloutsig_1_14z = { celloutsig_1_4z[4], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z } << { celloutsig_1_1z[15:6], celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_8z[13:11] << { celloutsig_0_4z[6], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[7:4], celloutsig_1_0z } >> celloutsig_1_1z[11:7];
  assign celloutsig_1_7z = celloutsig_1_4z[4:2] >> celloutsig_1_1z[8:6];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_7z } >> { _01_[7:6], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_10z[19:15] >> celloutsig_1_2z;
  assign celloutsig_0_8z = { celloutsig_0_6z[6:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z } >> celloutsig_0_4z[14:0];
  assign celloutsig_1_1z = { in_data[191:176], celloutsig_1_0z } - in_data[135:119];
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z } - { _01_[4:2], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[30:15], celloutsig_0_3z, celloutsig_0_1z } ~^ { in_data[27:16], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_1z[0]) | celloutsig_1_2z[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z & in_data[69]) | (celloutsig_0_4z[6] & celloutsig_0_4z[0]));
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[98:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
