#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7feb43565890 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7feb43541a40 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7feb43541a80 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7feb43591970 .functor BUFZ 8, L_0x7feb43591730, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feb43591c60 .functor BUFZ 8, L_0x7feb43591a20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7feb43562840_0 .net *"_s0", 7 0, L_0x7feb43591730;  1 drivers
v0x7feb43573890_0 .net *"_s10", 7 0, L_0x7feb43591b00;  1 drivers
L_0x106b9c050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb43573930_0 .net *"_s13", 1 0, L_0x106b9c050;  1 drivers
v0x7feb435739e0_0 .net *"_s2", 7 0, L_0x7feb43591810;  1 drivers
L_0x106b9c008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb43573a90_0 .net *"_s5", 1 0, L_0x106b9c008;  1 drivers
v0x7feb43573b80_0 .net *"_s8", 7 0, L_0x7feb43591a20;  1 drivers
o0x106b6b128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7feb43573c30_0 .net "addr_a", 5 0, o0x106b6b128;  0 drivers
o0x106b6b158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7feb43573ce0_0 .net "addr_b", 5 0, o0x106b6b158;  0 drivers
o0x106b6b188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feb43573d90_0 .net "clk", 0 0, o0x106b6b188;  0 drivers
o0x106b6b1b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7feb43573ea0_0 .net "din_a", 7 0, o0x106b6b1b8;  0 drivers
v0x7feb43573f40_0 .net "dout_a", 7 0, L_0x7feb43591970;  1 drivers
v0x7feb43573ff0_0 .net "dout_b", 7 0, L_0x7feb43591c60;  1 drivers
v0x7feb435740a0_0 .var "q_addr_a", 5 0;
v0x7feb43574150_0 .var "q_addr_b", 5 0;
v0x7feb43574200 .array "ram", 0 63, 7 0;
o0x106b6b2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feb435742a0_0 .net "we", 0 0, o0x106b6b2a8;  0 drivers
E_0x7feb4351ee20 .event posedge, v0x7feb43573d90_0;
L_0x7feb43591730 .array/port v0x7feb43574200, L_0x7feb43591810;
L_0x7feb43591810 .concat [ 6 2 0 0], v0x7feb435740a0_0, L_0x106b9c008;
L_0x7feb43591a20 .array/port v0x7feb43574200, L_0x7feb43591b00;
L_0x7feb43591b00 .concat [ 6 2 0 0], v0x7feb43574150_0, L_0x106b9c050;
S_0x7feb43564150 .scope module, "testbench" "testbench" 3 7;
 .timescale -9 -12;
v0x7feb435915e0_0 .var "clk", 0 0;
v0x7feb435916a0_0 .var "rst", 0 0;
S_0x7feb435743b0 .scope module, "top" "riscv_top" 3 12, 4 8 0, S_0x7feb43564150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7feb43574570 .param/l "RAM_ADDR_WIDTH" 1 4 22, +C4<00000000000000000000000000010001>;
P_0x7feb435745b0 .param/l "SIM" 0 4 10, +C4<00000000000000000000000000000001>;
P_0x7feb435745f0 .param/l "SYS_CLK_FREQ" 1 4 20, +C4<00000101111101011110000100000000>;
P_0x7feb43574630 .param/l "UART_BAUD_RATE" 1 4 21, +C4<00000000000000011100001000000000>;
L_0x7feb43591d10 .functor BUFZ 1, v0x7feb435915e0_0, C4<0>, C4<0>, C4<0>;
L_0x7feb43592420 .functor NOT 1, L_0x7feb4359a0c0, C4<0>, C4<0>, C4<0>;
L_0x7feb435997e0 .functor BUFZ 1, L_0x7feb4359a0c0, C4<0>, C4<0>, C4<0>;
L_0x7feb43599890 .functor BUFZ 8, L_0x7feb4359a160, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x106b9ca70 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7feb43599ab0 .functor AND 32, L_0x7feb43599940, L_0x106b9ca70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7feb43599c40 .functor BUFZ 1, L_0x7feb43599b60, C4<0>, C4<0>, C4<0>;
L_0x7feb43599fd0 .functor BUFZ 8, L_0x7feb43592300, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7feb4358f440_0 .net "EXCLK", 0 0, v0x7feb435915e0_0;  1 drivers
o0x106b6c3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feb4358f4d0_0 .net "Rx", 0 0, o0x106b6c3b8;  0 drivers
v0x7feb4358f560_0 .net "Tx", 0 0, L_0x7feb43595690;  1 drivers
L_0x106b9c1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feb4358f5f0_0 .net/2u *"_s10", 0 0, L_0x106b9c1b8;  1 drivers
L_0x106b9c200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feb4358f680_0 .net/2u *"_s12", 0 0, L_0x106b9c200;  1 drivers
v0x7feb4358f750_0 .net *"_s21", 1 0, L_0x7feb43599400;  1 drivers
L_0x106b9c950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7feb4358f7e0_0 .net/2u *"_s22", 1 0, L_0x106b9c950;  1 drivers
v0x7feb4358f870_0 .net *"_s24", 0 0, L_0x7feb43599520;  1 drivers
L_0x106b9c998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feb4358f900_0 .net/2u *"_s26", 0 0, L_0x106b9c998;  1 drivers
L_0x106b9c9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feb4358fa10_0 .net/2u *"_s28", 0 0, L_0x106b9c9e0;  1 drivers
v0x7feb4358faa0_0 .net *"_s36", 31 0, L_0x7feb43599940;  1 drivers
L_0x106b9ca28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb4358fb30_0 .net *"_s39", 30 0, L_0x106b9ca28;  1 drivers
v0x7feb4358fbc0_0 .net/2u *"_s40", 31 0, L_0x106b9ca70;  1 drivers
v0x7feb4358fc50_0 .net *"_s42", 31 0, L_0x7feb43599ab0;  1 drivers
L_0x106b9cab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feb4358fce0_0 .net/2u *"_s48", 0 0, L_0x106b9cab8;  1 drivers
v0x7feb4358fd70_0 .net *"_s5", 1 0, L_0x7feb435924d0;  1 drivers
L_0x106b9cb00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feb4358fe20_0 .net/2u *"_s50", 0 0, L_0x106b9cb00;  1 drivers
v0x7feb4358ffb0_0 .net *"_s54", 31 0, L_0x7feb43599e30;  1 drivers
L_0x106b9cb48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb43590040_0 .net *"_s57", 14 0, L_0x106b9cb48;  1 drivers
L_0x106b9c170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7feb435900f0_0 .net/2u *"_s6", 1 0, L_0x106b9c170;  1 drivers
v0x7feb435901a0_0 .net *"_s8", 0 0, L_0x7feb43592570;  1 drivers
v0x7feb43590240_0 .net "btnC", 0 0, v0x7feb435916a0_0;  1 drivers
v0x7feb435902e0_0 .net "clk", 0 0, L_0x7feb43591d10;  1 drivers
o0x106b6dee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feb43590370_0 .net "cpu_dbgreg_dout", 31 0, o0x106b6dee8;  0 drivers
v0x7feb43590430_0 .net "cpu_ram_a", 31 0, v0x7feb4358a190_0;  1 drivers
v0x7feb435904c0_0 .net "cpu_ram_din", 7 0, L_0x7feb4359a300;  1 drivers
v0x7feb43590590_0 .net "cpu_ram_dout", 7 0, v0x7feb4358a520_0;  1 drivers
v0x7feb43590660_0 .net "cpu_ram_wr", 0 0, v0x7feb4358a8d0_0;  1 drivers
v0x7feb43590730_0 .net "cpu_rdy", 0 0, L_0x7feb43599cf0;  1 drivers
v0x7feb435907c0_0 .net "cpumc_a", 31 0, L_0x7feb43599f30;  1 drivers
v0x7feb43590850_0 .net "cpumc_din", 7 0, L_0x7feb4359a160;  1 drivers
v0x7feb43590920_0 .net "cpumc_wr", 0 0, L_0x7feb4359a0c0;  1 drivers
v0x7feb435909b0_0 .net "hci_active", 0 0, L_0x7feb43599b60;  1 drivers
v0x7feb4358feb0_0 .net "hci_active_out", 0 0, L_0x7feb43594df0;  1 drivers
v0x7feb43590c40_0 .net "hci_io_din", 7 0, L_0x7feb43599890;  1 drivers
v0x7feb43590cd0_0 .net "hci_io_dout", 7 0, v0x7feb43582400_0;  1 drivers
v0x7feb43590d60_0 .net "hci_io_en", 0 0, L_0x7feb43599640;  1 drivers
v0x7feb43590df0_0 .net "hci_io_sel", 2 0, L_0x7feb435992f0;  1 drivers
v0x7feb43590e80_0 .net "hci_io_wr", 0 0, L_0x7feb435997e0;  1 drivers
v0x7feb43590f30_0 .net "hci_ram_a", 16 0, v0x7feb43582b70_0;  1 drivers
v0x7feb43590fe0_0 .net "hci_ram_din", 7 0, L_0x7feb43599fd0;  1 drivers
v0x7feb43591090_0 .net "hci_ram_dout", 7 0, L_0x7feb43599190;  1 drivers
v0x7feb43591140_0 .net "hci_ram_wr", 0 0, v0x7feb435836c0_0;  1 drivers
v0x7feb435911f0_0 .net "led", 0 0, L_0x7feb43599c40;  1 drivers
v0x7feb43591280_0 .net "ram_a", 16 0, L_0x7feb43592830;  1 drivers
v0x7feb43591350_0 .net "ram_dout", 7 0, L_0x7feb43592300;  1 drivers
v0x7feb435913e0_0 .net "ram_en", 0 0, L_0x7feb43592690;  1 drivers
v0x7feb43591490_0 .var "rst", 0 0;
v0x7feb43591520_0 .var "rst_delay", 0 0;
E_0x7feb43574860 .event posedge, v0x7feb43590240_0, v0x7feb43576cc0_0;
L_0x7feb435924d0 .part L_0x7feb43599f30, 16, 2;
L_0x7feb43592570 .cmp/eq 2, L_0x7feb435924d0, L_0x106b9c170;
L_0x7feb43592690 .functor MUXZ 1, L_0x106b9c200, L_0x106b9c1b8, L_0x7feb43592570, C4<>;
L_0x7feb43592830 .part L_0x7feb43599f30, 0, 17;
L_0x7feb435992f0 .part L_0x7feb43599f30, 0, 3;
L_0x7feb43599400 .part L_0x7feb43599f30, 16, 2;
L_0x7feb43599520 .cmp/eq 2, L_0x7feb43599400, L_0x106b9c950;
L_0x7feb43599640 .functor MUXZ 1, L_0x106b9c9e0, L_0x106b9c998, L_0x7feb43599520, C4<>;
L_0x7feb43599940 .concat [ 1 31 0 0], L_0x7feb43594df0, L_0x106b9ca28;
L_0x7feb43599b60 .part L_0x7feb43599ab0, 0, 1;
L_0x7feb43599cf0 .functor MUXZ 1, L_0x106b9cb00, L_0x106b9cab8, L_0x7feb43599b60, C4<>;
L_0x7feb43599e30 .concat [ 17 15 0 0], v0x7feb43582b70_0, L_0x106b9cb48;
L_0x7feb43599f30 .functor MUXZ 32, v0x7feb4358a190_0, L_0x7feb43599e30, L_0x7feb43599b60, C4<>;
L_0x7feb4359a0c0 .functor MUXZ 1, v0x7feb4358a8d0_0, v0x7feb435836c0_0, L_0x7feb43599b60, C4<>;
L_0x7feb4359a160 .functor MUXZ 8, v0x7feb4358a520_0, L_0x7feb43599190, L_0x7feb43599b60, C4<>;
L_0x7feb4359a300 .functor MUXZ 8, L_0x7feb43592300, v0x7feb43582400_0, L_0x7feb43599640, C4<>;
S_0x7feb435748b0 .scope module, "hci0" "hci" 4 122, 5 33 0, S_0x7feb435743b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /INPUT 32 "cpu_dbgreg_din"
P_0x7feb45800000 .param/l "BAUD_RATE" 0 5 37, +C4<00000000000000011100001000000000>;
P_0x7feb45800040 .param/l "DBG_UART_PARITY_ERR" 1 5 72, +C4<00000000000000000000000000000000>;
P_0x7feb45800080 .param/l "DBG_UNKNOWN_OPCODE" 1 5 73, +C4<00000000000000000000000000000001>;
P_0x7feb458000c0 .param/l "IO_IN_BUF_WIDTH" 1 5 109, +C4<00000000000000000000000000001010>;
P_0x7feb45800100 .param/l "OP_CPU_REG_RD" 1 5 60, C4<00000001>;
P_0x7feb45800140 .param/l "OP_CPU_REG_WR" 1 5 61, C4<00000010>;
P_0x7feb45800180 .param/l "OP_DBG_BRK" 1 5 62, C4<00000011>;
P_0x7feb458001c0 .param/l "OP_DBG_RUN" 1 5 63, C4<00000100>;
P_0x7feb45800200 .param/l "OP_DISABLE" 1 5 69, C4<00001011>;
P_0x7feb45800240 .param/l "OP_ECHO" 1 5 59, C4<00000000>;
P_0x7feb45800280 .param/l "OP_IO_IN" 1 5 64, C4<00000101>;
P_0x7feb458002c0 .param/l "OP_MEM_RD" 1 5 67, C4<00001001>;
P_0x7feb45800300 .param/l "OP_MEM_WR" 1 5 68, C4<00001010>;
P_0x7feb45800340 .param/l "OP_QUERY_DBG_BRK" 1 5 65, C4<00000111>;
P_0x7feb45800380 .param/l "OP_QUERY_ERR_CODE" 1 5 66, C4<00001000>;
P_0x7feb458003c0 .param/l "RAM_ADDR_WIDTH" 0 5 36, +C4<00000000000000000000000000010001>;
P_0x7feb45800400 .param/l "SYS_CLK_FREQ" 0 5 35, +C4<00000101111101011110000100000000>;
P_0x7feb45800440 .param/l "S_CPU_REG_RD_STG0" 1 5 82, C4<00110>;
P_0x7feb45800480 .param/l "S_CPU_REG_RD_STG1" 1 5 83, C4<00111>;
P_0x7feb458004c0 .param/l "S_DECODE" 1 5 77, C4<00001>;
P_0x7feb45800500 .param/l "S_DISABLE" 1 5 89, C4<10000>;
P_0x7feb45800540 .param/l "S_DISABLED" 1 5 76, C4<00000>;
P_0x7feb45800580 .param/l "S_ECHO_STG_0" 1 5 78, C4<00010>;
P_0x7feb458005c0 .param/l "S_ECHO_STG_1" 1 5 79, C4<00011>;
P_0x7feb45800600 .param/l "S_IO_IN_STG_0" 1 5 80, C4<00100>;
P_0x7feb45800640 .param/l "S_IO_IN_STG_1" 1 5 81, C4<00101>;
P_0x7feb45800680 .param/l "S_MEM_RD_STG_0" 1 5 85, C4<01001>;
P_0x7feb458006c0 .param/l "S_MEM_RD_STG_1" 1 5 86, C4<01010>;
P_0x7feb45800700 .param/l "S_MEM_WR_STG_0" 1 5 87, C4<01011>;
P_0x7feb45800740 .param/l "S_MEM_WR_STG_1" 1 5 88, C4<01100>;
P_0x7feb45800780 .param/l "S_QUERY_ERR_CODE" 1 5 84, C4<01000>;
L_0x7feb43599190 .functor BUFZ 8, L_0x7feb43596e90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x106b9c3b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb435817e0_0 .net/2u *"_s12", 31 0, L_0x106b9c3b0;  1 drivers
v0x7feb435818a0_0 .net *"_s14", 31 0, L_0x7feb435947f0;  1 drivers
L_0x106b9c908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7feb43581940_0 .net/2u *"_s18", 4 0, L_0x106b9c908;  1 drivers
v0x7feb435819d0_0 .net "active", 0 0, L_0x7feb43594df0;  alias, 1 drivers
v0x7feb43581a60_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43581b30_0 .net "cpu_dbgreg_din", 31 0, o0x106b6dee8;  alias, 0 drivers
v0x7feb43581bd0 .array "cpu_dbgreg_seg", 0 3;
v0x7feb43581bd0_0 .net v0x7feb43581bd0 0, 7 0, L_0x7feb43594750; 1 drivers
v0x7feb43581bd0_1 .net v0x7feb43581bd0 1, 7 0, L_0x7feb43594630; 1 drivers
v0x7feb43581bd0_2 .net v0x7feb43581bd0 2, 7 0, L_0x7feb43594590; 1 drivers
v0x7feb43581bd0_3 .net v0x7feb43581bd0 3, 7 0, L_0x7feb435944f0; 1 drivers
v0x7feb43581cb0_0 .var "d_addr", 16 0;
v0x7feb43581d60_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7feb435948f0;  1 drivers
v0x7feb43581e90_0 .var "d_decode_cnt", 2 0;
v0x7feb43581f40_0 .var "d_err_code", 1 0;
v0x7feb43581ff0_0 .var "d_execute_cnt", 16 0;
v0x7feb435820a0_0 .var "d_io_dout", 7 0;
v0x7feb43582150_0 .var "d_io_in_wr_data", 7 0;
v0x7feb43582200_0 .var "d_io_in_wr_en", 0 0;
v0x7feb435822a0_0 .var "d_state", 4 0;
v0x7feb43582350_0 .var "d_tx_data", 7 0;
v0x7feb435824e0_0 .var "d_wr_en", 0 0;
v0x7feb43582570_0 .net "io_din", 7 0, L_0x7feb43599890;  alias, 1 drivers
v0x7feb43582610_0 .net "io_dout", 7 0, v0x7feb43582400_0;  alias, 1 drivers
v0x7feb435826c0_0 .net "io_en", 0 0, L_0x7feb43599640;  alias, 1 drivers
v0x7feb43582760_0 .net "io_in_empty", 0 0, L_0x7feb435943e0;  1 drivers
v0x7feb43582810_0 .net "io_in_full", 0 0, L_0x7feb43594370;  1 drivers
v0x7feb435828a0_0 .net "io_in_rd_data", 7 0, L_0x7feb43593ea0;  1 drivers
v0x7feb43582930_0 .var "io_in_rd_en", 0 0;
v0x7feb435829c0_0 .net "io_sel", 2 0, L_0x7feb435992f0;  alias, 1 drivers
v0x7feb43582a50_0 .net "io_wr", 0 0, L_0x7feb435997e0;  alias, 1 drivers
v0x7feb43582ae0_0 .net "parity_err", 0 0, L_0x7feb43594a50;  1 drivers
v0x7feb43582b70_0 .var "q_addr", 16 0;
v0x7feb43582c10_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7feb43582cc0_0 .var "q_decode_cnt", 2 0;
v0x7feb43582d70_0 .var "q_err_code", 1 0;
v0x7feb43582e20_0 .var "q_execute_cnt", 16 0;
v0x7feb43582400_0 .var "q_io_dout", 7 0;
v0x7feb435830b0_0 .var "q_io_en", 0 0;
v0x7feb43583140_0 .var "q_io_in_wr_data", 7 0;
v0x7feb435831f0_0 .var "q_io_in_wr_en", 0 0;
v0x7feb435832a0_0 .var "q_state", 4 0;
v0x7feb43583330_0 .var "q_tx_data", 7 0;
v0x7feb43583400_0 .var "q_wr_en", 0 0;
v0x7feb435834d0_0 .net "ram_a", 16 0, v0x7feb43582b70_0;  alias, 1 drivers
v0x7feb43583560_0 .net "ram_din", 7 0, L_0x7feb43599fd0;  alias, 1 drivers
v0x7feb43583610_0 .net "ram_dout", 7 0, L_0x7feb43599190;  alias, 1 drivers
v0x7feb435836c0_0 .var "ram_wr", 0 0;
v0x7feb43583760_0 .net "rd_data", 7 0, L_0x7feb43596e90;  1 drivers
v0x7feb43583840_0 .var "rd_en", 0 0;
v0x7feb43583910_0 .net "rst", 0 0, v0x7feb43591490_0;  1 drivers
v0x7feb435839a0_0 .net "rx", 0 0, o0x106b6c3b8;  alias, 0 drivers
v0x7feb43583a70_0 .net "rx_empty", 0 0, L_0x7feb43597390;  1 drivers
v0x7feb43583b40_0 .net "tx", 0 0, L_0x7feb43595690;  alias, 1 drivers
v0x7feb43583c10_0 .net "tx_full", 0 0, L_0x7feb43598de0;  1 drivers
E_0x7feb43575690/0 .event edge, v0x7feb435832a0_0, v0x7feb43582cc0_0, v0x7feb43582e20_0, v0x7feb43582b70_0;
E_0x7feb43575690/1 .event edge, v0x7feb43582d70_0, v0x7feb43580b10_0, v0x7feb435830b0_0, v0x7feb435826c0_0;
E_0x7feb43575690/2 .event edge, v0x7feb43582a50_0, v0x7feb435829c0_0, v0x7feb4357ffb0_0, v0x7feb43582570_0;
E_0x7feb43575690/3 .event edge, v0x7feb435770b0_0, v0x7feb4357c3e0_0, v0x7feb43577150_0, v0x7feb4357c970_0;
E_0x7feb43575690/4 .event edge, v0x7feb43581ff0_0, v0x7feb43581bd0_0, v0x7feb43581bd0_1, v0x7feb43581bd0_2;
E_0x7feb43575690/5 .event edge, v0x7feb43581bd0_3, v0x7feb43583560_0;
E_0x7feb43575690 .event/or E_0x7feb43575690/0, E_0x7feb43575690/1, E_0x7feb43575690/2, E_0x7feb43575690/3, E_0x7feb43575690/4, E_0x7feb43575690/5;
E_0x7feb43575780/0 .event edge, v0x7feb435826c0_0, v0x7feb43582a50_0, v0x7feb435829c0_0, v0x7feb43577640_0;
E_0x7feb43575780/1 .event edge, v0x7feb43582c10_0;
E_0x7feb43575780 .event/or E_0x7feb43575780/0, E_0x7feb43575780/1;
L_0x7feb435944f0 .part o0x106b6dee8, 24, 8;
L_0x7feb43594590 .part o0x106b6dee8, 16, 8;
L_0x7feb43594630 .part o0x106b6dee8, 8, 8;
L_0x7feb43594750 .part o0x106b6dee8, 0, 8;
L_0x7feb435947f0 .arith/sum 32, v0x7feb43582c10_0, L_0x106b9c3b0;
L_0x7feb435948f0 .functor MUXZ 32, L_0x7feb435947f0, v0x7feb43582c10_0, L_0x7feb43594df0, C4<>;
L_0x7feb43594df0 .cmp/ne 5, v0x7feb435832a0_0, L_0x106b9c908;
S_0x7feb435757e0 .scope module, "io_in_fifo" "fifo" 5 121, 6 27 0, S_0x7feb435748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7feb435759a0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x7feb435759e0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7feb435929b0 .functor AND 1, v0x7feb43582930_0, L_0x7feb43592910, C4<1>, C4<1>;
L_0x7feb43592b40 .functor AND 1, v0x7feb435831f0_0, L_0x7feb43592aa0, C4<1>, C4<1>;
L_0x7feb435935a0 .functor AND 1, v0x7feb43577290_0, L_0x7feb43593480, C4<1>, C4<1>;
L_0x7feb43593890 .functor AND 1, L_0x7feb435937f0, L_0x7feb435929b0, C4<1>, C4<1>;
L_0x7feb43593940 .functor OR 1, L_0x7feb435935a0, L_0x7feb43593890, C4<0>, C4<0>;
L_0x7feb43593c10 .functor AND 1, v0x7feb435767f0_0, L_0x7feb43593a80, C4<1>, C4<1>;
L_0x7feb43593ba0 .functor AND 1, L_0x7feb43593e00, L_0x7feb43592b40, C4<1>, C4<1>;
L_0x7feb43593f60 .functor OR 1, L_0x7feb43593c10, L_0x7feb43593ba0, C4<0>, C4<0>;
L_0x7feb43593ea0 .functor BUFZ 8, L_0x7feb43594050, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feb43594370 .functor BUFZ 1, v0x7feb435767f0_0, C4<0>, C4<0>, C4<0>;
L_0x7feb435943e0 .functor BUFZ 1, v0x7feb43577290_0, C4<0>, C4<0>, C4<0>;
v0x7feb43575c90_0 .net *"_s1", 0 0, L_0x7feb43592910;  1 drivers
v0x7feb43575d40_0 .net *"_s10", 9 0, L_0x7feb43592cd0;  1 drivers
v0x7feb43575de0_0 .net *"_s14", 7 0, L_0x7feb43592f30;  1 drivers
v0x7feb43575e70_0 .net *"_s16", 11 0, L_0x7feb43592fd0;  1 drivers
L_0x106b9c290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb43575f00_0 .net *"_s19", 1 0, L_0x106b9c290;  1 drivers
L_0x106b9c2d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb43575fd0_0 .net/2u *"_s22", 9 0, L_0x106b9c2d8;  1 drivers
v0x7feb43576080_0 .net *"_s24", 9 0, L_0x7feb43593210;  1 drivers
v0x7feb43576130_0 .net *"_s31", 0 0, L_0x7feb43593480;  1 drivers
v0x7feb435761d0_0 .net *"_s32", 0 0, L_0x7feb435935a0;  1 drivers
v0x7feb435762e0_0 .net *"_s34", 9 0, L_0x7feb43593670;  1 drivers
v0x7feb43576380_0 .net *"_s36", 0 0, L_0x7feb435937f0;  1 drivers
v0x7feb43576420_0 .net *"_s38", 0 0, L_0x7feb43593890;  1 drivers
v0x7feb435764c0_0 .net *"_s43", 0 0, L_0x7feb43593a80;  1 drivers
v0x7feb43576560_0 .net *"_s44", 0 0, L_0x7feb43593c10;  1 drivers
v0x7feb43576600_0 .net *"_s46", 9 0, L_0x7feb43593c80;  1 drivers
v0x7feb435766b0_0 .net *"_s48", 0 0, L_0x7feb43593e00;  1 drivers
v0x7feb43576750_0 .net *"_s5", 0 0, L_0x7feb43592aa0;  1 drivers
v0x7feb435768e0_0 .net *"_s50", 0 0, L_0x7feb43593ba0;  1 drivers
v0x7feb43576970_0 .net *"_s54", 7 0, L_0x7feb43594050;  1 drivers
v0x7feb43576a00_0 .net *"_s56", 11 0, L_0x7feb435940f0;  1 drivers
L_0x106b9c368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb43576ab0_0 .net *"_s59", 1 0, L_0x106b9c368;  1 drivers
L_0x106b9c248 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb43576b60_0 .net/2u *"_s8", 9 0, L_0x106b9c248;  1 drivers
L_0x106b9c320 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb43576c10_0 .net "addr_bits_wide_1", 9 0, L_0x106b9c320;  1 drivers
v0x7feb43576cc0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43576d60_0 .net "d_data", 7 0, L_0x7feb435930f0;  1 drivers
v0x7feb43576e10_0 .net "d_empty", 0 0, L_0x7feb43593940;  1 drivers
v0x7feb43576eb0_0 .net "d_full", 0 0, L_0x7feb43593f60;  1 drivers
v0x7feb43576f50_0 .net "d_rd_ptr", 9 0, L_0x7feb43593310;  1 drivers
v0x7feb43577000_0 .net "d_wr_ptr", 9 0, L_0x7feb43592dd0;  1 drivers
v0x7feb435770b0_0 .net "empty", 0 0, L_0x7feb435943e0;  alias, 1 drivers
v0x7feb43577150_0 .net "full", 0 0, L_0x7feb43594370;  alias, 1 drivers
v0x7feb435771f0 .array "q_data_array", 0 1023, 7 0;
v0x7feb43577290_0 .var "q_empty", 0 0;
v0x7feb435767f0_0 .var "q_full", 0 0;
v0x7feb43577520_0 .var "q_rd_ptr", 9 0;
v0x7feb435775b0_0 .var "q_wr_ptr", 9 0;
v0x7feb43577640_0 .net "rd_data", 7 0, L_0x7feb43593ea0;  alias, 1 drivers
v0x7feb435776e0_0 .net "rd_en", 0 0, v0x7feb43582930_0;  1 drivers
v0x7feb43577780_0 .net "rd_en_prot", 0 0, L_0x7feb435929b0;  1 drivers
v0x7feb43577820_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb435778c0_0 .net "wr_data", 7 0, v0x7feb43583140_0;  1 drivers
v0x7feb43577970_0 .net "wr_en", 0 0, v0x7feb435831f0_0;  1 drivers
v0x7feb43577a10_0 .net "wr_en_prot", 0 0, L_0x7feb43592b40;  1 drivers
E_0x7feb43575c40 .event posedge, v0x7feb43576cc0_0;
L_0x7feb43592910 .reduce/nor v0x7feb43577290_0;
L_0x7feb43592aa0 .reduce/nor v0x7feb435767f0_0;
L_0x7feb43592cd0 .arith/sum 10, v0x7feb435775b0_0, L_0x106b9c248;
L_0x7feb43592dd0 .functor MUXZ 10, v0x7feb435775b0_0, L_0x7feb43592cd0, L_0x7feb43592b40, C4<>;
L_0x7feb43592f30 .array/port v0x7feb435771f0, L_0x7feb43592fd0;
L_0x7feb43592fd0 .concat [ 10 2 0 0], v0x7feb435775b0_0, L_0x106b9c290;
L_0x7feb435930f0 .functor MUXZ 8, L_0x7feb43592f30, v0x7feb43583140_0, L_0x7feb43592b40, C4<>;
L_0x7feb43593210 .arith/sum 10, v0x7feb43577520_0, L_0x106b9c2d8;
L_0x7feb43593310 .functor MUXZ 10, v0x7feb43577520_0, L_0x7feb43593210, L_0x7feb435929b0, C4<>;
L_0x7feb43593480 .reduce/nor L_0x7feb43592b40;
L_0x7feb43593670 .arith/sub 10, v0x7feb435775b0_0, v0x7feb43577520_0;
L_0x7feb435937f0 .cmp/eq 10, L_0x7feb43593670, L_0x106b9c320;
L_0x7feb43593a80 .reduce/nor L_0x7feb435929b0;
L_0x7feb43593c80 .arith/sub 10, v0x7feb43577520_0, v0x7feb435775b0_0;
L_0x7feb43593e00 .cmp/eq 10, L_0x7feb43593c80, L_0x106b9c320;
L_0x7feb43594050 .array/port v0x7feb435771f0, L_0x7feb435940f0;
L_0x7feb435940f0 .concat [ 10 2 0 0], v0x7feb43577520_0, L_0x106b9c368;
S_0x7feb43577b70 .scope module, "uart_blk" "uart" 5 186, 7 32 0, S_0x7feb435748b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7feb43577cd0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 7 54, +C4<00000000000000000000000000010000>;
P_0x7feb43577d10 .param/l "BAUD_RATE" 0 7 35, +C4<00000000000000011100001000000000>;
P_0x7feb43577d50 .param/l "DATA_BITS" 0 7 36, +C4<00000000000000000000000000001000>;
P_0x7feb43577d90 .param/l "PARITY_MODE" 0 7 38, +C4<00000000000000000000000000000001>;
P_0x7feb43577dd0 .param/l "STOP_BITS" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x7feb43577e10 .param/l "SYS_CLK_FREQ" 0 7 34, +C4<00000101111101011110000100000000>;
L_0x7feb43594a50 .functor BUFZ 1, v0x7feb43580ba0_0, C4<0>, C4<0>, C4<0>;
L_0x7feb43594b00 .functor OR 1, v0x7feb43580ba0_0, v0x7feb4357a610_0, C4<0>, C4<0>;
L_0x7feb435957f0 .functor NOT 1, L_0x7feb43598e50, C4<0>, C4<0>, C4<0>;
v0x7feb43580940_0 .net "baud_clk_tick", 0 0, L_0x7feb43595360;  1 drivers
v0x7feb435809e0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43580a80_0 .net "d_rx_parity_err", 0 0, L_0x7feb43594b00;  1 drivers
v0x7feb43580b10_0 .net "parity_err", 0 0, L_0x7feb43594a50;  alias, 1 drivers
v0x7feb43580ba0_0 .var "q_rx_parity_err", 0 0;
v0x7feb43580c70_0 .net "rd_en", 0 0, v0x7feb43583840_0;  1 drivers
v0x7feb43580d00_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb43580d90_0 .net "rx", 0 0, o0x106b6c3b8;  alias, 0 drivers
v0x7feb43580e40_0 .net "rx_data", 7 0, L_0x7feb43596e90;  alias, 1 drivers
v0x7feb43580f70_0 .net "rx_done_tick", 0 0, v0x7feb4357a4c0_0;  1 drivers
v0x7feb43581000_0 .net "rx_empty", 0 0, L_0x7feb43597390;  alias, 1 drivers
v0x7feb43581090_0 .net "rx_fifo_wr_data", 7 0, v0x7feb4357a370_0;  1 drivers
v0x7feb43581160_0 .net "rx_parity_err", 0 0, v0x7feb4357a610_0;  1 drivers
v0x7feb435811f0_0 .net "tx", 0 0, L_0x7feb43595690;  alias, 1 drivers
v0x7feb435812a0_0 .net "tx_data", 7 0, v0x7feb43583330_0;  1 drivers
v0x7feb43581350_0 .net "tx_done_tick", 0 0, v0x7feb4357e1c0_0;  1 drivers
v0x7feb43581420_0 .net "tx_fifo_empty", 0 0, L_0x7feb43598e50;  1 drivers
v0x7feb435815b0_0 .net "tx_fifo_rd_data", 7 0, L_0x7feb43598990;  1 drivers
v0x7feb43581640_0 .net "tx_full", 0 0, L_0x7feb43598de0;  alias, 1 drivers
v0x7feb435816d0_0 .net "wr_en", 0 0, v0x7feb43583400_0;  1 drivers
S_0x7feb43578220 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 7 84, 8 29 0, S_0x7feb43577b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7feb435783d0 .param/l "BAUD" 0 8 32, +C4<00000000000000011100001000000000>;
P_0x7feb43578410 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x7feb43578450 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 8 41, C4<0000000000110110>;
P_0x7feb43578490 .param/l "SYS_CLK_FREQ" 0 8 31, +C4<00000101111101011110000100000000>;
v0x7feb43578700_0 .net *"_s0", 31 0, L_0x7feb43594bb0;  1 drivers
L_0x106b9c4d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb435787c0_0 .net/2u *"_s10", 15 0, L_0x106b9c4d0;  1 drivers
v0x7feb43578860_0 .net *"_s12", 15 0, L_0x7feb43594ef0;  1 drivers
v0x7feb435788f0_0 .net *"_s16", 31 0, L_0x7feb43595130;  1 drivers
L_0x106b9c518 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb43578980_0 .net *"_s19", 15 0, L_0x106b9c518;  1 drivers
L_0x106b9c560 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7feb43578a50_0 .net/2u *"_s20", 31 0, L_0x106b9c560;  1 drivers
v0x7feb43578b00_0 .net *"_s22", 0 0, L_0x7feb43595240;  1 drivers
L_0x106b9c5a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7feb43578ba0_0 .net/2u *"_s24", 0 0, L_0x106b9c5a8;  1 drivers
L_0x106b9c5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feb43578c50_0 .net/2u *"_s26", 0 0, L_0x106b9c5f0;  1 drivers
L_0x106b9c3f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb43578d60_0 .net *"_s3", 15 0, L_0x106b9c3f8;  1 drivers
L_0x106b9c440 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7feb43578e10_0 .net/2u *"_s4", 31 0, L_0x106b9c440;  1 drivers
v0x7feb43578ec0_0 .net *"_s6", 0 0, L_0x7feb43594cb0;  1 drivers
L_0x106b9c488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7feb43578f60_0 .net/2u *"_s8", 15 0, L_0x106b9c488;  1 drivers
v0x7feb43579010_0 .net "baud_clk_tick", 0 0, L_0x7feb43595360;  alias, 1 drivers
v0x7feb435790b0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43579160_0 .net "d_cnt", 15 0, L_0x7feb43594fd0;  1 drivers
v0x7feb435791f0_0 .var "q_cnt", 15 0;
v0x7feb43579380_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
E_0x7feb435786b0 .event posedge, v0x7feb43577820_0, v0x7feb43576cc0_0;
L_0x7feb43594bb0 .concat [ 16 16 0 0], v0x7feb435791f0_0, L_0x106b9c3f8;
L_0x7feb43594cb0 .cmp/eq 32, L_0x7feb43594bb0, L_0x106b9c440;
L_0x7feb43594ef0 .arith/sum 16, v0x7feb435791f0_0, L_0x106b9c4d0;
L_0x7feb43594fd0 .functor MUXZ 16, L_0x7feb43594ef0, L_0x106b9c488, L_0x7feb43594cb0, C4<>;
L_0x7feb43595130 .concat [ 16 16 0 0], v0x7feb435791f0_0, L_0x106b9c518;
L_0x7feb43595240 .cmp/eq 32, L_0x7feb43595130, L_0x106b9c560;
L_0x7feb43595360 .functor MUXZ 1, L_0x106b9c5f0, L_0x106b9c5a8, L_0x7feb43595240, C4<>;
S_0x7feb43579430 .scope module, "uart_rx_blk" "uart_rx" 7 95, 9 28 0, S_0x7feb43577b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7feb435795a0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 9 33, +C4<00000000000000000000000000010000>;
P_0x7feb435795e0 .param/l "DATA_BITS" 0 9 30, +C4<00000000000000000000000000001000>;
P_0x7feb43579620 .param/l "PARITY_MODE" 0 9 32, +C4<00000000000000000000000000000001>;
P_0x7feb43579660 .param/l "STOP_BITS" 0 9 31, +C4<00000000000000000000000000000001>;
P_0x7feb435796a0 .param/l "STOP_OVERSAMPLE_TICKS" 1 9 45, C4<010000>;
P_0x7feb435796e0 .param/l "S_DATA" 1 9 50, C4<00100>;
P_0x7feb43579720 .param/l "S_IDLE" 1 9 48, C4<00001>;
P_0x7feb43579760 .param/l "S_PARITY" 1 9 51, C4<01000>;
P_0x7feb435797a0 .param/l "S_START" 1 9 49, C4<00010>;
P_0x7feb435797e0 .param/l "S_STOP" 1 9 52, C4<10000>;
v0x7feb43579cd0_0 .net "baud_clk_tick", 0 0, L_0x7feb43595360;  alias, 1 drivers
v0x7feb43579d70_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43579e40_0 .var "d_data", 7 0;
v0x7feb43579ed0_0 .var "d_data_bit_idx", 2 0;
v0x7feb43579f80_0 .var "d_done_tick", 0 0;
v0x7feb4357a060_0 .var "d_oversample_tick_cnt", 3 0;
v0x7feb4357a110_0 .var "d_parity_err", 0 0;
v0x7feb4357a1b0_0 .var "d_state", 4 0;
v0x7feb4357a260_0 .net "parity_err", 0 0, v0x7feb4357a610_0;  alias, 1 drivers
v0x7feb4357a370_0 .var "q_data", 7 0;
v0x7feb4357a410_0 .var "q_data_bit_idx", 2 0;
v0x7feb4357a4c0_0 .var "q_done_tick", 0 0;
v0x7feb4357a560_0 .var "q_oversample_tick_cnt", 3 0;
v0x7feb4357a610_0 .var "q_parity_err", 0 0;
v0x7feb4357a6b0_0 .var "q_rx", 0 0;
v0x7feb4357a750_0 .var "q_state", 4 0;
v0x7feb4357a800_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4357a990_0 .net "rx", 0 0, o0x106b6c3b8;  alias, 0 drivers
v0x7feb4357aa20_0 .net "rx_data", 7 0, v0x7feb4357a370_0;  alias, 1 drivers
v0x7feb4357aab0_0 .net "rx_done_tick", 0 0, v0x7feb4357a4c0_0;  alias, 1 drivers
E_0x7feb43579c60/0 .event edge, v0x7feb4357a750_0, v0x7feb4357a370_0, v0x7feb4357a410_0, v0x7feb43579010_0;
E_0x7feb43579c60/1 .event edge, v0x7feb4357a560_0, v0x7feb4357a6b0_0;
E_0x7feb43579c60 .event/or E_0x7feb43579c60/0, E_0x7feb43579c60/1;
S_0x7feb4357abb0 .scope module, "uart_rx_fifo" "fifo" 7 123, 6 27 0, S_0x7feb43577b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7feb4357ad60 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000000011>;
P_0x7feb4357ada0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7feb43595960 .functor AND 1, v0x7feb43583840_0, L_0x7feb435958a0, C4<1>, C4<1>;
L_0x7feb43595b10 .functor AND 1, v0x7feb4357a4c0_0, L_0x7feb43595a50, C4<1>, C4<1>;
L_0x7feb435965b0 .functor AND 1, v0x7feb4357c5c0_0, L_0x7feb43596490, C4<1>, C4<1>;
L_0x7feb435968a0 .functor AND 1, L_0x7feb43596800, L_0x7feb43595960, C4<1>, C4<1>;
L_0x7feb43596950 .functor OR 1, L_0x7feb435965b0, L_0x7feb435968a0, C4<0>, C4<0>;
L_0x7feb43596c00 .functor AND 1, v0x7feb4357bb30_0, L_0x7feb43596a70, C4<1>, C4<1>;
L_0x7feb43596b90 .functor AND 1, L_0x7feb43596df0, L_0x7feb43595b10, C4<1>, C4<1>;
L_0x7feb43596f50 .functor OR 1, L_0x7feb43596c00, L_0x7feb43596b90, C4<0>, C4<0>;
L_0x7feb43596e90 .functor BUFZ 8, L_0x7feb43597040, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feb43597320 .functor BUFZ 1, v0x7feb4357bb30_0, C4<0>, C4<0>, C4<0>;
L_0x7feb43597390 .functor BUFZ 1, v0x7feb4357c5c0_0, C4<0>, C4<0>, C4<0>;
v0x7feb4357afe0_0 .net *"_s1", 0 0, L_0x7feb435958a0;  1 drivers
v0x7feb4357b080_0 .net *"_s10", 2 0, L_0x7feb43595c40;  1 drivers
v0x7feb4357b120_0 .net *"_s14", 7 0, L_0x7feb43595ee0;  1 drivers
v0x7feb4357b1b0_0 .net *"_s16", 4 0, L_0x7feb43595fb0;  1 drivers
L_0x106b9c680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb4357b240_0 .net *"_s19", 1 0, L_0x106b9c680;  1 drivers
L_0x106b9c6c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7feb4357b310_0 .net/2u *"_s22", 2 0, L_0x106b9c6c8;  1 drivers
v0x7feb4357b3c0_0 .net *"_s24", 2 0, L_0x7feb43596270;  1 drivers
v0x7feb4357b470_0 .net *"_s31", 0 0, L_0x7feb43596490;  1 drivers
v0x7feb4357b510_0 .net *"_s32", 0 0, L_0x7feb435965b0;  1 drivers
v0x7feb4357b620_0 .net *"_s34", 2 0, L_0x7feb43596680;  1 drivers
v0x7feb4357b6c0_0 .net *"_s36", 0 0, L_0x7feb43596800;  1 drivers
v0x7feb4357b760_0 .net *"_s38", 0 0, L_0x7feb435968a0;  1 drivers
v0x7feb4357b800_0 .net *"_s43", 0 0, L_0x7feb43596a70;  1 drivers
v0x7feb4357b8a0_0 .net *"_s44", 0 0, L_0x7feb43596c00;  1 drivers
v0x7feb4357b940_0 .net *"_s46", 2 0, L_0x7feb43596c70;  1 drivers
v0x7feb4357b9f0_0 .net *"_s48", 0 0, L_0x7feb43596df0;  1 drivers
v0x7feb4357ba90_0 .net *"_s5", 0 0, L_0x7feb43595a50;  1 drivers
v0x7feb4357bc20_0 .net *"_s50", 0 0, L_0x7feb43596b90;  1 drivers
v0x7feb4357bcb0_0 .net *"_s54", 7 0, L_0x7feb43597040;  1 drivers
v0x7feb4357bd40_0 .net *"_s56", 4 0, L_0x7feb435970e0;  1 drivers
L_0x106b9c758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb4357bdf0_0 .net *"_s59", 1 0, L_0x106b9c758;  1 drivers
L_0x106b9c638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7feb4357bea0_0 .net/2u *"_s8", 2 0, L_0x106b9c638;  1 drivers
L_0x106b9c710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7feb4357bf50_0 .net "addr_bits_wide_1", 2 0, L_0x106b9c710;  1 drivers
v0x7feb4357c000_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4357c090_0 .net "d_data", 7 0, L_0x7feb435960d0;  1 drivers
v0x7feb4357c140_0 .net "d_empty", 0 0, L_0x7feb43596950;  1 drivers
v0x7feb4357c1e0_0 .net "d_full", 0 0, L_0x7feb43596f50;  1 drivers
v0x7feb4357c280_0 .net "d_rd_ptr", 2 0, L_0x7feb43596370;  1 drivers
v0x7feb4357c330_0 .net "d_wr_ptr", 2 0, L_0x7feb43595d60;  1 drivers
v0x7feb4357c3e0_0 .net "empty", 0 0, L_0x7feb43597390;  alias, 1 drivers
v0x7feb4357c480_0 .net "full", 0 0, L_0x7feb43597320;  1 drivers
v0x7feb4357c520 .array "q_data_array", 0 7, 7 0;
v0x7feb4357c5c0_0 .var "q_empty", 0 0;
v0x7feb4357bb30_0 .var "q_full", 0 0;
v0x7feb4357c850_0 .var "q_rd_ptr", 2 0;
v0x7feb4357c8e0_0 .var "q_wr_ptr", 2 0;
v0x7feb4357c970_0 .net "rd_data", 7 0, L_0x7feb43596e90;  alias, 1 drivers
v0x7feb4357ca10_0 .net "rd_en", 0 0, v0x7feb43583840_0;  alias, 1 drivers
v0x7feb4357cab0_0 .net "rd_en_prot", 0 0, L_0x7feb43595960;  1 drivers
v0x7feb4357cb50_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4357cbe0_0 .net "wr_data", 7 0, v0x7feb4357a370_0;  alias, 1 drivers
v0x7feb4357cca0_0 .net "wr_en", 0 0, v0x7feb4357a4c0_0;  alias, 1 drivers
v0x7feb4357cd30_0 .net "wr_en_prot", 0 0, L_0x7feb43595b10;  1 drivers
L_0x7feb435958a0 .reduce/nor v0x7feb4357c5c0_0;
L_0x7feb43595a50 .reduce/nor v0x7feb4357bb30_0;
L_0x7feb43595c40 .arith/sum 3, v0x7feb4357c8e0_0, L_0x106b9c638;
L_0x7feb43595d60 .functor MUXZ 3, v0x7feb4357c8e0_0, L_0x7feb43595c40, L_0x7feb43595b10, C4<>;
L_0x7feb43595ee0 .array/port v0x7feb4357c520, L_0x7feb43595fb0;
L_0x7feb43595fb0 .concat [ 3 2 0 0], v0x7feb4357c8e0_0, L_0x106b9c680;
L_0x7feb435960d0 .functor MUXZ 8, L_0x7feb43595ee0, v0x7feb4357a370_0, L_0x7feb43595b10, C4<>;
L_0x7feb43596270 .arith/sum 3, v0x7feb4357c850_0, L_0x106b9c6c8;
L_0x7feb43596370 .functor MUXZ 3, v0x7feb4357c850_0, L_0x7feb43596270, L_0x7feb43595960, C4<>;
L_0x7feb43596490 .reduce/nor L_0x7feb43595b10;
L_0x7feb43596680 .arith/sub 3, v0x7feb4357c8e0_0, v0x7feb4357c850_0;
L_0x7feb43596800 .cmp/eq 3, L_0x7feb43596680, L_0x106b9c710;
L_0x7feb43596a70 .reduce/nor L_0x7feb43595960;
L_0x7feb43596c70 .arith/sub 3, v0x7feb4357c850_0, v0x7feb4357c8e0_0;
L_0x7feb43596df0 .cmp/eq 3, L_0x7feb43596c70, L_0x106b9c710;
L_0x7feb43597040 .array/port v0x7feb4357c520, L_0x7feb435970e0;
L_0x7feb435970e0 .concat [ 3 2 0 0], v0x7feb4357c850_0, L_0x106b9c758;
S_0x7feb4357ce10 .scope module, "uart_tx_blk" "uart_tx" 7 110, 10 28 0, S_0x7feb43577b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7feb4357cfc0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 10 33, +C4<00000000000000000000000000010000>;
P_0x7feb4357d000 .param/l "DATA_BITS" 0 10 30, +C4<00000000000000000000000000001000>;
P_0x7feb4357d040 .param/l "PARITY_MODE" 0 10 32, +C4<00000000000000000000000000000001>;
P_0x7feb4357d080 .param/l "STOP_BITS" 0 10 31, +C4<00000000000000000000000000000001>;
P_0x7feb4357d0c0 .param/l "STOP_OVERSAMPLE_TICKS" 1 10 45, C4<010000>;
P_0x7feb4357d100 .param/l "S_DATA" 1 10 50, C4<00100>;
P_0x7feb4357d140 .param/l "S_IDLE" 1 10 48, C4<00001>;
P_0x7feb4357d180 .param/l "S_PARITY" 1 10 51, C4<01000>;
P_0x7feb4357d1c0 .param/l "S_START" 1 10 49, C4<00010>;
P_0x7feb4357d200 .param/l "S_STOP" 1 10 52, C4<10000>;
L_0x7feb43595690 .functor BUFZ 1, v0x7feb4357e120_0, C4<0>, C4<0>, C4<0>;
v0x7feb4357d700_0 .net "baud_clk_tick", 0 0, L_0x7feb43595360;  alias, 1 drivers
v0x7feb4357d7e0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4357d8f0_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7feb4357d980_0 .var "d_data", 7 0;
v0x7feb4357da10_0 .var "d_data_bit_idx", 2 0;
v0x7feb4357dae0_0 .var "d_parity_bit", 0 0;
v0x7feb4357db70_0 .var "d_state", 4 0;
v0x7feb4357dc20_0 .var "d_tx", 0 0;
v0x7feb4357dcc0_0 .var "d_tx_done_tick", 0 0;
v0x7feb4357ddd0_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7feb4357de70_0 .var "q_data", 7 0;
v0x7feb4357df20_0 .var "q_data_bit_idx", 2 0;
v0x7feb4357dfd0_0 .var "q_parity_bit", 0 0;
v0x7feb4357e070_0 .var "q_state", 4 0;
v0x7feb4357e120_0 .var "q_tx", 0 0;
v0x7feb4357e1c0_0 .var "q_tx_done_tick", 0 0;
v0x7feb4357e260_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4357e3f0_0 .net "tx", 0 0, L_0x7feb43595690;  alias, 1 drivers
v0x7feb4357e480_0 .net "tx_data", 7 0, L_0x7feb43598990;  alias, 1 drivers
v0x7feb4357e510_0 .net "tx_done_tick", 0 0, v0x7feb4357e1c0_0;  alias, 1 drivers
v0x7feb4357e5a0_0 .net "tx_start", 0 0, L_0x7feb435957f0;  1 drivers
E_0x7feb4357d670/0 .event edge, v0x7feb4357e070_0, v0x7feb4357de70_0, v0x7feb4357df20_0, v0x7feb4357dfd0_0;
E_0x7feb4357d670/1 .event edge, v0x7feb43579010_0, v0x7feb4357ddd0_0, v0x7feb4357e5a0_0, v0x7feb4357e1c0_0;
E_0x7feb4357d670/2 .event edge, v0x7feb4357e480_0;
E_0x7feb4357d670 .event/or E_0x7feb4357d670/0, E_0x7feb4357d670/1, E_0x7feb4357d670/2;
S_0x7feb4357e6b0 .scope module, "uart_tx_fifo" "fifo" 7 137, 6 27 0, S_0x7feb43577b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7feb4357e860 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x7feb4357e8a0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7feb43597500 .functor AND 1, v0x7feb4357e1c0_0, L_0x7feb43597460, C4<1>, C4<1>;
L_0x7feb43597690 .functor AND 1, v0x7feb43583400_0, L_0x7feb435975f0, C4<1>, C4<1>;
L_0x7feb435980a0 .functor AND 1, v0x7feb435800f0_0, L_0x7feb43597f80, C4<1>, C4<1>;
L_0x7feb43598370 .functor AND 1, L_0x7feb435982d0, L_0x7feb43597500, C4<1>, C4<1>;
L_0x7feb43598420 .functor OR 1, L_0x7feb435980a0, L_0x7feb43598370, C4<0>, C4<0>;
L_0x7feb435986c0 .functor AND 1, v0x7feb4357f660_0, L_0x7feb43598530, C4<1>, C4<1>;
L_0x7feb43598650 .functor AND 1, L_0x7feb435988f0, L_0x7feb43597690, C4<1>, C4<1>;
L_0x7feb43598a50 .functor OR 1, L_0x7feb435986c0, L_0x7feb43598650, C4<0>, C4<0>;
L_0x7feb43598990 .functor BUFZ 8, L_0x7feb43598b40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7feb43598de0 .functor BUFZ 1, v0x7feb4357f660_0, C4<0>, C4<0>, C4<0>;
L_0x7feb43598e50 .functor BUFZ 1, v0x7feb435800f0_0, C4<0>, C4<0>, C4<0>;
v0x7feb4357eb00_0 .net *"_s1", 0 0, L_0x7feb43597460;  1 drivers
v0x7feb4357ebb0_0 .net *"_s10", 9 0, L_0x7feb43597760;  1 drivers
v0x7feb4357ec50_0 .net *"_s14", 7 0, L_0x7feb43597a00;  1 drivers
v0x7feb4357ece0_0 .net *"_s16", 11 0, L_0x7feb43597ad0;  1 drivers
L_0x106b9c7e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb4357ed70_0 .net *"_s19", 1 0, L_0x106b9c7e8;  1 drivers
L_0x106b9c830 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb4357ee40_0 .net/2u *"_s22", 9 0, L_0x106b9c830;  1 drivers
v0x7feb4357eef0_0 .net *"_s24", 9 0, L_0x7feb43597d10;  1 drivers
v0x7feb4357efa0_0 .net *"_s31", 0 0, L_0x7feb43597f80;  1 drivers
v0x7feb4357f040_0 .net *"_s32", 0 0, L_0x7feb435980a0;  1 drivers
v0x7feb4357f150_0 .net *"_s34", 9 0, L_0x7feb43598150;  1 drivers
v0x7feb4357f1f0_0 .net *"_s36", 0 0, L_0x7feb435982d0;  1 drivers
v0x7feb4357f290_0 .net *"_s38", 0 0, L_0x7feb43598370;  1 drivers
v0x7feb4357f330_0 .net *"_s43", 0 0, L_0x7feb43598530;  1 drivers
v0x7feb4357f3d0_0 .net *"_s44", 0 0, L_0x7feb435986c0;  1 drivers
v0x7feb4357f470_0 .net *"_s46", 9 0, L_0x7feb43598770;  1 drivers
v0x7feb4357f520_0 .net *"_s48", 0 0, L_0x7feb435988f0;  1 drivers
v0x7feb4357f5c0_0 .net *"_s5", 0 0, L_0x7feb435975f0;  1 drivers
v0x7feb4357f750_0 .net *"_s50", 0 0, L_0x7feb43598650;  1 drivers
v0x7feb4357f7e0_0 .net *"_s54", 7 0, L_0x7feb43598b40;  1 drivers
v0x7feb4357f870_0 .net *"_s56", 11 0, L_0x7feb43598be0;  1 drivers
L_0x106b9c8c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb4357f920_0 .net *"_s59", 1 0, L_0x106b9c8c0;  1 drivers
L_0x106b9c7a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb4357f9d0_0 .net/2u *"_s8", 9 0, L_0x106b9c7a0;  1 drivers
L_0x106b9c878 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7feb4357fa80_0 .net "addr_bits_wide_1", 9 0, L_0x106b9c878;  1 drivers
v0x7feb4357fb30_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4357fbc0_0 .net "d_data", 7 0, L_0x7feb43597bf0;  1 drivers
v0x7feb4357fc70_0 .net "d_empty", 0 0, L_0x7feb43598420;  1 drivers
v0x7feb4357fd10_0 .net "d_full", 0 0, L_0x7feb43598a50;  1 drivers
v0x7feb4357fdb0_0 .net "d_rd_ptr", 9 0, L_0x7feb43597e10;  1 drivers
v0x7feb4357fe60_0 .net "d_wr_ptr", 9 0, L_0x7feb43597880;  1 drivers
v0x7feb4357ff10_0 .net "empty", 0 0, L_0x7feb43598e50;  alias, 1 drivers
v0x7feb4357ffb0_0 .net "full", 0 0, L_0x7feb43598de0;  alias, 1 drivers
v0x7feb43580050 .array "q_data_array", 0 1023, 7 0;
v0x7feb435800f0_0 .var "q_empty", 0 0;
v0x7feb4357f660_0 .var "q_full", 0 0;
v0x7feb43580380_0 .var "q_rd_ptr", 9 0;
v0x7feb43580410_0 .var "q_wr_ptr", 9 0;
v0x7feb435804a0_0 .net "rd_data", 7 0, L_0x7feb43598990;  alias, 1 drivers
v0x7feb43580550_0 .net "rd_en", 0 0, v0x7feb4357e1c0_0;  alias, 1 drivers
v0x7feb435805e0_0 .net "rd_en_prot", 0 0, L_0x7feb43597500;  1 drivers
v0x7feb43580670_0 .net "reset", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb43580700_0 .net "wr_data", 7 0, v0x7feb43583330_0;  alias, 1 drivers
v0x7feb43580790_0 .net "wr_en", 0 0, v0x7feb43583400_0;  alias, 1 drivers
v0x7feb43580820_0 .net "wr_en_prot", 0 0, L_0x7feb43597690;  1 drivers
L_0x7feb43597460 .reduce/nor v0x7feb435800f0_0;
L_0x7feb435975f0 .reduce/nor v0x7feb4357f660_0;
L_0x7feb43597760 .arith/sum 10, v0x7feb43580410_0, L_0x106b9c7a0;
L_0x7feb43597880 .functor MUXZ 10, v0x7feb43580410_0, L_0x7feb43597760, L_0x7feb43597690, C4<>;
L_0x7feb43597a00 .array/port v0x7feb43580050, L_0x7feb43597ad0;
L_0x7feb43597ad0 .concat [ 10 2 0 0], v0x7feb43580410_0, L_0x106b9c7e8;
L_0x7feb43597bf0 .functor MUXZ 8, L_0x7feb43597a00, v0x7feb43583330_0, L_0x7feb43597690, C4<>;
L_0x7feb43597d10 .arith/sum 10, v0x7feb43580380_0, L_0x106b9c830;
L_0x7feb43597e10 .functor MUXZ 10, v0x7feb43580380_0, L_0x7feb43597d10, L_0x7feb43597500, C4<>;
L_0x7feb43597f80 .reduce/nor L_0x7feb43597690;
L_0x7feb43598150 .arith/sub 10, v0x7feb43580410_0, v0x7feb43580380_0;
L_0x7feb435982d0 .cmp/eq 10, L_0x7feb43598150, L_0x106b9c878;
L_0x7feb43598530 .reduce/nor L_0x7feb43597500;
L_0x7feb43598770 .arith/sub 10, v0x7feb43580380_0, v0x7feb43580410_0;
L_0x7feb435988f0 .cmp/eq 10, L_0x7feb43598770, L_0x106b9c878;
L_0x7feb43598b40 .array/port v0x7feb43580050, L_0x7feb43598be0;
L_0x7feb43598be0 .concat [ 10 2 0 0], v0x7feb43580380_0, L_0x106b9c8c0;
S_0x7feb43583d90 .scope module, "ram0" "ram" 4 60, 11 5 0, S_0x7feb435743b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7feb435754a0 .param/l "ADDR_WIDTH" 0 11 7, +C4<00000000000000000000000000010001>;
L_0x7feb43592090 .functor NOT 1, L_0x7feb43592420, C4<0>, C4<0>, C4<0>;
v0x7feb43584cc0_0 .net *"_s0", 0 0, L_0x7feb43592090;  1 drivers
L_0x106b9c0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7feb43584d50_0 .net/2u *"_s2", 0 0, L_0x106b9c0e0;  1 drivers
L_0x106b9c128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7feb43584de0_0 .net/2u *"_s6", 7 0, L_0x106b9c128;  1 drivers
v0x7feb43584e80_0 .net "a_in", 16 0, L_0x7feb43592830;  alias, 1 drivers
v0x7feb43584f40_0 .net "clk_in", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43585010_0 .net "d_in", 7 0, L_0x7feb4359a160;  alias, 1 drivers
v0x7feb435850a0_0 .net "d_out", 7 0, L_0x7feb43592300;  alias, 1 drivers
v0x7feb43585140_0 .net "en_in", 0 0, L_0x7feb43592690;  alias, 1 drivers
v0x7feb435851e0_0 .net "r_nw_in", 0 0, L_0x7feb43592420;  1 drivers
v0x7feb43585300_0 .net "ram_bram_dout", 7 0, L_0x7feb43591fa0;  1 drivers
v0x7feb435853c0_0 .net "ram_bram_we", 0 0, L_0x7feb43592120;  1 drivers
L_0x7feb43592120 .functor MUXZ 1, L_0x106b9c0e0, L_0x7feb43592090, L_0x7feb43592690, C4<>;
L_0x7feb43592300 .functor MUXZ 8, L_0x106b9c128, L_0x7feb43591fa0, L_0x7feb43592690, C4<>;
S_0x7feb435840a0 .scope module, "ram_bram" "single_port_ram_sync" 11 22, 2 62 0, S_0x7feb43583d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7feb43583f40 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7feb43583f80 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7feb43591fa0 .functor BUFZ 8, L_0x7feb43591dc0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7feb435843c0_0 .net *"_s0", 7 0, L_0x7feb43591dc0;  1 drivers
v0x7feb43584470_0 .net *"_s2", 18 0, L_0x7feb43591e60;  1 drivers
L_0x106b9c098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7feb43584520_0 .net *"_s5", 1 0, L_0x106b9c098;  1 drivers
v0x7feb435845e0_0 .net "addr_a", 16 0, L_0x7feb43592830;  alias, 1 drivers
v0x7feb43584690_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43584860_0 .net "din_a", 7 0, L_0x7feb4359a160;  alias, 1 drivers
v0x7feb435848f0_0 .net "dout_a", 7 0, L_0x7feb43591fa0;  alias, 1 drivers
v0x7feb435849a0_0 .var/i "i", 31 0;
v0x7feb43584a50_0 .var "q_addr_a", 16 0;
v0x7feb43584b00 .array "ram", 0 131071, 7 0;
v0x7feb43584ba0_0 .net "we", 0 0, L_0x7feb43592120;  alias, 1 drivers
L_0x7feb43591dc0 .array/port v0x7feb43584b00, L_0x7feb43591e60;
L_0x7feb43591e60 .concat [ 17 2 0 0], v0x7feb43584a50_0, L_0x106b9c098;
S_0x7feb435854a0 .scope module, "risc0" "risc" 4 97, 12 13 0, S_0x7feb435743b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "rom_rn"
    .port_info 3 /OUTPUT 8 "rom_wn"
    .port_info 4 /OUTPUT 32 "rom_a"
    .port_info 5 /OUTPUT 1 "rom_wr"
v0x7feb4358cfd0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4358d070_0 .net "ex_n1", 31 0, v0x7feb43588460_0;  1 drivers
v0x7feb4358d110_0 .net "ex_n2", 31 0, v0x7feb43588520_0;  1 drivers
v0x7feb4358d1e0_0 .net "ex_sst", 0 0, v0x7feb435885f0_0;  1 drivers
v0x7feb4358d2b0_0 .net "ex_st", 2 0, v0x7feb435886a0_0;  1 drivers
v0x7feb4358d3c0_0 .net "ex_t", 6 0, v0x7feb43588770_0;  1 drivers
v0x7feb4358d490_0 .net "ex_wa", 4 0, v0x7feb43588800_0;  1 drivers
v0x7feb4358d520_0 .net "ex_wa_o", 4 0, v0x7feb43586220_0;  1 drivers
v0x7feb4358d5f0_0 .net "ex_we", 0 0, v0x7feb435888b0_0;  1 drivers
v0x7feb4358d700_0 .net "ex_we_o", 0 0, v0x7feb43586370_0;  1 drivers
v0x7feb4358d7d0_0 .net "ex_wn_o", 31 0, v0x7feb43586410_0;  1 drivers
v0x7feb4358d8a0_0 .net "id_is", 31 0, v0x7feb43589a80_0;  1 drivers
v0x7feb4358d970_0 .net "id_n1", 31 0, v0x7feb43587430_0;  1 drivers
v0x7feb4358da40_0 .net "id_n2", 31 0, v0x7feb435874f0_0;  1 drivers
v0x7feb4358db10_0 .net "id_pc", 31 0, v0x7feb43589b30_0;  1 drivers
v0x7feb4358dbe0_0 .net "id_sst", 0 0, v0x7feb43587b80_0;  1 drivers
v0x7feb4358dcb0_0 .net "id_st", 2 0, v0x7feb43587c20_0;  1 drivers
v0x7feb4358de40_0 .net "id_t", 6 0, v0x7feb43587cd0_0;  1 drivers
v0x7feb4358ded0_0 .net "id_wa", 4 0, v0x7feb43587d80_0;  1 drivers
v0x7feb4358df60_0 .net "id_we", 0 0, v0x7feb43587e30_0;  1 drivers
v0x7feb4358e030_0 .net "if_is", 31 0, v0x7feb43589440_0;  1 drivers
v0x7feb4358e100_0 .net "if_pc", 31 0, v0x7feb435895a0_0;  1 drivers
v0x7feb4358e1d0_0 .net "mct_ok", 0 0, v0x7feb4358a450_0;  1 drivers
v0x7feb4358e2a0_0 .net "mct_rn", 31 0, v0x7feb4358a5c0_0;  1 drivers
o0x106b6ffe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7feb4358e370_0 .net "mct_wn", 31 0, o0x106b6ffe8;  0 drivers
o0x106b70018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7feb4358e400_0 .net "mct_wr", 0 0, o0x106b70018;  0 drivers
v0x7feb4358e490_0 .net "mm_wa", 4 0, v0x7feb43586ad0_0;  1 drivers
v0x7feb4358e560_0 .net "mm_wa_o", 4 0, v0x7feb4358b010_0;  1 drivers
v0x7feb4358e630_0 .net "mm_we", 0 0, v0x7feb43586ba0_0;  1 drivers
v0x7feb4358e700_0 .net "mm_we_o", 0 0, v0x7feb4358b170_0;  1 drivers
v0x7feb4358e7d0_0 .net "mm_wn", 31 0, v0x7feb43586c30_0;  1 drivers
v0x7feb4358e860_0 .net "mm_wn_o", 31 0, v0x7feb4358b2b0_0;  1 drivers
v0x7feb4358e930_0 .net "ra1", 4 0, v0x7feb43587690_0;  1 drivers
v0x7feb4358dd80_0 .net "ra2", 4 0, v0x7feb43587740_0;  1 drivers
v0x7feb4358ec00_0 .net "re1", 0 0, v0x7feb435877f0_0;  1 drivers
v0x7feb4358ecd0_0 .net "re2", 0 0, v0x7feb43587890_0;  1 drivers
v0x7feb4358eda0_0 .net "rn1", 31 0, v0x7feb4358cac0_0;  1 drivers
v0x7feb4358ee30_0 .net "rn2", 31 0, v0x7feb4358cb70_0;  1 drivers
v0x7feb4358ef00_0 .net "rom_a", 31 0, v0x7feb4358a190_0;  alias, 1 drivers
v0x7feb4358ef90_0 .net "rom_rn", 7 0, L_0x7feb4359a300;  alias, 1 drivers
v0x7feb4358f020_0 .net "rom_wn", 7 0, v0x7feb4358a520_0;  alias, 1 drivers
v0x7feb4358f0b0_0 .net "rom_wr", 0 0, v0x7feb4358a8d0_0;  alias, 1 drivers
v0x7feb4358f140_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4358f1d0_0 .net "wb_wa", 4 0, v0x7feb43585e80_0;  1 drivers
v0x7feb4358f2a0_0 .net "wb_we", 0 0, v0x7feb4358bc60_0;  1 drivers
v0x7feb4358f370_0 .net "wb_wn", 31 0, v0x7feb4358bcf0_0;  1 drivers
S_0x7feb43585700 .scope module, "ex0" "ex" 12 132, 13 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 7 "t"
    .port_info 3 /INPUT 3 "st"
    .port_info 4 /INPUT 1 "sst"
    .port_info 5 /INPUT 32 "n1"
    .port_info 6 /INPUT 32 "n2"
    .port_info 7 /INPUT 5 "wa"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /OUTPUT 5 "wa_o"
    .port_info 10 /OUTPUT 1 "we_o"
    .port_info 11 /OUTPUT 32 "wn_o"
v0x7feb43585af0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43585b90_0 .net "n1", 31 0, v0x7feb43588460_0;  alias, 1 drivers
v0x7feb43585c40_0 .net "n2", 31 0, v0x7feb43588520_0;  alias, 1 drivers
v0x7feb43585d00_0 .var "res", 31 0;
v0x7feb43585db0_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb43585f80_0 .net "sst", 0 0, v0x7feb435885f0_0;  alias, 1 drivers
v0x7feb43586010_0 .net "st", 2 0, v0x7feb435886a0_0;  alias, 1 drivers
v0x7feb435860c0_0 .net "t", 6 0, v0x7feb43588770_0;  alias, 1 drivers
v0x7feb43586170_0 .net "wa", 4 0, v0x7feb43588800_0;  alias, 1 drivers
v0x7feb43586220_0 .var "wa_o", 4 0;
v0x7feb435862d0_0 .net "we", 0 0, v0x7feb435888b0_0;  alias, 1 drivers
v0x7feb43586370_0 .var "we_o", 0 0;
v0x7feb43586410_0 .var "wn_o", 31 0;
E_0x7feb43585a30 .event edge, v0x7feb43586170_0, v0x7feb435862d0_0, v0x7feb435860c0_0, v0x7feb43585d00_0;
E_0x7feb43585a90/0 .event edge, v0x7feb43577820_0, v0x7feb435860c0_0, v0x7feb43586010_0, v0x7feb43585f80_0;
E_0x7feb43585a90/1 .event edge, v0x7feb43585b90_0, v0x7feb43585c40_0;
E_0x7feb43585a90 .event/or E_0x7feb43585a90/0, E_0x7feb43585a90/1;
S_0x7feb435865e0 .scope module, "ex_mm0" "ex_mm" 12 141, 14 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wa"
    .port_info 3 /INPUT 1 "ex_we"
    .port_info 4 /INPUT 32 "ex_wn"
    .port_info 5 /OUTPUT 5 "mm_wa"
    .port_info 6 /OUTPUT 1 "mm_we"
    .port_info 7 /OUTPUT 32 "mm_wn"
v0x7feb43586850_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb435868e0_0 .net "ex_wa", 4 0, v0x7feb43586220_0;  alias, 1 drivers
v0x7feb43586970_0 .net "ex_we", 0 0, v0x7feb43586370_0;  alias, 1 drivers
v0x7feb43586a40_0 .net "ex_wn", 31 0, v0x7feb43586410_0;  alias, 1 drivers
v0x7feb43586ad0_0 .var "mm_wa", 4 0;
v0x7feb43586ba0_0 .var "mm_we", 0 0;
v0x7feb43586c30_0 .var "mm_wn", 31 0;
v0x7feb43586ce0_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
S_0x7feb43586e30 .scope module, "id0" "id" 12 101, 15 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "rn1"
    .port_info 4 /INPUT 32 "rn2"
    .port_info 5 /OUTPUT 1 "re1"
    .port_info 6 /OUTPUT 1 "re2"
    .port_info 7 /OUTPUT 5 "ra1"
    .port_info 8 /OUTPUT 5 "ra2"
    .port_info 9 /OUTPUT 7 "t"
    .port_info 10 /OUTPUT 3 "st"
    .port_info 11 /OUTPUT 1 "sst"
    .port_info 12 /OUTPUT 32 "out1"
    .port_info 13 /OUTPUT 32 "out2"
    .port_info 14 /OUTPUT 5 "wa"
    .port_info 15 /OUTPUT 1 "we"
v0x7feb435872e0_0 .var "imm", 31 0;
v0x7feb43587380_0 .net "is", 31 0, v0x7feb43589a80_0;  alias, 1 drivers
v0x7feb43587430_0 .var "out1", 31 0;
v0x7feb435874f0_0 .var "out2", 31 0;
v0x7feb435875a0_0 .net "pc", 31 0, v0x7feb43589b30_0;  alias, 1 drivers
v0x7feb43587690_0 .var "ra1", 4 0;
v0x7feb43587740_0 .var "ra2", 4 0;
v0x7feb435877f0_0 .var "re1", 0 0;
v0x7feb43587890_0 .var "re2", 0 0;
v0x7feb435879a0_0 .net "rn1", 31 0, v0x7feb4358cac0_0;  alias, 1 drivers
v0x7feb43587a40_0 .net "rn2", 31 0, v0x7feb4358cb70_0;  alias, 1 drivers
v0x7feb43587af0_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb43587b80_0 .var "sst", 0 0;
v0x7feb43587c20_0 .var "st", 2 0;
v0x7feb43587cd0_0 .var "t", 6 0;
v0x7feb43587d80_0 .var "wa", 4 0;
v0x7feb43587e30_0 .var "we", 0 0;
E_0x7feb435858b0 .event edge, v0x7feb43577820_0, v0x7feb43587890_0, v0x7feb435879a0_0, v0x7feb435872e0_0;
E_0x7feb43587200/0 .event edge, v0x7feb43577820_0, v0x7feb435877f0_0, v0x7feb435879a0_0, v0x7feb43587430_0;
E_0x7feb43587200/1 .event edge, v0x7feb435872e0_0;
E_0x7feb43587200 .event/or E_0x7feb43587200/0, E_0x7feb43587200/1;
E_0x7feb43587260/0 .event edge, v0x7feb43577820_0, v0x7feb43587380_0, v0x7feb43587690_0, v0x7feb43587cd0_0;
E_0x7feb43587260/1 .event edge, v0x7feb43587c20_0;
E_0x7feb43587260 .event/or E_0x7feb43587260/0, E_0x7feb43587260/1;
S_0x7feb43588090 .scope module, "id_ex0" "id_ex" 12 122, 16 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 7 "id_t"
    .port_info 3 /INPUT 3 "id_st"
    .port_info 4 /INPUT 1 "id_sst"
    .port_info 5 /INPUT 32 "id_n1"
    .port_info 6 /INPUT 32 "id_n2"
    .port_info 7 /INPUT 5 "id_wa"
    .port_info 8 /INPUT 1 "id_we"
    .port_info 9 /OUTPUT 7 "ex_t"
    .port_info 10 /OUTPUT 3 "ex_st"
    .port_info 11 /OUTPUT 1 "ex_sst"
    .port_info 12 /OUTPUT 32 "ex_n1"
    .port_info 13 /OUTPUT 32 "ex_n2"
    .port_info 14 /OUTPUT 5 "ex_wa"
    .port_info 15 /OUTPUT 1 "ex_we"
v0x7feb435883c0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43588460_0 .var "ex_n1", 31 0;
v0x7feb43588520_0 .var "ex_n2", 31 0;
v0x7feb435885f0_0 .var "ex_sst", 0 0;
v0x7feb435886a0_0 .var "ex_st", 2 0;
v0x7feb43588770_0 .var "ex_t", 6 0;
v0x7feb43588800_0 .var "ex_wa", 4 0;
v0x7feb435888b0_0 .var "ex_we", 0 0;
v0x7feb43588960_0 .net "id_n1", 31 0, v0x7feb43587430_0;  alias, 1 drivers
v0x7feb43588a90_0 .net "id_n2", 31 0, v0x7feb435874f0_0;  alias, 1 drivers
v0x7feb43588b20_0 .net "id_sst", 0 0, v0x7feb43587b80_0;  alias, 1 drivers
v0x7feb43588bb0_0 .net "id_st", 2 0, v0x7feb43587c20_0;  alias, 1 drivers
v0x7feb43588c60_0 .net "id_t", 6 0, v0x7feb43587cd0_0;  alias, 1 drivers
v0x7feb43588d10_0 .net "id_wa", 4 0, v0x7feb43587d80_0;  alias, 1 drivers
v0x7feb43588dc0_0 .net "id_we", 0 0, v0x7feb43587e30_0;  alias, 1 drivers
v0x7feb43588e70_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
S_0x7feb43589040 .scope module, "if0" "inf" 12 85, 17 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ok"
    .port_info 3 /INPUT 32 "dt"
    .port_info 4 /OUTPUT 32 "pc"
    .port_info 5 /OUTPUT 32 "is"
v0x7feb435892f0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43589390_0 .net "dt", 31 0, v0x7feb4358a5c0_0;  alias, 1 drivers
v0x7feb43589440_0 .var "is", 31 0;
v0x7feb43589500_0 .net "ok", 0 0, v0x7feb4358a450_0;  alias, 1 drivers
v0x7feb435895a0_0 .var "pc", 31 0;
v0x7feb43589690_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
E_0x7feb43587010 .event edge, v0x7feb43577820_0, v0x7feb43589500_0, v0x7feb435895a0_0, v0x7feb43589390_0;
E_0x7feb435892c0 .event edge, v0x7feb43577820_0;
S_0x7feb435897b0 .scope module, "if_id0" "if_id" 12 93, 18 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_pc"
    .port_info 1 /INPUT 32 "if_is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_is"
v0x7feb435899f0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43589a80_0 .var "id_is", 31 0;
v0x7feb43589b30_0 .var "id_pc", 31 0;
v0x7feb43589c00_0 .net "if_is", 31 0, v0x7feb43589440_0;  alias, 1 drivers
v0x7feb43589cb0_0 .net "if_pc", 31 0, v0x7feb435895a0_0;  alias, 1 drivers
v0x7feb43589d80_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
S_0x7feb43589e80 .scope module, "mct0" "mct" 12 75, 19 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 32 "wn_i"
    .port_info 4 /INPUT 8 "in"
    .port_info 5 /OUTPUT 1 "ok"
    .port_info 6 /OUTPUT 8 "out"
    .port_info 7 /OUTPUT 32 "rn_o"
    .port_info 8 /OUTPUT 32 "ad_o"
    .port_info 9 /OUTPUT 1 "wr_o"
v0x7feb4358a190_0 .var "ad_o", 31 0;
v0x7feb4358a250_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4358a2f0_0 .var "cu", 1 0;
v0x7feb4358a3a0_0 .net "in", 7 0, L_0x7feb4359a300;  alias, 1 drivers
v0x7feb4358a450_0 .var "ok", 0 0;
v0x7feb4358a520_0 .var "out", 7 0;
v0x7feb4358a5c0_0 .var "rn_o", 31 0;
v0x7feb4358a680_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4358a710_0 .net "wn_i", 31 0, o0x106b6ffe8;  alias, 0 drivers
v0x7feb4358a830_0 .net "wr", 0 0, o0x106b70018;  alias, 0 drivers
v0x7feb4358a8d0_0 .var "wr_o", 0 0;
E_0x7feb43586fe0 .event negedge, v0x7feb43576cc0_0;
S_0x7feb4358aa60 .scope module, "mm0" "mm" 12 148, 20 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "wa"
    .port_info 4 /INPUT 32 "wn"
    .port_info 5 /OUTPUT 1 "we_o"
    .port_info 6 /OUTPUT 5 "wa_o"
    .port_info 7 /OUTPUT 32 "wn_o"
v0x7feb4358ace0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb43584760_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4358af80_0 .net "wa", 4 0, v0x7feb43586ad0_0;  alias, 1 drivers
v0x7feb4358b010_0 .var "wa_o", 4 0;
v0x7feb4358b0a0_0 .net "we", 0 0, v0x7feb43586ba0_0;  alias, 1 drivers
v0x7feb4358b170_0 .var "we_o", 0 0;
v0x7feb4358b200_0 .net "wn", 31 0, v0x7feb43586c30_0;  alias, 1 drivers
v0x7feb4358b2b0_0 .var "wn_o", 31 0;
E_0x7feb4358ac80 .event edge, v0x7feb43577820_0, v0x7feb43586ba0_0, v0x7feb43586ad0_0, v0x7feb43586c30_0;
S_0x7feb4358b400 .scope module, "mm_wb0" "mm_wb" 12 155, 21 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "mm_we"
    .port_info 3 /INPUT 5 "mm_wa"
    .port_info 4 /INPUT 32 "mm_wn"
    .port_info 5 /OUTPUT 1 "wb_we"
    .port_info 6 /OUTPUT 5 "wb_wa"
    .port_info 7 /OUTPUT 32 "wb_wn"
v0x7feb4358b6f0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4358b780_0 .net "mm_wa", 4 0, v0x7feb4358b010_0;  alias, 1 drivers
v0x7feb4358b810_0 .net "mm_we", 0 0, v0x7feb4358b170_0;  alias, 1 drivers
v0x7feb4358b8e0_0 .net "mm_wn", 31 0, v0x7feb4358b2b0_0;  alias, 1 drivers
v0x7feb4358b990_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb43585e80_0 .var "wb_wa", 4 0;
v0x7feb4358bc60_0 .var "wb_we", 0 0;
v0x7feb4358bcf0_0 .var "wb_wn", 31 0;
S_0x7feb4358bdf0 .scope module, "regfile0" "regfile" 12 114, 22 1 0, S_0x7feb435854a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "wa"
    .port_info 3 /INPUT 32 "wn"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "ra1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rn1"
    .port_info 8 /INPUT 5 "ra2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rn2"
v0x7feb4358c3d0_0 .net "clk", 0 0, L_0x7feb43591d10;  alias, 1 drivers
v0x7feb4358c460 .array "r", 0 31, 31 0;
v0x7feb4358c7c0_0 .net "ra1", 4 0, v0x7feb43587690_0;  alias, 1 drivers
v0x7feb4358c890_0 .net "ra2", 4 0, v0x7feb43587740_0;  alias, 1 drivers
v0x7feb4358c940_0 .net "re1", 0 0, v0x7feb435877f0_0;  alias, 1 drivers
v0x7feb4358ca10_0 .net "re2", 0 0, v0x7feb43587890_0;  alias, 1 drivers
v0x7feb4358cac0_0 .var "rn1", 31 0;
v0x7feb4358cb70_0 .var "rn2", 31 0;
v0x7feb4358cc20_0 .net "rst", 0 0, v0x7feb43591490_0;  alias, 1 drivers
v0x7feb4358cd30_0 .net "wa", 4 0, v0x7feb43585e80_0;  alias, 1 drivers
v0x7feb4358cde0_0 .net "we", 0 0, v0x7feb4358bc60_0;  alias, 1 drivers
v0x7feb4358ce70_0 .net "wn", 31 0, v0x7feb4358bcf0_0;  alias, 1 drivers
E_0x7feb4358c110/0 .event edge, v0x7feb43577820_0, v0x7feb43587890_0, v0x7feb43587740_0, v0x7feb43585e80_0;
v0x7feb4358c460_0 .array/port v0x7feb4358c460, 0;
v0x7feb4358c460_1 .array/port v0x7feb4358c460, 1;
v0x7feb4358c460_2 .array/port v0x7feb4358c460, 2;
E_0x7feb4358c110/1 .event edge, v0x7feb4358bcf0_0, v0x7feb4358c460_0, v0x7feb4358c460_1, v0x7feb4358c460_2;
v0x7feb4358c460_3 .array/port v0x7feb4358c460, 3;
v0x7feb4358c460_4 .array/port v0x7feb4358c460, 4;
v0x7feb4358c460_5 .array/port v0x7feb4358c460, 5;
v0x7feb4358c460_6 .array/port v0x7feb4358c460, 6;
E_0x7feb4358c110/2 .event edge, v0x7feb4358c460_3, v0x7feb4358c460_4, v0x7feb4358c460_5, v0x7feb4358c460_6;
v0x7feb4358c460_7 .array/port v0x7feb4358c460, 7;
v0x7feb4358c460_8 .array/port v0x7feb4358c460, 8;
v0x7feb4358c460_9 .array/port v0x7feb4358c460, 9;
v0x7feb4358c460_10 .array/port v0x7feb4358c460, 10;
E_0x7feb4358c110/3 .event edge, v0x7feb4358c460_7, v0x7feb4358c460_8, v0x7feb4358c460_9, v0x7feb4358c460_10;
v0x7feb4358c460_11 .array/port v0x7feb4358c460, 11;
v0x7feb4358c460_12 .array/port v0x7feb4358c460, 12;
v0x7feb4358c460_13 .array/port v0x7feb4358c460, 13;
v0x7feb4358c460_14 .array/port v0x7feb4358c460, 14;
E_0x7feb4358c110/4 .event edge, v0x7feb4358c460_11, v0x7feb4358c460_12, v0x7feb4358c460_13, v0x7feb4358c460_14;
v0x7feb4358c460_15 .array/port v0x7feb4358c460, 15;
v0x7feb4358c460_16 .array/port v0x7feb4358c460, 16;
v0x7feb4358c460_17 .array/port v0x7feb4358c460, 17;
v0x7feb4358c460_18 .array/port v0x7feb4358c460, 18;
E_0x7feb4358c110/5 .event edge, v0x7feb4358c460_15, v0x7feb4358c460_16, v0x7feb4358c460_17, v0x7feb4358c460_18;
v0x7feb4358c460_19 .array/port v0x7feb4358c460, 19;
v0x7feb4358c460_20 .array/port v0x7feb4358c460, 20;
v0x7feb4358c460_21 .array/port v0x7feb4358c460, 21;
v0x7feb4358c460_22 .array/port v0x7feb4358c460, 22;
E_0x7feb4358c110/6 .event edge, v0x7feb4358c460_19, v0x7feb4358c460_20, v0x7feb4358c460_21, v0x7feb4358c460_22;
v0x7feb4358c460_23 .array/port v0x7feb4358c460, 23;
v0x7feb4358c460_24 .array/port v0x7feb4358c460, 24;
v0x7feb4358c460_25 .array/port v0x7feb4358c460, 25;
v0x7feb4358c460_26 .array/port v0x7feb4358c460, 26;
E_0x7feb4358c110/7 .event edge, v0x7feb4358c460_23, v0x7feb4358c460_24, v0x7feb4358c460_25, v0x7feb4358c460_26;
v0x7feb4358c460_27 .array/port v0x7feb4358c460, 27;
v0x7feb4358c460_28 .array/port v0x7feb4358c460, 28;
v0x7feb4358c460_29 .array/port v0x7feb4358c460, 29;
v0x7feb4358c460_30 .array/port v0x7feb4358c460, 30;
E_0x7feb4358c110/8 .event edge, v0x7feb4358c460_27, v0x7feb4358c460_28, v0x7feb4358c460_29, v0x7feb4358c460_30;
v0x7feb4358c460_31 .array/port v0x7feb4358c460, 31;
E_0x7feb4358c110/9 .event edge, v0x7feb4358c460_31;
E_0x7feb4358c110 .event/or E_0x7feb4358c110/0, E_0x7feb4358c110/1, E_0x7feb4358c110/2, E_0x7feb4358c110/3, E_0x7feb4358c110/4, E_0x7feb4358c110/5, E_0x7feb4358c110/6, E_0x7feb4358c110/7, E_0x7feb4358c110/8, E_0x7feb4358c110/9;
E_0x7feb4358c270/0 .event edge, v0x7feb43577820_0, v0x7feb435877f0_0, v0x7feb43587690_0, v0x7feb43585e80_0;
E_0x7feb4358c270/1 .event edge, v0x7feb4358bcf0_0, v0x7feb4358c460_0, v0x7feb4358c460_1, v0x7feb4358c460_2;
E_0x7feb4358c270/2 .event edge, v0x7feb4358c460_3, v0x7feb4358c460_4, v0x7feb4358c460_5, v0x7feb4358c460_6;
E_0x7feb4358c270/3 .event edge, v0x7feb4358c460_7, v0x7feb4358c460_8, v0x7feb4358c460_9, v0x7feb4358c460_10;
E_0x7feb4358c270/4 .event edge, v0x7feb4358c460_11, v0x7feb4358c460_12, v0x7feb4358c460_13, v0x7feb4358c460_14;
E_0x7feb4358c270/5 .event edge, v0x7feb4358c460_15, v0x7feb4358c460_16, v0x7feb4358c460_17, v0x7feb4358c460_18;
E_0x7feb4358c270/6 .event edge, v0x7feb4358c460_19, v0x7feb4358c460_20, v0x7feb4358c460_21, v0x7feb4358c460_22;
E_0x7feb4358c270/7 .event edge, v0x7feb4358c460_23, v0x7feb4358c460_24, v0x7feb4358c460_25, v0x7feb4358c460_26;
E_0x7feb4358c270/8 .event edge, v0x7feb4358c460_27, v0x7feb4358c460_28, v0x7feb4358c460_29, v0x7feb4358c460_30;
E_0x7feb4358c270/9 .event edge, v0x7feb4358c460_31;
E_0x7feb4358c270 .event/or E_0x7feb4358c270/0, E_0x7feb4358c270/1, E_0x7feb4358c270/2, E_0x7feb4358c270/3, E_0x7feb4358c270/4, E_0x7feb4358c270/5, E_0x7feb4358c270/6, E_0x7feb4358c270/7, E_0x7feb4358c270/8, E_0x7feb4358c270/9;
    .scope S_0x7feb43565890;
T_0 ;
    %wait E_0x7feb4351ee20;
    %load/vec4 v0x7feb435742a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7feb43573ea0_0;
    %load/vec4 v0x7feb43573c30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb43574200, 0, 4;
T_0.0 ;
    %load/vec4 v0x7feb43573c30_0;
    %assign/vec4 v0x7feb435740a0_0, 0;
    %load/vec4 v0x7feb43573ce0_0;
    %assign/vec4 v0x7feb43574150_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7feb435840a0;
T_1 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43584ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7feb43584860_0;
    %load/vec4 v0x7feb435845e0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb43584b00, 0, 4;
T_1.0 ;
    %load/vec4 v0x7feb435845e0_0;
    %assign/vec4 v0x7feb43584a50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7feb435840a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb435849a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7feb435849a0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7feb435849a0_0;
    %store/vec4a v0x7feb43584b00, 4, 0;
    %load/vec4 v0x7feb435849a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feb435849a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 94 "$readmemb", "test.data", v0x7feb43584b00 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7feb43589e80;
T_3 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb4358a680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feb4358a2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb4358a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4358a8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb4358a190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4358a450_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7feb43589e80;
T_4 ;
    %wait E_0x7feb43586fe0;
    %load/vec4 v0x7feb4358a680_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4358a450_0, 0;
    %load/vec4 v0x7feb4358a190_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7feb4358a190_0, 0;
    %load/vec4 v0x7feb4358a2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7feb4358a3a0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feb4358a5c0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7feb4358a2f0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7feb4358a3a0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feb4358a5c0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7feb4358a2f0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7feb4358a3a0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feb4358a5c0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7feb4358a2f0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x7feb4358a3a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7feb4358a5c0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feb4358a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb4358a450_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7feb43589040;
T_5 ;
    %wait E_0x7feb435892c0;
    %load/vec4 v0x7feb43589690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb435895a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43589440_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7feb43589040;
T_6 ;
    %wait E_0x7feb43587010;
    %load/vec4 v0x7feb43589690_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7feb43589500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7feb435895a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7feb435895a0_0, 0, 32;
    %load/vec4 v0x7feb43589390_0;
    %store/vec4 v0x7feb43589440_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43589440_0, 0, 32;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7feb435897b0;
T_7 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43589d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb43589b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb43589a80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7feb43589cb0_0;
    %assign/vec4 v0x7feb43589b30_0, 0;
    %load/vec4 v0x7feb43589c00_0;
    %assign/vec4 v0x7feb43589a80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7feb43586e30;
T_8 ;
    %wait E_0x7feb43587260;
    %load/vec4 v0x7feb43587af0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7feb43587380_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb435877f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43587890_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb43587690_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb43587740_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7feb43587cd0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feb43587c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43587b80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43587430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb435874f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb43587d80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43587e30_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7feb43587cd0_0, 0, 7;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7feb43587c20_0, 0, 3;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x7feb43587b80_0, 0, 1;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7feb43587690_0, 0, 5;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7feb43587740_0, 0, 5;
    %vpi_call 15 47 "$display", "ra1 %d %h %h", v0x7feb43587690_0, &PV<v0x7feb43587380_0, 15, 5>, v0x7feb43587380_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb435872e0_0, 0, 32;
    %load/vec4 v0x7feb43587cd0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7feb43587d80_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43587e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435877f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43587890_0, 0, 1;
    %load/vec4 v0x7feb43587c20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb435872e0_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb435872e0_0, 0, 32;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x7feb43587380_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb435872e0_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7feb43586e30;
T_9 ;
    %wait E_0x7feb43587200;
    %load/vec4 v0x7feb43587af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43587430_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7feb435877f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7feb435879a0_0;
    %store/vec4 v0x7feb43587430_0, 0, 32;
    %vpi_call 15 78 "$display", "out now %d", v0x7feb43587430_0 {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7feb435877f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7feb435872e0_0;
    %store/vec4 v0x7feb43587430_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43587430_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7feb43586e30;
T_10 ;
    %wait E_0x7feb435858b0;
    %load/vec4 v0x7feb43587af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb435874f0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7feb43587890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7feb435879a0_0;
    %store/vec4 v0x7feb435874f0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7feb43587890_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7feb435872e0_0;
    %store/vec4 v0x7feb435874f0_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb435874f0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7feb4358bdf0;
T_11 ;
    %wait E_0x7feb43575c40;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7feb4358c460, 4, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7feb4358bdf0;
T_12 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb4358cc20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feb4358cde0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7feb4358cd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7feb4358ce70_0;
    %load/vec4 v0x7feb4358cd30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb4358c460, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7feb4358bdf0;
T_13 ;
    %wait E_0x7feb4358c270;
    %load/vec4 v0x7feb4358cc20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feb4358c940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7feb4358c7c0_0;
    %load/vec4 v0x7feb4358cd30_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7feb4358ce70_0;
    %store/vec4 v0x7feb4358cac0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7feb4358c7c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feb4358c460, 4;
    %store/vec4 v0x7feb4358cac0_0, 0, 32;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb4358cac0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7feb4358bdf0;
T_14 ;
    %wait E_0x7feb4358c110;
    %load/vec4 v0x7feb4358cc20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7feb4358ca10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7feb4358c890_0;
    %load/vec4 v0x7feb4358cd30_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7feb4358ce70_0;
    %store/vec4 v0x7feb4358cb70_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7feb4358c890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7feb4358c460, 4;
    %store/vec4 v0x7feb4358cb70_0, 0, 32;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb4358cb70_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7feb43588090;
T_15 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43588e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7feb43588770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb435886a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb435885f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb43588460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb43588520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feb43588800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb435888b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 16 34 "$display", "- id %d %d", v0x7feb43588960_0, v0x7feb43588a90_0 {0 0 0};
    %load/vec4 v0x7feb43588c60_0;
    %assign/vec4 v0x7feb43588770_0, 0;
    %load/vec4 v0x7feb43588bb0_0;
    %assign/vec4 v0x7feb435886a0_0, 0;
    %load/vec4 v0x7feb43588b20_0;
    %assign/vec4 v0x7feb435885f0_0, 0;
    %load/vec4 v0x7feb43588960_0;
    %assign/vec4 v0x7feb43588460_0, 0;
    %load/vec4 v0x7feb43588a90_0;
    %assign/vec4 v0x7feb43588520_0, 0;
    %load/vec4 v0x7feb43588d10_0;
    %assign/vec4 v0x7feb43588800_0, 0;
    %load/vec4 v0x7feb43588dc0_0;
    %assign/vec4 v0x7feb435888b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7feb43585700;
T_16 ;
    %wait E_0x7feb43585a90;
    %load/vec4 v0x7feb43585db0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7feb435860c0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 13 23 "$display", "%h t %h st %h sst %h", 7'b0010011, v0x7feb435860c0_0, v0x7feb43586010_0, v0x7feb43585f80_0 {0 0 0};
    %load/vec4 v0x7feb435860c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7feb43586010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %jmp T_16.13;
T_16.5 ;
    %load/vec4 v0x7feb43585b90_0;
    %load/vec4 v0x7feb43585c40_0;
    %add;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.6 ;
    %load/vec4 v0x7feb43585b90_0;
    %ix/getv 4, v0x7feb43585c40_0;
    %shiftr 4;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.7 ;
    %load/vec4 v0x7feb43585b90_0;
    %load/vec4 v0x7feb43585c40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.15, 8;
T_16.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.15, 8;
 ; End of false expr.
    %blend;
T_16.15;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.8 ;
    %load/vec4 v0x7feb43585b90_0;
    %load/vec4 v0x7feb43585c40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.17, 8;
T_16.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.17, 8;
 ; End of false expr.
    %blend;
T_16.17;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.9 ;
    %load/vec4 v0x7feb43585b90_0;
    %load/vec4 v0x7feb43585c40_0;
    %xor;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.10 ;
    %load/vec4 v0x7feb43585b90_0;
    %load/vec4 v0x7feb43585c40_0;
    %or;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.11 ;
    %load/vec4 v0x7feb43585b90_0;
    %load/vec4 v0x7feb43585c40_0;
    %and;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x7feb43585f80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.18, 4;
    %load/vec4 v0x7feb43585b90_0;
    %ix/getv 4, v0x7feb43585c40_0;
    %shiftl 4;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
    %jmp T_16.19;
T_16.18 ;
    %load/vec4 v0x7feb43585b90_0;
    %ix/getv 4, v0x7feb43585c40_0;
    %shiftl 4;
    %store/vec4 v0x7feb43585d00_0, 0, 32;
T_16.19 ;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7feb43585700;
T_17 ;
    %wait E_0x7feb43585a30;
    %load/vec4 v0x7feb43586170_0;
    %store/vec4 v0x7feb43586220_0, 0, 5;
    %load/vec4 v0x7feb435862d0_0;
    %store/vec4 v0x7feb43586370_0, 0, 1;
    %load/vec4 v0x7feb435860c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb43586410_0, 0, 32;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x7feb43585d00_0;
    %store/vec4 v0x7feb43586410_0, 0, 32;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7feb435865e0;
T_18 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43586ce0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feb43586ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb43586ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb43586c30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 14 18 "$display", "ex_wn %d", v0x7feb43586a40_0 {0 0 0};
    %load/vec4 v0x7feb435868e0_0;
    %assign/vec4 v0x7feb43586ad0_0, 0;
    %load/vec4 v0x7feb43586970_0;
    %assign/vec4 v0x7feb43586ba0_0, 0;
    %load/vec4 v0x7feb43586a40_0;
    %assign/vec4 v0x7feb43586c30_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7feb4358aa60;
T_19 ;
    %wait E_0x7feb4358ac80;
    %load/vec4 v0x7feb43584760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb4358b170_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb4358b010_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feb4358b2b0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7feb4358b0a0_0;
    %store/vec4 v0x7feb4358b170_0, 0, 1;
    %load/vec4 v0x7feb4358af80_0;
    %store/vec4 v0x7feb4358b010_0, 0, 5;
    %load/vec4 v0x7feb4358b200_0;
    %store/vec4 v0x7feb4358b2b0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7feb4358b400;
T_20 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb4358b990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4358bc60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7feb43585e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb4358bcf0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7feb4358b810_0;
    %assign/vec4 v0x7feb4358bc60_0, 0;
    %load/vec4 v0x7feb4358b780_0;
    %assign/vec4 v0x7feb43585e80_0, 0;
    %load/vec4 v0x7feb4358b8e0_0;
    %assign/vec4 v0x7feb4358bcf0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7feb435757e0;
T_21 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43577820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feb43577520_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feb435775b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb43577290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb435767f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7feb43576f50_0;
    %assign/vec4 v0x7feb43577520_0, 0;
    %load/vec4 v0x7feb43577000_0;
    %assign/vec4 v0x7feb435775b0_0, 0;
    %load/vec4 v0x7feb43576e10_0;
    %assign/vec4 v0x7feb43577290_0, 0;
    %load/vec4 v0x7feb43576eb0_0;
    %assign/vec4 v0x7feb435767f0_0, 0;
    %load/vec4 v0x7feb43576d60_0;
    %load/vec4 v0x7feb435775b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb435771f0, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7feb43578220;
T_22 ;
    %wait E_0x7feb435786b0;
    %load/vec4 v0x7feb43579380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7feb435791f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7feb43579160_0;
    %assign/vec4 v0x7feb435791f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7feb43579430;
T_23 ;
    %wait E_0x7feb435786b0;
    %load/vec4 v0x7feb4357a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7feb4357a750_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feb4357a560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feb4357a370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb4357a410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4357a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4357a610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb4357a6b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7feb4357a1b0_0;
    %assign/vec4 v0x7feb4357a750_0, 0;
    %load/vec4 v0x7feb4357a060_0;
    %assign/vec4 v0x7feb4357a560_0, 0;
    %load/vec4 v0x7feb43579e40_0;
    %assign/vec4 v0x7feb4357a370_0, 0;
    %load/vec4 v0x7feb43579ed0_0;
    %assign/vec4 v0x7feb4357a410_0, 0;
    %load/vec4 v0x7feb43579f80_0;
    %assign/vec4 v0x7feb4357a4c0_0, 0;
    %load/vec4 v0x7feb4357a110_0;
    %assign/vec4 v0x7feb4357a610_0, 0;
    %load/vec4 v0x7feb4357a990_0;
    %assign/vec4 v0x7feb4357a6b0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7feb43579430;
T_24 ;
    %wait E_0x7feb43579c60;
    %load/vec4 v0x7feb4357a750_0;
    %store/vec4 v0x7feb4357a1b0_0, 0, 5;
    %load/vec4 v0x7feb4357a370_0;
    %store/vec4 v0x7feb43579e40_0, 0, 8;
    %load/vec4 v0x7feb4357a410_0;
    %store/vec4 v0x7feb43579ed0_0, 0, 3;
    %load/vec4 v0x7feb43579cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0x7feb4357a560_0;
    %addi 1, 0, 4;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x7feb4357a560_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x7feb4357a060_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43579f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb4357a110_0, 0, 1;
    %load/vec4 v0x7feb4357a750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x7feb4357a6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feb4357a1b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357a060_0, 0, 4;
T_24.8 ;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x7feb43579cd0_0;
    %load/vec4 v0x7feb4357a560_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7feb4357a1b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357a060_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feb43579ed0_0, 0, 3;
T_24.10 ;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x7feb43579cd0_0;
    %load/vec4 v0x7feb4357a560_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x7feb4357a6b0_0;
    %load/vec4 v0x7feb4357a370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb43579e40_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357a060_0, 0, 4;
    %load/vec4 v0x7feb4357a410_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_24.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7feb4357a1b0_0, 0, 5;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0x7feb4357a410_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feb43579ed0_0, 0, 3;
T_24.15 ;
T_24.12 ;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v0x7feb43579cd0_0;
    %load/vec4 v0x7feb4357a560_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x7feb4357a6b0_0;
    %load/vec4 v0x7feb4357a370_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7feb4357a110_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feb4357a1b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357a060_0, 0, 4;
T_24.16 ;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x7feb43579cd0_0;
    %load/vec4 v0x7feb4357a560_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb4357a1b0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43579f80_0, 0, 1;
T_24.18 ;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7feb4357ce10;
T_25 ;
    %wait E_0x7feb435786b0;
    %load/vec4 v0x7feb4357e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7feb4357e070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7feb4357ddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feb4357de70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb4357df20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb4357e120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4357e1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4357dfd0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7feb4357db70_0;
    %assign/vec4 v0x7feb4357e070_0, 0;
    %load/vec4 v0x7feb4357d8f0_0;
    %assign/vec4 v0x7feb4357ddd0_0, 0;
    %load/vec4 v0x7feb4357d980_0;
    %assign/vec4 v0x7feb4357de70_0, 0;
    %load/vec4 v0x7feb4357da10_0;
    %assign/vec4 v0x7feb4357df20_0, 0;
    %load/vec4 v0x7feb4357dc20_0;
    %assign/vec4 v0x7feb4357e120_0, 0;
    %load/vec4 v0x7feb4357dcc0_0;
    %assign/vec4 v0x7feb4357e1c0_0, 0;
    %load/vec4 v0x7feb4357dae0_0;
    %assign/vec4 v0x7feb4357dfd0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7feb4357ce10;
T_26 ;
    %wait E_0x7feb4357d670;
    %load/vec4 v0x7feb4357e070_0;
    %store/vec4 v0x7feb4357db70_0, 0, 5;
    %load/vec4 v0x7feb4357de70_0;
    %store/vec4 v0x7feb4357d980_0, 0, 8;
    %load/vec4 v0x7feb4357df20_0;
    %store/vec4 v0x7feb4357da10_0, 0, 3;
    %load/vec4 v0x7feb4357dfd0_0;
    %store/vec4 v0x7feb4357dae0_0, 0, 1;
    %load/vec4 v0x7feb4357d700_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x7feb4357ddd0_0;
    %addi 1, 0, 4;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x7feb4357ddd0_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x7feb4357d8f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb4357dcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb4357dc20_0, 0, 1;
    %load/vec4 v0x7feb4357e070_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7feb4357e5a0_0;
    %load/vec4 v0x7feb4357e1c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feb4357db70_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357d8f0_0, 0, 4;
    %load/vec4 v0x7feb4357e480_0;
    %store/vec4 v0x7feb4357d980_0, 0, 8;
    %load/vec4 v0x7feb4357e480_0;
    %xnor/r;
    %store/vec4 v0x7feb4357dae0_0, 0, 1;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb4357dc20_0, 0, 1;
    %load/vec4 v0x7feb4357d700_0;
    %load/vec4 v0x7feb4357ddd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7feb4357db70_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357d8f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feb4357da10_0, 0, 3;
T_26.10 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7feb4357de70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7feb4357dc20_0, 0, 1;
    %load/vec4 v0x7feb4357d700_0;
    %load/vec4 v0x7feb4357ddd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x7feb4357de70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7feb4357d980_0, 0, 8;
    %load/vec4 v0x7feb4357df20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feb4357da10_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357d8f0_0, 0, 4;
    %load/vec4 v0x7feb4357df20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7feb4357db70_0, 0, 5;
T_26.14 ;
T_26.12 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x7feb4357dfd0_0;
    %store/vec4 v0x7feb4357dc20_0, 0, 1;
    %load/vec4 v0x7feb4357d700_0;
    %load/vec4 v0x7feb4357ddd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feb4357db70_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7feb4357d8f0_0, 0, 4;
T_26.16 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7feb4357d700_0;
    %load/vec4 v0x7feb4357ddd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb4357db70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb4357dcc0_0, 0, 1;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7feb4357abb0;
T_27 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb4357cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb4357c850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb4357c8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb4357c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4357bb30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7feb4357c280_0;
    %assign/vec4 v0x7feb4357c850_0, 0;
    %load/vec4 v0x7feb4357c330_0;
    %assign/vec4 v0x7feb4357c8e0_0, 0;
    %load/vec4 v0x7feb4357c140_0;
    %assign/vec4 v0x7feb4357c5c0_0, 0;
    %load/vec4 v0x7feb4357c1e0_0;
    %assign/vec4 v0x7feb4357bb30_0, 0;
    %load/vec4 v0x7feb4357c090_0;
    %load/vec4 v0x7feb4357c8e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb4357c520, 0, 4;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7feb4357e6b0;
T_28 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43580670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feb43580380_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7feb43580410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb435800f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb4357f660_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7feb4357fdb0_0;
    %assign/vec4 v0x7feb43580380_0, 0;
    %load/vec4 v0x7feb4357fe60_0;
    %assign/vec4 v0x7feb43580410_0, 0;
    %load/vec4 v0x7feb4357fc70_0;
    %assign/vec4 v0x7feb435800f0_0, 0;
    %load/vec4 v0x7feb4357fd10_0;
    %assign/vec4 v0x7feb4357f660_0, 0;
    %load/vec4 v0x7feb4357fbc0_0;
    %load/vec4 v0x7feb43580410_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7feb43580050, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7feb43577b70;
T_29 ;
    %wait E_0x7feb435786b0;
    %load/vec4 v0x7feb43580d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb43580ba0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7feb43580a80_0;
    %assign/vec4 v0x7feb43580ba0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7feb435748b0;
T_30 ;
    %wait E_0x7feb43575c40;
    %load/vec4 v0x7feb43583910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7feb435832a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7feb43582cc0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7feb43582e20_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7feb43582b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7feb43582d70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feb43583330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb43583400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb435831f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feb43583140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb435830b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7feb43582c10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7feb43582400_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7feb435822a0_0;
    %assign/vec4 v0x7feb435832a0_0, 0;
    %load/vec4 v0x7feb43581e90_0;
    %assign/vec4 v0x7feb43582cc0_0, 0;
    %load/vec4 v0x7feb43581ff0_0;
    %assign/vec4 v0x7feb43582e20_0, 0;
    %load/vec4 v0x7feb43581cb0_0;
    %assign/vec4 v0x7feb43582b70_0, 0;
    %load/vec4 v0x7feb43581f40_0;
    %assign/vec4 v0x7feb43582d70_0, 0;
    %load/vec4 v0x7feb43582350_0;
    %assign/vec4 v0x7feb43583330_0, 0;
    %load/vec4 v0x7feb435824e0_0;
    %assign/vec4 v0x7feb43583400_0, 0;
    %load/vec4 v0x7feb43582200_0;
    %assign/vec4 v0x7feb435831f0_0, 0;
    %load/vec4 v0x7feb43582150_0;
    %assign/vec4 v0x7feb43583140_0, 0;
    %load/vec4 v0x7feb435826c0_0;
    %assign/vec4 v0x7feb435830b0_0, 0;
    %load/vec4 v0x7feb43581d60_0;
    %assign/vec4 v0x7feb43582c10_0, 0;
    %load/vec4 v0x7feb435820a0_0;
    %assign/vec4 v0x7feb43582400_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7feb435748b0;
T_31 ;
    %wait E_0x7feb43575780;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feb435820a0_0, 0, 8;
    %load/vec4 v0x7feb435826c0_0;
    %load/vec4 v0x7feb43582a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7feb435829c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x7feb435828a0_0;
    %store/vec4 v0x7feb435820a0_0, 0, 8;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x7feb43582c10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7feb435820a0_0, 0, 8;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x7feb43582c10_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7feb435820a0_0, 0, 8;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x7feb43582c10_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7feb435820a0_0, 0, 8;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x7feb43582c10_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7feb435820a0_0, 0, 8;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7feb435748b0;
T_32 ;
    %wait E_0x7feb43575690;
    %load/vec4 v0x7feb435832a0_0;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %load/vec4 v0x7feb43582cc0_0;
    %store/vec4 v0x7feb43581e90_0, 0, 3;
    %load/vec4 v0x7feb43582e20_0;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43582b70_0;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %load/vec4 v0x7feb43582d70_0;
    %store/vec4 v0x7feb43581f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb435836c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43582930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb43582200_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feb43582150_0, 0, 8;
    %load/vec4 v0x7feb43582ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feb43581f40_0, 4, 1;
T_32.0 ;
    %load/vec4 v0x7feb435830b0_0;
    %inv;
    %load/vec4 v0x7feb435826c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7feb43582a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x7feb435829c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.6 ;
    %load/vec4 v0x7feb43583c10_0;
    %nor/r;
    %load/vec4 v0x7feb43582570_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v0x7feb43582570_0;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
T_32.9 ;
    %vpi_call 5 246 "$write", "%c", v0x7feb43582570_0 {0 0 0};
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v0x7feb43583c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
T_32.11 ;
    %vpi_call 5 253 "$display", "IO:Return" {0 0 0};
    %vpi_call 5 254 "$finish" {0 0 0};
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x7feb435829c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %jmp T_32.14;
T_32.13 ;
    %load/vec4 v0x7feb43582760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43582930_0, 0, 1;
T_32.15 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %load/vec4 v0x7feb43582810_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43583760_0;
    %store/vec4 v0x7feb43582150_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43582200_0, 0, 1;
T_32.17 ;
    %jmp T_32.14;
T_32.14 ;
    %pop/vec4 1;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7feb435832a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %jmp T_32.32;
T_32.19 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43583760_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_32.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.36;
T_32.35 ;
    %load/vec4 v0x7feb43583760_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_32.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
T_32.37 ;
T_32.36 ;
T_32.33 ;
    %jmp T_32.32;
T_32.20 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7feb43581e90_0, 0, 3;
    %load/vec4 v0x7feb43583760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_32.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_32.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_32.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_32.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_32.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7feb43581f40_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
    %jmp T_32.52;
T_32.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
    %jmp T_32.52;
T_32.52 ;
    %pop/vec4 1;
T_32.39 ;
    %jmp T_32.32;
T_32.21 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582cc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feb43581e90_0, 0, 3;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.55, 4;
    %load/vec4 v0x7feb43583760_0;
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %jmp T_32.56;
T_32.55 ;
    %load/vec4 v0x7feb43583760_0;
    %load/vec4 v0x7feb43582e20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43581ff0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_32.58, 8;
T_32.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.58, 8;
 ; End of false expr.
    %blend;
T_32.58;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.56 ;
T_32.53 ;
    %jmp T_32.32;
T_32.22 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582e20_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43583760_0;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
    %load/vec4 v0x7feb43581ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.61 ;
T_32.59 ;
    %jmp T_32.32;
T_32.23 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582cc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feb43581e90_0, 0, 3;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.65, 4;
    %load/vec4 v0x7feb43583760_0;
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %jmp T_32.66;
T_32.65 ;
    %load/vec4 v0x7feb43583760_0;
    %load/vec4 v0x7feb43582e20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43581ff0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_32.68, 8;
T_32.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.68, 8;
 ; End of false expr.
    %blend;
T_32.68;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.66 ;
T_32.63 ;
    %jmp T_32.32;
T_32.24 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582e20_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43582810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.71, 8;
    %load/vec4 v0x7feb43583760_0;
    %store/vec4 v0x7feb43582150_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43582200_0, 0, 1;
T_32.71 ;
    %load/vec4 v0x7feb43581ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.73 ;
T_32.69 ;
    %jmp T_32.32;
T_32.25 ;
    %load/vec4 v0x7feb43583c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.75, 8;
    %load/vec4 v0x7feb43582d70_0;
    %pad/u 8;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.75 ;
    %jmp T_32.32;
T_32.26 ;
    %load/vec4 v0x7feb43583c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.77 ;
    %jmp T_32.32;
T_32.27 ;
    %load/vec4 v0x7feb43583c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.79, 8;
    %load/vec4 v0x7feb43582e20_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %ix/getv 4, v0x7feb43582b70_0;
    %load/vec4a v0x7feb43581bd0, 4;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
    %load/vec4 v0x7feb43582b70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %load/vec4 v0x7feb43581ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.81 ;
T_32.79 ;
    %jmp T_32.32;
T_32.28 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582cc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feb43581e90_0, 0, 3;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.85, 4;
    %load/vec4 v0x7feb43583760_0;
    %pad/u 17;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %jmp T_32.86;
T_32.85 ;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7feb43583760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feb43582b70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %jmp T_32.88;
T_32.87 ;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.89, 4;
    %load/vec4 v0x7feb43583760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7feb43582b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %jmp T_32.90;
T_32.89 ;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.91, 4;
    %load/vec4 v0x7feb43583760_0;
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %jmp T_32.92;
T_32.91 ;
    %load/vec4 v0x7feb43583760_0;
    %load/vec4 v0x7feb43582e20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43581ff0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_32.94, 8;
T_32.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.94, 8;
 ; End of false expr.
    %blend;
T_32.94;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.92 ;
T_32.90 ;
T_32.88 ;
T_32.86 ;
T_32.83 ;
    %jmp T_32.32;
T_32.29 ;
    %load/vec4 v0x7feb43582e20_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.95, 8;
    %load/vec4 v0x7feb43582e20_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %jmp T_32.96;
T_32.95 ;
    %load/vec4 v0x7feb43583c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.97, 8;
    %load/vec4 v0x7feb43582e20_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43583560_0;
    %store/vec4 v0x7feb43582350_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435824e0_0, 0, 1;
    %load/vec4 v0x7feb43582b70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %load/vec4 v0x7feb43581ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.99 ;
T_32.97 ;
T_32.96 ;
    %jmp T_32.32;
T_32.30 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582cc0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7feb43581e90_0, 0, 3;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.103, 4;
    %load/vec4 v0x7feb43583760_0;
    %pad/u 17;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %jmp T_32.104;
T_32.103 ;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7feb43583760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7feb43582b70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %jmp T_32.106;
T_32.105 ;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.107, 4;
    %load/vec4 v0x7feb43583760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7feb43582b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %jmp T_32.108;
T_32.107 ;
    %load/vec4 v0x7feb43582cc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.109, 4;
    %load/vec4 v0x7feb43583760_0;
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %jmp T_32.110;
T_32.109 ;
    %load/vec4 v0x7feb43583760_0;
    %load/vec4 v0x7feb43582e20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43581ff0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_32.112, 8;
T_32.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.112, 8;
 ; End of false expr.
    %blend;
T_32.112;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.110 ;
T_32.108 ;
T_32.106 ;
T_32.104 ;
T_32.101 ;
    %jmp T_32.32;
T_32.31 ;
    %load/vec4 v0x7feb43583a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb43583840_0, 0, 1;
    %load/vec4 v0x7feb43582e20_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7feb43581ff0_0, 0, 17;
    %load/vec4 v0x7feb43582b70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7feb43581cb0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435836c0_0, 0, 1;
    %load/vec4 v0x7feb43581ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7feb435822a0_0, 0, 5;
T_32.115 ;
T_32.113 ;
    %jmp T_32.32;
T_32.32 ;
    %pop/vec4 1;
T_32.3 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7feb435743b0;
T_33 ;
    %wait E_0x7feb43574860;
    %load/vec4 v0x7feb43590240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb43591490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7feb43591520_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7feb43591520_0, 0;
    %load/vec4 v0x7feb43591520_0;
    %assign/vec4 v0x7feb43591490_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7feb43564150;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb435915e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feb435916a0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x7feb435915e0_0;
    %nor/r;
    %store/vec4 v0x7feb435915e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feb435916a0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_34.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.1, 5;
    %jmp/1 T_34.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7feb435915e0_0;
    %nor/r;
    %store/vec4 v0x7feb435915e0_0, 0, 1;
    %jmp T_34.0;
T_34.1 ;
    %pop/vec4 1;
    %vpi_call 3 28 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "testbench.v";
    "./riscv_top.v";
    "./hci.v";
    "./fifo.v";
    "./uart.v";
    "./uart_baud_clk.v";
    "./uart_rx.v";
    "./uart_tx.v";
    "./ram.v";
    "./risc.v";
    "./ex.v";
    "./ex_mm.v";
    "./id.v";
    "./id_ex.v";
    "./if.v";
    "./if_id.v";
    "./mct.v";
    "./mm.v";
    "./mm_wb.v";
    "./regfile.v";
