Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: enhance_3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "enhance_3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "enhance_3"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : enhance_3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "enhance_3.v" in library work
Module <enhance_3> compiled
Module <decoderrrrr> compiled
No errors in compilation
Analysis of file <"enhance_3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <enhance_3> in library <work>.

Analyzing hierarchy for module <decoderrrrr> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <enhance_3>.
Module <enhance_3> is correct for synthesis.
 
Analyzing module <decoderrrrr> in library <work>.
Module <decoderrrrr> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decoderrrrr>.
    Related source file is "enhance_3.v".
    Found 16x8-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <decoderrrrr> synthesized.


Synthesizing Unit <enhance_3>.
    Related source file is "enhance_3.v".
WARNING:Xst:646 - Signal <opr<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <sun>.
    Found 4-bit up counter for signal <a>.
    Found 4-bit comparator greatequal for signal <a$cmp_ge0000> created at line 42.
    Found 4-bit up counter for signal <b>.
    Found 4-bit comparator greatequal for signal <b$cmp_ge0000> created at line 48.
    Found 4-bit up counter for signal <c>.
    Found 4-bit comparator greatequal for signal <c$cmp_ge0000> created at line 54.
    Found 29-bit up counter for signal <cn>.
    Found 29-bit comparator less for signal <cn$cmp_lt0000> created at line 34.
    Found 29-bit up counter for signal <cn2>.
    Found 29-bit adder for signal <cn2$add0000> created at line 86.
    Found 29-bit comparator less for signal <cn2$cmp_lt0000> created at line 84.
    Found 29-bit comparator less for signal <cn2$cmp_lt0001> created at line 108.
    Found 29-bit comparator less for signal <cn2$cmp_lt0002> created at line 96.
    Found 5-bit register for signal <opr>.
    Found 29-bit comparator greatequal for signal <opr$cmp_ge0000> created at line 108.
    Found 29-bit comparator greatequal for signal <opr$cmp_ge0001> created at line 96.
    Found 29-bit comparator greatequal for signal <opr$cmp_ge0002> created at line 84.
    Found 1-bit register for signal <w_a>.
    Found 4-bit comparator less for signal <w_a$cmp_lt0000> created at line 48.
    Found 4-bit comparator less for signal <w_a$cmp_lt0001> created at line 54.
    Found 4-bit comparator less for signal <w_a$cmp_lt0002> created at line 42.
    Found 1-bit register for signal <w_b>.
    Found 1-bit register for signal <w_c>.
    Summary:
	inferred   5 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <enhance_3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 29-bit adder                                          : 1
# Counters                                             : 5
 29-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 5
 1-bit register                                        : 3
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 13
 29-bit comparator greatequal                          : 3
 29-bit comparator less                                : 4
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <sun_3> (without init value) has a constant value of 1 in block <enhance_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <opr_4> of sequential type is unconnected in block <enhance_3>.
WARNING:Xst:2404 -  FFs/Latches <opr<4:4>> (without init value) have a constant value of 0 in block <enhance_3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 29-bit adder                                          : 1
# Counters                                             : 5
 29-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 13
 29-bit comparator greatequal                          : 3
 29-bit comparator less                                : 4
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sun_3> (without init value) has a constant value of 1 in block <enhance_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <enhance_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block enhance_3, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : enhance_3.ngr
Top Level Output File Name         : enhance_3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 389
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 67
#      LUT2                        : 18
#      LUT2_L                      : 1
#      LUT3                        : 45
#      LUT3_L                      : 4
#      LUT4                        : 26
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 124
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 80
#      FDE                         : 10
#      FDR                         : 58
#      FDRE                        : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       91  out of    960     9%  
 Number of Slice Flip Flops:             80  out of   1920     4%  
 Number of 4 input LUTs:                176  out of   1920     9%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 80    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.225ns (Maximum Frequency: 121.584MHz)
   Minimum input arrival time before clock: 4.302ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.225ns (frequency: 121.584MHz)
  Total number of paths / destination ports: 20199 / 172
-------------------------------------------------------------------------
Delay:               8.225ns (Levels of Logic = 41)
  Source:            cn2_6 (FF)
  Destination:       cn2_28 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cn2_6 to cn2_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  cn2_6 (cn2_6)
     LUT1:I0->O            1   0.704   0.000  Mcompar_cn2_cmp_lt0000_cy<0>_rt (Mcompar_cn2_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_cn2_cmp_lt0000_cy<0> (Mcompar_cn2_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<1> (Mcompar_cn2_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<2> (Mcompar_cn2_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<3> (Mcompar_cn2_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<4> (Mcompar_cn2_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<5> (Mcompar_cn2_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<6> (Mcompar_cn2_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<7> (Mcompar_cn2_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_cn2_cmp_lt0000_cy<8> (Mcompar_cn2_cmp_lt0000_cy<8>)
     MUXCY:CI->O          40   0.059   1.300  Mcompar_cn2_cmp_lt0000_cy<9> (Mcompar_cn2_cmp_lt0000_cy<9>)
     LUT3:I2->O            1   0.704   0.000  Mcount_cn2_lut<0> (Mcount_cn2_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcount_cn2_cy<0> (Mcount_cn2_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<1> (Mcount_cn2_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<2> (Mcount_cn2_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<3> (Mcount_cn2_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<4> (Mcount_cn2_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<5> (Mcount_cn2_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<6> (Mcount_cn2_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<7> (Mcount_cn2_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<8> (Mcount_cn2_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<9> (Mcount_cn2_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<10> (Mcount_cn2_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<11> (Mcount_cn2_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<12> (Mcount_cn2_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<13> (Mcount_cn2_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<14> (Mcount_cn2_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<15> (Mcount_cn2_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<16> (Mcount_cn2_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<17> (Mcount_cn2_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<18> (Mcount_cn2_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<19> (Mcount_cn2_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<20> (Mcount_cn2_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<21> (Mcount_cn2_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<22> (Mcount_cn2_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<23> (Mcount_cn2_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<24> (Mcount_cn2_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<25> (Mcount_cn2_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_cn2_cy<26> (Mcount_cn2_cy<26>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_cn2_cy<27> (Mcount_cn2_cy<27>)
     XORCY:CI->O           1   0.804   0.000  Mcount_cn2_xor<28> (Mcount_cn228)
     FDR:D                     0.308          cn2_28
    ----------------------------------------
    Total                      8.225ns (6.163ns logic, 2.062ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.302ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       b_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.836  rst_IBUF (rst_IBUF)
     LUT4:I1->O            5   0.704   0.633  b_and00001 (b_and0000)
     FDRE:R                    0.911          b_0
    ----------------------------------------
    Total                      4.302ns (2.833ns logic, 1.469ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            opr_1 (FF)
  Destination:       seven<6> (PAD)
  Source Clock:      clk rising

  Data Path: opr_1 to seven<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  opr_1 (opr_1)
     LUT4:I0->O            1   0.704   0.420  a1/Mrom_out21 (seven_2_OBUF)
     OBUF:I->O                 3.272          seven_2_OBUF (seven<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.44 secs
 
--> 

Total memory usage is 150388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

