In the ARMv7-M architecture, all exceptions and interrupts, including the external interrupts handled by the <SPAN class=cloze>[...]</SPAN>, share a common prioritization model, controlled by registers in the SCS.