# pipelining-project
This is a verilog HDL implementation of a pipelined hardware for pointmultiplication in ECC encryption
