

================================================================
== Vivado HLS Report for 'filter_wrapper'
================================================================
* Date:           Thu Dec  6 13:20:28 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        MedianFilter
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  360028|  360028|  360015|  360015| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+--------+--------+--------+--------+---------+
        |                         |                      |     Latency     |     Interval    | Pipeline|
        |         Instance        |        Module        |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+----------------------+--------+--------+--------+--------+---------+
        |filter_U0                |filter                |  360014|  360014|  360014|  360014|   none  |
        |read_pixels_from_str_U0  |read_pixels_from_str  |  357612|  357612|  357612|  357612|   none  |
        |write_pixels_to_stre_U0  |write_pixels_to_stre  |  360009|  360009|  360009|  360009|   none  |
        +-------------------------+----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        4|      -|     137|    252|
|Instance         |        6|      -|    4485|   7028|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      0|    4623|   7288|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       4|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |filter_U0                        |filter                         |        4|      0|  3696|  5800|
    |filter_wrapper_AXILiteS_s_axi_U  |filter_wrapper_AXILiteS_s_axi  |        0|      0|   112|   168|
    |filter_wrapper_gmem_m_axi_U      |filter_wrapper_gmem_m_axi      |        2|      0|   512|   580|
    |read_pixels_from_str_U0          |read_pixels_from_str           |        0|      0|    97|   243|
    |write_pixels_to_stre_U0          |write_pixels_to_stre           |        0|      0|    68|   237|
    +---------------------------------+-------------------------------+---------+-------+------+------+
    |Total                            |                               |        6|      0|  4485|  7028|
    +---------------------------------+-------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT | Depth| Bits| Size:D*B|
    +----------------+---------+----+-----+------+-----+---------+
    |in_stream_V_U   |        2|  66|  104|  1024|   32|    32768|
    |out_array_c_U   |        0|   5|   44|     2|   32|       64|
    |out_stream_V_U  |        2|  66|  104|  1024|   32|    32768|
    +----------------+---------+----+-----+------+-----+---------+
    |Total           |        4| 137|  252|  2050|   96|    65600|
    +----------------+---------+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |read_pixels_from_str_U0_ap_start  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | filter_wrapper | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | filter_wrapper | return value |
|interrupt               | out |    1| ap_ctrl_hs | filter_wrapper | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |      gmem      |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

