// Seed: 3566938665
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2
);
  module_2();
  wire id_4;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri0 id_2,
    output tri1 id_3,
    input  wire id_4
);
  always begin
    $display(1'b0);
  end
  module_0(
      id_3, id_3, id_4
  );
endmodule
module module_2;
  id_1 :
  assert property (@(posedge id_1, 1 or 1) id_1)
  else;
  wire id_2;
  wire id_3;
endmodule
module module_3 (
    input wor   id_0,
    input uwire id_1
);
  module_2();
endmodule
