#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 27 13:38:27 2018
# Process ID: 12088
# Current directory: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top
# Command line: vivado -source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_gui.tcl ctp7_top_project.xpr
# Log file: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/vivado.log
# Journal file: /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ctp7_top_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/firmware/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/local/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 6408.340 ; gain = 218.195 ; free physical = 76030 ; free virtual = 132761
source /home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/submodules/ruckus/vivado_gui.tcl
# source -quiet $::env(RUCKUS_DIR)/vivado_env_var.tcl
# source -quiet $::env(RUCKUS_DIR)/vivado_proc.tcl
# source -quiet $::env(RUCKUS_DIR)/vivado_properties.tcl
# source -quiet $::env(RUCKUS_DIR)/vivado_messages.tcl
# set_property STEPS.WRITE_BITSTREAM.TCL.POST ${RUCKUS_DIR}/vivado_post_route_run.tcl [get_runs impl_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_bd_design {/home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/v7_bd.bd}
Adding cell -- xilinx.com:ip:axi_chip2chip:5.0 - axi_chip2chip_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <v7_bd> from BD file </home/rrivera/CorrelatorTrigger/TimingDistribution/TimingDistributionClient/ctp7-v7-base-fw/build/ctp7_top/ctp7_top_project.srcs/sources_1/bd/2017/v7_bd.bd>
