Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sun May 12 15:25:37 2024
| Host              : Elitebook-QCommsUB-Adria running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file detector_top_v1_0_timing_summary_routed.rpt -pb detector_top_v1_0_timing_summary_routed.pb -rpx detector_top_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design            : detector_top_v1_0
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: m00_axis_aclk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: s00_axis_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 detector_top_v1_0_S00_AXIS_inst/mst_exec_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            s00_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.743ns  (logic 1.014ns (36.960%)  route 1.729ns (63.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE                         0.000     0.000 r  detector_top_v1_0_S00_AXIS_inst/mst_exec_state_reg/C
    SLICE_X48Y146        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  detector_top_v1_0_S00_AXIS_inst/mst_exec_state_reg/Q
                         net (fo=3, routed)           1.729     1.827    s00_axis_tready_OBUF
    R4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.916     2.743 r  s00_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     2.743    s00_axis_tready
    R4                                                                r  s00_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.537ns  (logic 1.022ns (40.274%)  route 1.515ns (59.726%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/C
    SLICE_X48Y114        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  detector_top_v1_0_M00_AXIS_inst/axis_tlast_delay_reg/Q
                         net (fo=1, routed)           1.515     1.610    m00_axis_tlast_OBUF
    R1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.927     2.537 r  m00_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     2.537    m00_axis_tlast
    R1                                                                r  m00_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.519ns  (logic 1.032ns (40.961%)  route 1.487ns (59.039%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
    SLICE_X48Y114        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  detector_top_v1_0_M00_AXIS_inst/axis_tvalid_delay_reg/Q
                         net (fo=1, routed)           1.487     1.585    m00_axis_tvalid_OBUF
    T1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.934     2.519 r  m00_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.519    m00_axis_tvalid
    T1                                                                r  m00_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_tready
                            (input port)
  Destination:            detector_top_v1_0_M00_AXIS_inst/tx_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.233ns  (logic 0.678ns (30.344%)  route 1.556ns (69.656%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  m00_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_tready_IBUF_inst/I
    A3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 f  m00_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    m00_axis_tready_IBUF_inst/OUT
    A3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 f  m00_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.439     1.952    detector_top_v1_0_M00_AXIS_inst/m00_axis_tready_IBUF
    SLICE_X48Y114        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.052 f  detector_top_v1_0_M00_AXIS_inst/tx_done_i_2/O
                         net (fo=1, routed)           0.054     2.106    detector_top_v1_0_M00_AXIS_inst/tx_done_i_2_n_0
    SLICE_X48Y114        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.064     2.170 r  detector_top_v1_0_M00_AXIS_inst/tx_done_i_1/O
                         net (fo=1, routed)           0.063     2.233    detector_top_v1_0_M00_AXIS_inst/tx_done_i_1_n_0
    SLICE_X48Y114        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s00_axis_tvalid
                            (input port)
  Destination:            detector_top_v1_0_S00_AXIS_inst/writes_done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.174ns  (logic 0.729ns (33.546%)  route 1.445ns (66.454%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 f  s00_axis_tvalid (IN)
                         net (fo=0)                   0.000     0.000    s00_axis_tvalid_IBUF_inst/I
    A2                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.519     0.519 f  s00_axis_tvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    s00_axis_tvalid_IBUF_inst/OUT
    A2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.519 f  s00_axis_tvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.106     1.625    detector_top_v1_0_S00_AXIS_inst/s00_axis_tvalid_IBUF
    SLICE_X48Y146        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     1.773 f  detector_top_v1_0_S00_AXIS_inst/write_pointer[2]_i_2/O
                         net (fo=4, routed)           0.262     2.035    detector_top_v1_0_S00_AXIS_inst/fifo_wren
    SLICE_X48Y146        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     2.097 r  detector_top_v1_0_S00_AXIS_inst/writes_done_i_1/O
                         net (fo=1, routed)           0.077     2.174    detector_top_v1_0_S00_AXIS_inst/writes_done_i_1_n_0
    SLICE_X48Y146        FDRE                                         r  detector_top_v1_0_S00_AXIS_inst/writes_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            m00_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 1.027ns (47.515%)  route 1.134ns (52.485%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDSE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/C
    SLICE_X48Y115        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/Q
                         net (fo=1, routed)           1.134     1.229    m00_axis_tdata_OBUF[0]
    D2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.932     2.161 r  m00_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.161    m00_axis_tdata[0]
    D2                                                                r  m00_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 1.028ns (47.636%)  route 1.130ns (52.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/C
    SLICE_X48Y115        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/Q
                         net (fo=1, routed)           1.130     1.228    m00_axis_tdata_OBUF[1]
    C2                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930     2.158 r  m00_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.158    m00_axis_tdata[1]
    C2                                                                r  m00_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m00_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.141ns  (logic 1.027ns (47.970%)  route 1.114ns (52.030%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/C
    SLICE_X48Y115        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[3]/Q
                         net (fo=1, routed)           1.114     1.212    m00_axis_tdata_OBUF[3]
    F2                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.929     2.141 r  m00_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.141    m00_axis_tdata[3]
    F2                                                                r  m00_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_tready
                            (input port)
  Destination:            detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.119ns  (logic 0.614ns (28.951%)  route 1.506ns (71.049%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  m00_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_tready_IBUF_inst/I
    A3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  m00_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    m00_axis_tready_IBUF_inst/OUT
    A3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  m00_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.290     1.803    detector_top_v1_0_M00_AXIS_inst/m00_axis_tready_IBUF
    SLICE_X48Y114        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.903 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1/O
                         net (fo=4, routed)           0.216     2.119    detector_top_v1_0_M00_AXIS_inst/tx_en
    SLICE_X48Y115        FDSE                                         r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m00_axis_tready
                            (input port)
  Destination:            detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.119ns  (logic 0.614ns (28.951%)  route 1.506ns (71.049%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  m00_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m00_axis_tready_IBUF_inst/I
    A3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.514     0.514 r  m00_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.514    m00_axis_tready_IBUF_inst/OUT
    A3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.514 r  m00_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.290     1.803    detector_top_v1_0_M00_AXIS_inst/m00_axis_tready_IBUF
    SLICE_X48Y114        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.903 r  detector_top_v1_0_M00_AXIS_inst/stream_data_out[3]_i_1/O
                         net (fo=4, routed)           0.216     2.119    detector_top_v1_0_M00_AXIS_inst/tx_en
    SLICE_X48Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/stream_data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.060ns (63.259%)  route 0.035ns (36.741%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE                         0.000     0.000 r  detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/C
    SLICE_X48Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/Q
                         net (fo=3, routed)           0.029     0.068    detector_top_v1_0_S00_AXIS_inst/write_pointer[1]
    SLICE_X48Y146        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     0.089 r  detector_top_v1_0_S00_AXIS_inst/write_pointer[2]_i_3/O
                         net (fo=1, routed)           0.006     0.095    detector_top_v1_0_S00_AXIS_inst/p_1_in[2]
    SLICE_X48Y146        FDRE                                         r  detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_S00_AXIS_inst/writes_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_S00_AXIS_inst/writes_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.052ns (49.992%)  route 0.052ns (50.008%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE                         0.000     0.000 r  detector_top_v1_0_S00_AXIS_inst/writes_done_reg/C
    SLICE_X48Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  detector_top_v1_0_S00_AXIS_inst/writes_done_reg/Q
                         net (fo=2, routed)           0.028     0.066    detector_top_v1_0_S00_AXIS_inst/writes_done
    SLICE_X48Y146        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.080 r  detector_top_v1_0_S00_AXIS_inst/writes_done_i_1/O
                         net (fo=1, routed)           0.024     0.104    detector_top_v1_0_S00_AXIS_inst/writes_done_i_1_n_0
    SLICE_X48Y146        FDRE                                         r  detector_top_v1_0_S00_AXIS_inst/writes_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X47Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.027     0.066    detector_top_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X47Y115        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.099 r  detector_top_v1_0_M00_AXIS_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.006     0.105    detector_top_v1_0_M00_AXIS_inst/p_0_in__0[1]
    SLICE_X47Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X47Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.027     0.066    detector_top_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X47Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     0.099 r  detector_top_v1_0_M00_AXIS_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.006     0.105    detector_top_v1_0_M00_AXIS_inst/p_0_in__0[3]
    SLICE_X47Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.112ns  (logic 0.062ns (55.432%)  route 0.050ns (44.568%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146        FDRE                         0.000     0.000 r  detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/C
    SLICE_X48Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/Q
                         net (fo=3, routed)           0.029     0.068    detector_top_v1_0_S00_AXIS_inst/write_pointer[1]
    SLICE_X48Y146        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.091 r  detector_top_v1_0_S00_AXIS_inst/write_pointer[1]_i_1/O
                         net (fo=1, routed)           0.021     0.112    detector_top_v1_0_S00_AXIS_inst/p_1_in[1]
    SLICE_X48Y146        FDRE                                         r  detector_top_v1_0_S00_AXIS_inst/write_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.117ns  (logic 0.074ns (63.413%)  route 0.043ns (36.587%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X47Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 f  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.027     0.066    detector_top_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X47Y115        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.101 r  detector_top_v1_0_M00_AXIS_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.016     0.117    detector_top_v1_0_M00_AXIS_inst/p_0_in__0[0]
    SLICE_X47Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.074ns (62.874%)  route 0.044ns (37.126%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/C
    SLICE_X47Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  detector_top_v1_0_M00_AXIS_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.027     0.066    detector_top_v1_0_M00_AXIS_inst/count_reg[0]
    SLICE_X47Y115        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     0.101 r  detector_top_v1_0_M00_AXIS_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.017     0.118    detector_top_v1_0_M00_AXIS_inst/count[2]_i_1_n_0
    SLICE_X47Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.076ns (64.571%)  route 0.042ns (35.429%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
    SLICE_X48Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/Q
                         net (fo=8, routed)           0.033     0.072    detector_top_v1_0_M00_AXIS_inst/mst_exec_state[0]
    SLICE_X48Y115        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     0.109 r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_3/O
                         net (fo=1, routed)           0.009     0.118    detector_top_v1_0_M00_AXIS_inst/mst_exec_state__0[1]
    SLICE_X48Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/tx_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.052ns (43.448%)  route 0.068ns (56.552%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/tx_done_reg/C
    SLICE_X48Y114        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  detector_top_v1_0_M00_AXIS_inst/tx_done_reg/Q
                         net (fo=2, routed)           0.050     0.088    detector_top_v1_0_M00_AXIS_inst/tx_done_reg_n_0
    SLICE_X48Y114        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.102 r  detector_top_v1_0_M00_AXIS_inst/tx_done_i_1/O
                         net (fo=1, routed)           0.018     0.120    detector_top_v1_0_M00_AXIS_inst/tx_done_i_1_n_0
    SLICE_X48Y114        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.133ns  (logic 0.074ns (55.765%)  route 0.059ns (44.235%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE                         0.000     0.000 r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
    SLICE_X48Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 f  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/Q
                         net (fo=8, routed)           0.033     0.072    detector_top_v1_0_M00_AXIS_inst/mst_exec_state[0]
    SLICE_X48Y115        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     0.107 r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[0]_i_1/O
                         net (fo=1, routed)           0.026     0.133    detector_top_v1_0_M00_AXIS_inst/mst_exec_state__0[0]
    SLICE_X48Y115        FDRE                                         r  detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





