==27678== Cachegrind, a cache and branch-prediction profiler
==27678== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27678== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27678== Command: ./mser .
==27678== 
--27678-- warning: L3 cache found, using its data for the LL simulation.
--27678-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27678-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27678== 
==27678== Process terminating with default action of signal 15 (SIGTERM)
==27678==    at 0x10D300: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27678==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27678== 
==27678== I   refs:      1,984,325,488
==27678== I1  misses:       34,934,168
==27678== LLi misses:            1,292
==27678== I1  miss rate:          1.76%
==27678== LLi miss rate:          0.00%
==27678== 
==27678== D   refs:        816,016,486  (552,267,278 rd   + 263,749,208 wr)
==27678== D1  misses:       61,862,561  ( 49,121,682 rd   +  12,740,879 wr)
==27678== LLd misses:        1,439,631  (    300,944 rd   +   1,138,687 wr)
==27678== D1  miss rate:           7.6% (        8.9%     +         4.8%  )
==27678== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27678== 
==27678== LL refs:          96,796,729  ( 84,055,850 rd   +  12,740,879 wr)
==27678== LL misses:         1,440,923  (    302,236 rd   +   1,138,687 wr)
==27678== LL miss rate:            0.1% (        0.0%     +         0.4%  )
