

================================================================
== Vivado HLS Report for 'reverseEndian64'
================================================================
* Date:           Fri Jun 30 19:07:16 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        reverseEndian64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (7)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !74

ST_1: StgValue_6 (8)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !78

ST_1: StgValue_7 (9)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_in_V_tkeep_V), !map !82

ST_1: StgValue_8 (10)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !86

ST_1: StgValue_9 (11)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !90

ST_1: StgValue_10 (12)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_tkeep_V), !map !94

ST_1: StgValue_11 (13)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @reverseEndian64_str) nounwind

ST_1: StgValue_12 (14)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:34
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_13 (15)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:34
:8  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_tkeep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_14 (16)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:34
:9  call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, i8* %stream_in_V_tkeep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_15 (17)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:47
:10  br label %1


 <State 2>: 0.00ns
ST_2: empty (19)  [2/2] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:0  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, i8* %stream_in_V_tkeep_V)


 <State 3>: 0.00ns
ST_3: empty (19)  [1/2] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:0  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, i8* %stream_in_V_tkeep_V)

ST_3: tmp_data_V_1 (20)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:1  %tmp_data_V_1 = extractvalue { i64, i1, i8 } %empty, 0

ST_3: tmp_last_V (21)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:2  %tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1

ST_3: tmp_tkeep_V (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:3  %tmp_tkeep_V = extractvalue { i64, i1, i8 } %empty, 2

ST_3: tmp (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:4  %tmp = trunc i64 %tmp_data_V_1 to i8

ST_3: tmp_1 (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:5  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)

ST_3: tmp_2 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:6  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 8, i32 15)

ST_3: tmp_3 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:7  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 24, i32 31)

ST_3: tmp_4 (27)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:8  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 40, i32 47)

ST_3: tmp_5 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:9  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 16, i32 23)

ST_3: tmp_6 (29)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:10  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 39)

ST_3: tmp_7 (30)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:49
:11  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)

ST_3: x_V (31)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:24->../hlsSources/srcs/reverseEndian64.cpp:50
:12  %x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp, i8 %tmp_2, i8 %tmp_5, i8 %tmp_3, i8 %tmp_6, i8 %tmp_4, i8 %tmp_7, i8 %tmp_1)

ST_3: StgValue_30 (32)  [2/2] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:53
:13  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_tkeep_V, i64 %x_V, i1 %tmp_last_V, i8 %tmp_tkeep_V)


 <State 4>: 0.00ns
ST_4: StgValue_31 (32)  [1/2] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:53
:13  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %stream_out_V_data_V, i1* %stream_out_V_last_V, i8* %stream_out_V_tkeep_V, i64 %x_V, i1 %tmp_last_V, i8 %tmp_tkeep_V)

ST_4: StgValue_32 (33)  [1/1] 0.00ns  loc: ../hlsSources/srcs/reverseEndian64.cpp:55
:14  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
