<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64-asmtest.py</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/scripts/compare.sh.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="aarch64.ad.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64-asmtest.py</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 962             &quot;add&quot;, &quot;adds&quot;, &quot;sub&quot;, &quot;subs&quot;])
 963 generate (LogicalImmOp, 
 964           [ &quot;andw&quot;, &quot;orrw&quot;, &quot;eorw&quot;, &quot;andsw&quot;,
 965             &quot;and&quot;, &quot;orr&quot;, &quot;eor&quot;, &quot;ands&quot;])
 966 
 967 generate (AbsOp, [ &quot;b&quot;, &quot;bl&quot; ])
 968 
 969 generate (RegAndAbsOp, [&quot;cbzw&quot;, &quot;cbnzw&quot;, &quot;cbz&quot;, &quot;cbnz&quot;, &quot;adr&quot;, &quot;adrp&quot;])
 970 
 971 generate (RegImmAbsOp, [&quot;tbz&quot;, &quot;tbnz&quot;])
 972 
 973 generate (MoveWideImmOp, [&quot;movnw&quot;, &quot;movzw&quot;, &quot;movkw&quot;, &quot;movn&quot;, &quot;movz&quot;, &quot;movk&quot;])
 974 
 975 generate (BitfieldOp, [&quot;sbfm&quot;, &quot;bfmw&quot;, &quot;ubfmw&quot;, &quot;sbfm&quot;, &quot;bfm&quot;, &quot;ubfm&quot;])
 976 
 977 generate (ExtractOp, [&quot;extrw&quot;, &quot;extr&quot;])
 978 
 979 generate (CondBranchOp, [&quot;EQ&quot;, &quot;NE&quot;, &quot;HS&quot;, &quot;CS&quot;, &quot;LO&quot;, &quot;CC&quot;, &quot;MI&quot;, &quot;PL&quot;, &quot;VS&quot;, &quot;VC&quot;,
 980                         &quot;HI&quot;, &quot;LS&quot;, &quot;GE&quot;, &quot;LT&quot;, &quot;GT&quot;, &quot;LE&quot;, &quot;AL&quot;, &quot;NV&quot; ])
 981 
<span class="line-modified"> 982 generate (ImmOp, [&quot;svc&quot;, &quot;hvc&quot;, &quot;smc&quot;, &quot;brk&quot;, &quot;hlt&quot;, # &quot;dpcs1&quot;,  &quot;dpcs2&quot;,  &quot;dpcs3&quot;</span>
 983                ])
 984 
 985 generate (Op, [&quot;nop&quot;, &quot;eret&quot;, &quot;drps&quot;, &quot;isb&quot;])
 986 
 987 barriers = [&quot;OSHLD&quot;, &quot;OSHST&quot;, &quot;OSH&quot;, &quot;NSHLD&quot;, &quot;NSHST&quot;, &quot;NSH&quot;,
 988             &quot;ISHLD&quot;, &quot;ISHST&quot;, &quot;ISH&quot;, &quot;LD&quot;, &quot;ST&quot;, &quot;SY&quot;]
 989 
 990 generate (SystemOp, [[&quot;dsb&quot;, barriers], [&quot;dmb&quot;, barriers]])
 991 
 992 generate (OneRegOp, [&quot;br&quot;, &quot;blr&quot;])
 993 
 994 for mode in &#39;xwhb&#39;:
 995     generate (LoadStoreExclusiveOp, [[&quot;stxr&quot;, mode, 3], [&quot;stlxr&quot;, mode, 3],
 996                                      [&quot;ldxr&quot;, mode, 2], [&quot;ldaxr&quot;, mode, 2],
 997                                      [&quot;stlr&quot;, mode, 2], [&quot;ldar&quot;, mode, 2]])
 998 
 999 for mode in &#39;xw&#39;:
1000     generate (LoadStoreExclusiveOp, [[&quot;ldxp&quot;, mode, 3], [&quot;ldaxp&quot;, mode, 3],
1001                                      [&quot;stxp&quot;, mode, 4], [&quot;stlxp&quot;, mode, 4]])
1002 
</pre>
</td>
<td>
<hr />
<pre>
 962             &quot;add&quot;, &quot;adds&quot;, &quot;sub&quot;, &quot;subs&quot;])
 963 generate (LogicalImmOp, 
 964           [ &quot;andw&quot;, &quot;orrw&quot;, &quot;eorw&quot;, &quot;andsw&quot;,
 965             &quot;and&quot;, &quot;orr&quot;, &quot;eor&quot;, &quot;ands&quot;])
 966 
 967 generate (AbsOp, [ &quot;b&quot;, &quot;bl&quot; ])
 968 
 969 generate (RegAndAbsOp, [&quot;cbzw&quot;, &quot;cbnzw&quot;, &quot;cbz&quot;, &quot;cbnz&quot;, &quot;adr&quot;, &quot;adrp&quot;])
 970 
 971 generate (RegImmAbsOp, [&quot;tbz&quot;, &quot;tbnz&quot;])
 972 
 973 generate (MoveWideImmOp, [&quot;movnw&quot;, &quot;movzw&quot;, &quot;movkw&quot;, &quot;movn&quot;, &quot;movz&quot;, &quot;movk&quot;])
 974 
 975 generate (BitfieldOp, [&quot;sbfm&quot;, &quot;bfmw&quot;, &quot;ubfmw&quot;, &quot;sbfm&quot;, &quot;bfm&quot;, &quot;ubfm&quot;])
 976 
 977 generate (ExtractOp, [&quot;extrw&quot;, &quot;extr&quot;])
 978 
 979 generate (CondBranchOp, [&quot;EQ&quot;, &quot;NE&quot;, &quot;HS&quot;, &quot;CS&quot;, &quot;LO&quot;, &quot;CC&quot;, &quot;MI&quot;, &quot;PL&quot;, &quot;VS&quot;, &quot;VC&quot;,
 980                         &quot;HI&quot;, &quot;LS&quot;, &quot;GE&quot;, &quot;LT&quot;, &quot;GT&quot;, &quot;LE&quot;, &quot;AL&quot;, &quot;NV&quot; ])
 981 
<span class="line-modified"> 982 generate (ImmOp, [&quot;svc&quot;, &quot;hvc&quot;, &quot;smc&quot;, &quot;brk&quot;, &quot;hlt&quot;, # &quot;dcps1&quot;,  &quot;dcps2&quot;,  &quot;dcps3&quot;</span>
 983                ])
 984 
 985 generate (Op, [&quot;nop&quot;, &quot;eret&quot;, &quot;drps&quot;, &quot;isb&quot;])
 986 
 987 barriers = [&quot;OSHLD&quot;, &quot;OSHST&quot;, &quot;OSH&quot;, &quot;NSHLD&quot;, &quot;NSHST&quot;, &quot;NSH&quot;,
 988             &quot;ISHLD&quot;, &quot;ISHST&quot;, &quot;ISH&quot;, &quot;LD&quot;, &quot;ST&quot;, &quot;SY&quot;]
 989 
 990 generate (SystemOp, [[&quot;dsb&quot;, barriers], [&quot;dmb&quot;, barriers]])
 991 
 992 generate (OneRegOp, [&quot;br&quot;, &quot;blr&quot;])
 993 
 994 for mode in &#39;xwhb&#39;:
 995     generate (LoadStoreExclusiveOp, [[&quot;stxr&quot;, mode, 3], [&quot;stlxr&quot;, mode, 3],
 996                                      [&quot;ldxr&quot;, mode, 2], [&quot;ldaxr&quot;, mode, 2],
 997                                      [&quot;stlr&quot;, mode, 2], [&quot;ldar&quot;, mode, 2]])
 998 
 999 for mode in &#39;xw&#39;:
1000     generate (LoadStoreExclusiveOp, [[&quot;ldxp&quot;, mode, 3], [&quot;ldaxp&quot;, mode, 3],
1001                                      [&quot;stxp&quot;, mode, 4], [&quot;stlxp&quot;, mode, 4]])
1002 
</pre>
</td>
</tr>
</table>
<center><a href="../../../../make/scripts/compare.sh.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="aarch64.ad.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>