#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 30 09:03:11 2023
# Process ID: 4991
# Current directory: /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1
# Command line: vivado -source project_1.xpr
# Log file: /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/vivado.log
# Journal file: /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/ip_repo/AXIslave_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- tugraz.at:user:AXI_Slave8Ports_new:1.0 - AXI_Slave8Ports_new_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ComputeCoreWrapper:1.0 - ComputeCoreWrapper_0
Successfully read diagram <cryptoprocessor> from BD file </home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd>
Upgrading '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
Wrote  : </home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ui/bd_2914acb1.ui> 
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 30 09:38:27 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 30 09:38:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg
WARNING: Simulation object /ntt_tb/fntt_data64_in was not found in the design.
WARNING: Simulation object /ntt_tb/fntt_data64_out was not found in the design.
WARNING: Simulation object /ntt_tb/intt_data64_in was not found in the design.
WARNING: Simulation object /ntt_tb/intt_data64_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/data64_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/data64_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/ntt_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/ntt_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/ntt_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/ntt_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/stage_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/stage_din was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/stage_finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/stage_dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/stage_tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/stage_tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/read_address was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/write_address was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/wea was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/data64_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/data64_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/read_address_reg was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/write_address_reg was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/ntt_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/ntt_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/ntt_finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/ntt_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/ntt_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/ntt_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_din was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_din[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_din[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_din[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_din[3] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_dout[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_dout[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_dout[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_dout[3] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_addr[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_addr[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_addr[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_addr[3] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_data[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_data[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_data[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/stage_tw_data[3] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /raddr_bitreverse was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /raddr_bitreverse_pad was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_IN[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_IN[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_IN[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_OUT[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /BTF_OUT[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[0].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_IN[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_IN[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_IN[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_OUT[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /BTF_OUT[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[1].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_IN[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_IN[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_IN[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_OUT[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /BTF_OUT[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[2].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /STAGE_INPUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /DELAY_TOTAL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /N_HALF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /CASE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /FIFO_SIZE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /rst was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /stage_in was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /finish was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /stage_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /tw_addr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /tw_data was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /counter was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /counter_inv_ntt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SEL_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SEL_BTF was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SEL_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_IN[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_IN[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_IN[2] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_OUT[0] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /BTF_OUT[1] was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /fifo_wr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /FIFO_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /fifo_rd was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /FIFO_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SHIFT_IN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /SHIFT_OUT was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk3[3].NTT_SDF_STAGE /delay_start was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[0].TW_ROM /data_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[1].TW_ROM /data_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[2].TW_ROM /data_out was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /LOGQ was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /LOGN was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /IS_Q_FIXED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /Q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_ADD was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_SUB was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_MUL was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_RED was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_BRAM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_BROM was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /DELAY_FIFO was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /BTF_GS was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /STAGE was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /clk was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /intt was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /q was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /raddr was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /dout was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /data_tw was not found in the design.
WARNING: Simulation object /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/\genblk2[3].TW_ROM /data_out was not found in the design.
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7310.402 ; gain = 80.938 ; free physical = 20596 ; free virtual = 29149
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7341.418 ; gain = 5.004 ; free physical = 20683 ; free virtual = 29205
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:251]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near "generate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endgenerate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:314]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:209]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:209]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:209]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "generate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endgenerate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:320]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wire". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "generate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endgenerate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:321]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "generate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endgenerate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:321]
CRITICAL WARNING: [HDL 9-806] Syntax error near "generate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endgenerate". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:321]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:220]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:466]
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:141]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8438.711 ; gain = 7.941 ; free physical = 20397 ; free virtual = 28962
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:141]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:136]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8505.805 ; gain = 0.000 ; free physical = 20319 ; free virtual = 28888
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:136]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8518.750 ; gain = 12.922 ; free physical = 20295 ; free virtual = 28865
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:136]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8550.852 ; gain = 0.000 ; free physical = 20300 ; free virtual = 28869
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:136]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8550.852 ; gain = 0.000 ; free physical = 20274 ; free virtual = 28856
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:136]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:350]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8609.879 ; gain = 0.000 ; free physical = 20200 ; free virtual = 28779
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:136]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:350]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:350]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8654.879 ; gain = 0.000 ; free physical = 20259 ; free virtual = 28833
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8713.930 ; gain = 0.000 ; free physical = 20270 ; free virtual = 28845
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8718.910 ; gain = 0.062 ; free physical = 20174 ; free virtual = 28747
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8739.859 ; gain = 4.918 ; free physical = 20161 ; free virtual = 28749
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8793.848 ; gain = 18.910 ; free physical = 20120 ; free virtual = 28702
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8887.062 ; gain = 0.000 ; free physical = 20171 ; free virtual = 28755
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8930.082 ; gain = 0.000 ; free physical = 20179 ; free virtual = 28756
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8930.082 ; gain = 0.000 ; free physical = 20100 ; free virtual = 28685
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [VRFC 10-3283] element index -1 into 'counter_sw' is out of bounds [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:351]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8969.008 ; gain = 9.941 ; free physical = 20100 ; free virtual = 28679
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9003.000 ; gain = 0.000 ; free physical = 20103 ; free virtual = 28687
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9067.938 ; gain = 4.918 ; free physical = 20048 ; free virtual = 28630
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9100.016 ; gain = 0.000 ; free physical = 19950 ; free virtual = 28542
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9120.023 ; gain = 1.938 ; free physical = 20009 ; free virtual = 28593
save_wave_config {/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_ct
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_tb.v:14]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/sdf_stage.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'a' [/home/florian/Desktop/proteus/mdc/ntt_op_5_6/Verilog_src/ntt/ntt_memory_wrapper.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/mdc/ntt_op_5_6/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_ct(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_ct(LOGN=4,STAGE=2)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_ct(LOGN=4,STAGE=3)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1111...
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_dit_ct(LOGQ=64,LOGN=4,Q=64'b...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=64)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
