/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [32:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [6:0] celloutsig_0_65z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_31z ? in_data[20] : celloutsig_0_12z[5];
  assign celloutsig_0_34z = in_data[40] ? celloutsig_0_25z : celloutsig_0_33z;
  assign celloutsig_1_11z = celloutsig_1_5z ? celloutsig_1_4z[4] : celloutsig_1_7z;
  assign celloutsig_0_14z = celloutsig_0_7z ? celloutsig_0_2z : celloutsig_0_7z;
  assign celloutsig_1_18z = ~(celloutsig_1_0z & celloutsig_1_11z);
  assign celloutsig_1_0z = ~in_data[188];
  assign celloutsig_1_8z = ~celloutsig_1_7z;
  assign celloutsig_1_10z = ~celloutsig_1_3z;
  assign celloutsig_0_8z = ~celloutsig_0_2z;
  assign celloutsig_0_22z = ~celloutsig_0_10z;
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_2z) & celloutsig_0_13z);
  assign celloutsig_0_0z = in_data[51:45] + in_data[75:69];
  assign celloutsig_0_65z = { celloutsig_0_17z[6:1], celloutsig_0_19z } + celloutsig_0_32z[7:1];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z } == { celloutsig_0_3z[7:1], celloutsig_0_2z };
  assign celloutsig_0_13z = in_data[76:72] == { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_15z = in_data[141:139] == { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_2z = in_data[91:84] == { in_data[16], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_12z } == { celloutsig_0_9z[12:5], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_23z = celloutsig_0_9z[6:1] == { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_1_5z = in_data[143:138] <= { in_data[140:136], 1'h1 };
  assign celloutsig_0_10z = { celloutsig_0_9z[7:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } <= { in_data[44:33], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_9z[7:4], celloutsig_0_13z } <= { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_2z = - in_data[110:101];
  assign celloutsig_0_32z = { celloutsig_0_24z[24:19], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_20z } | { celloutsig_0_3z[6:0], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_9z = { in_data[68:62], celloutsig_0_0z } | { in_data[77:65], celloutsig_0_13z };
  assign celloutsig_0_17z = { celloutsig_0_9z[3:1], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_15z } | { celloutsig_0_9z[4:2], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_64z = & { celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_1z = & in_data[13:11];
  assign celloutsig_0_15z = & { celloutsig_0_13z, celloutsig_0_9z[13:2], celloutsig_0_7z, celloutsig_0_3z, in_data[13:11] };
  assign celloutsig_1_7z = | in_data[180:177];
  assign celloutsig_1_6z = { in_data[123:121], 1'h1 } <<< in_data[117:114];
  assign celloutsig_0_24z = { celloutsig_0_0z[6:3], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_17z } <<< { in_data[68:48], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_6z[3:2], celloutsig_1_15z, celloutsig_1_6z } ^ { celloutsig_1_4z[17:13], celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_11z = celloutsig_0_0z[6:4] ^ { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_9z[13:7], celloutsig_0_1z, celloutsig_0_2z } ^ { celloutsig_0_9z[11:4], celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_0z[1] & in_data[46]) | in_data[10]);
  assign celloutsig_0_19z = ~((celloutsig_0_17z[5] & celloutsig_0_17z[4]) | celloutsig_0_15z);
  assign celloutsig_0_20z = ~((in_data[11] & celloutsig_0_9z[13]) | celloutsig_0_2z);
  assign celloutsig_0_25z = ~((celloutsig_0_1z & celloutsig_0_22z) | celloutsig_0_20z);
  assign celloutsig_0_31z = ~((celloutsig_0_4z & celloutsig_0_24z[30]) | celloutsig_0_12z[1]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (1'h1 & celloutsig_1_2z[9]));
  assign celloutsig_0_16z = ~((celloutsig_0_14z & celloutsig_0_15z) | (celloutsig_0_1z & celloutsig_0_7z));
  assign { celloutsig_1_4z[10:1], celloutsig_1_4z[12], celloutsig_1_4z[18:13] } = { celloutsig_1_2z, celloutsig_1_0z, in_data[189:184] } ^ { celloutsig_1_2z[8:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z[8:3] };
  assign celloutsig_1_4z[0] = in_data[188];
  assign { out_data[128], out_data[102:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
