
ubuntu-preinstalled/delpart:     file format elf32-littlearm


Disassembly of section .init:

00000a1c <.init>:
 a1c:	push	{r3, lr}
 a20:	bl	f44 <strspn@plt+0x2fc>
 a24:	pop	{r3, pc}

Disassembly of section .plt:

00000a28 <raise@plt-0x14>:
 a28:	push	{lr}		; (str lr, [sp, #-4]!)
 a2c:	ldr	lr, [pc, #4]	; a38 <raise@plt-0x4>
 a30:	add	lr, pc, lr
 a34:	ldr	pc, [lr, #8]!
 a38:	andeq	r2, r1, r0, ror #9

00000a3c <raise@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #73728	; 0x12000
 a44:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a48 <strcmp@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #73728	; 0x12000
 a50:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a54 <__cxa_finalize@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #73728	; 0x12000
 a5c:	ldr	pc, [ip, #1232]!	; 0x4d0

00000a60 <strtol@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #73728	; 0x12000
 a68:	ldr	pc, [ip, #1224]!	; 0x4c8

00000a6c <strcspn@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #73728	; 0x12000
 a74:	ldr	pc, [ip, #1216]!	; 0x4c0

00000a78 <free@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #73728	; 0x12000
 a80:	ldr	pc, [ip, #1208]!	; 0x4b8

00000a84 <strndup@plt>:
 a84:			; <UNDEFINED> instruction: 0xe7fd4778
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #73728	; 0x12000
 a90:	ldr	pc, [ip, #1196]!	; 0x4ac

00000a94 <memcpy@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #73728	; 0x12000
 a9c:	ldr	pc, [ip, #1188]!	; 0x4a4

00000aa0 <__strtoull_internal@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #73728	; 0x12000
 aa8:	ldr	pc, [ip, #1180]!	; 0x49c

00000aac <dcgettext@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #73728	; 0x12000
 ab4:	ldr	pc, [ip, #1172]!	; 0x494

00000ab8 <strdup@plt>:
 ab8:			; <UNDEFINED> instruction: 0xe7fd4778
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #73728	; 0x12000
 ac4:	ldr	pc, [ip, #1160]!	; 0x488

00000ac8 <__stack_chk_fail@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #73728	; 0x12000
 ad0:	ldr	pc, [ip, #1152]!	; 0x480

00000ad4 <textdomain@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #73728	; 0x12000
 adc:	ldr	pc, [ip, #1144]!	; 0x478

00000ae0 <err@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #73728	; 0x12000
 ae8:	ldr	pc, [ip, #1136]!	; 0x470

00000aec <ioctl@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #73728	; 0x12000
 af4:	ldr	pc, [ip, #1128]!	; 0x468

00000af8 <open64@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #73728	; 0x12000
 b00:	ldr	pc, [ip, #1120]!	; 0x460

00000b04 <malloc@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #73728	; 0x12000
 b0c:	ldr	pc, [ip, #1112]!	; 0x458

00000b10 <__libc_start_main@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #73728	; 0x12000
 b18:	ldr	pc, [ip, #1104]!	; 0x450

00000b1c <__gmon_start__@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #73728	; 0x12000
 b24:	ldr	pc, [ip, #1096]!	; 0x448

00000b28 <getopt_long@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #73728	; 0x12000
 b30:	ldr	pc, [ip, #1088]!	; 0x440

00000b34 <__ctype_b_loc@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #73728	; 0x12000
 b3c:	ldr	pc, [ip, #1080]!	; 0x438

00000b40 <exit@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #73728	; 0x12000
 b48:	ldr	pc, [ip, #1072]!	; 0x430

00000b4c <strtoul@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #73728	; 0x12000
 b54:	ldr	pc, [ip, #1064]!	; 0x428

00000b58 <strlen@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #73728	; 0x12000
 b60:	ldr	pc, [ip, #1056]!	; 0x420

00000b64 <strchr@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #73728	; 0x12000
 b6c:	ldr	pc, [ip, #1048]!	; 0x418

00000b70 <warnx@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #73728	; 0x12000
 b78:	ldr	pc, [ip, #1040]!	; 0x410

00000b7c <__errno_location@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #73728	; 0x12000
 b84:	ldr	pc, [ip, #1032]!	; 0x408

00000b88 <__vasprintf_chk@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #73728	; 0x12000
 b90:	ldr	pc, [ip, #1024]!	; 0x400

00000b94 <memset@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #73728	; 0x12000
 b9c:	ldr	pc, [ip, #1016]!	; 0x3f8

00000ba0 <fgetc@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #73728	; 0x12000
 ba8:	ldr	pc, [ip, #1008]!	; 0x3f0

00000bac <__printf_chk@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #73728	; 0x12000
 bb4:	ldr	pc, [ip, #1000]!	; 0x3e8

00000bb8 <strtod@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #73728	; 0x12000
 bc0:	ldr	pc, [ip, #992]!	; 0x3e0

00000bc4 <__fprintf_chk@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #73728	; 0x12000
 bcc:	ldr	pc, [ip, #984]!	; 0x3d8

00000bd0 <setlocale@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #73728	; 0x12000
 bd8:	ldr	pc, [ip, #976]!	; 0x3d0

00000bdc <errx@plt>:
 bdc:	add	ip, pc, #0, 12
 be0:	add	ip, ip, #73728	; 0x12000
 be4:	ldr	pc, [ip, #968]!	; 0x3c8

00000be8 <fputc@plt>:
 be8:	add	ip, pc, #0, 12
 bec:	add	ip, ip, #73728	; 0x12000
 bf0:	ldr	pc, [ip, #960]!	; 0x3c0

00000bf4 <localeconv@plt>:
 bf4:	add	ip, pc, #0, 12
 bf8:	add	ip, ip, #73728	; 0x12000
 bfc:	ldr	pc, [ip, #952]!	; 0x3b8

00000c00 <__strtoll_internal@plt>:
 c00:	add	ip, pc, #0, 12
 c04:	add	ip, ip, #73728	; 0x12000
 c08:	ldr	pc, [ip, #944]!	; 0x3b0

00000c0c <bindtextdomain@plt>:
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #73728	; 0x12000
 c14:	ldr	pc, [ip, #936]!	; 0x3a8

00000c18 <fputs@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #73728	; 0x12000
 c20:	ldr	pc, [ip, #928]!	; 0x3a0

00000c24 <strncmp@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #73728	; 0x12000
 c2c:	ldr	pc, [ip, #920]!	; 0x398

00000c30 <abort@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #73728	; 0x12000
 c38:	ldr	pc, [ip, #912]!	; 0x390

00000c3c <__snprintf_chk@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #73728	; 0x12000
 c44:	ldr	pc, [ip, #904]!	; 0x388

00000c48 <strspn@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #73728	; 0x12000
 c50:	ldr	pc, [ip, #896]!	; 0x380

Disassembly of section .text:

00000c58 <.text>:
     c58:	blmi	fe293684 <strspn@plt+0xfe292a3c>
     c5c:	ldrblt	r4, [r0, #1146]!	; 0x47a
     c60:	stmibmi	r9, {r1, r2, r3, r9, sl, lr}
     c64:	ldmpl	r3, {r0, r4, r5, r7, ip, sp, pc}^
     c68:	stcmi	6, cr4, [r8, #28]
     c6c:	andcs	r4, r6, r9, ror r4
     c70:			; <UNDEFINED> instruction: 0x932f681b
     c74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     c78:			; <UNDEFINED> instruction: 0xf7ff447d
     c7c:	stmibmi	r4, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
     c80:	strtmi	r2, [r8], -r0, lsl #8
     c84:			; <UNDEFINED> instruction: 0xf7ff4479
     c88:	strtmi	lr, [r8], -r2, asr #31
     c8c:	svc	0x0022f7ff
     c90:	bmi	fe053a98 <strspn@plt+0xfe052e50>
     c94:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
     c98:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
     c9c:			; <UNDEFINED> instruction: 0xf7ff9400
     ca0:	ldclmi	15, cr14, [lr, #-272]!	; 0xfffffef0
     ca4:	cfstrdne	mvd4, [r3], {125}	; 0x7d
     ca8:	ldmdacs	r6, {r0, r3, r5, ip, lr, pc}^
     cac:	ldmdbmi	ip!, {r0, r4, r8, ip, lr, pc}^
     cb0:	strtmi	r2, [r0], -r5, lsl #4
     cb4:			; <UNDEFINED> instruction: 0xf7ff4479
     cb8:	bmi	1ebc8a8 <strspn@plt+0x1ebbc60>
     cbc:	stmiapl	sl!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}
     cc0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     cc4:	andcs	r4, r1, r1, lsl #12
     cc8:	svc	0x0070f7ff
     ccc:			; <UNDEFINED> instruction: 0xf7ff4620
     cd0:	stmdacs	r8!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
     cd4:	ldmdbmi	r5!, {r0, r2, r4, r6, ip, lr, pc}^
     cd8:	blmi	1d52560 <strspn@plt+0x1d51918>
     cdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     ce0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     ce4:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     ce8:	tstcs	r1, lr, ror #22
     cec:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     cf0:	strtmi	r4, [r0], -r2, lsl #12
     cf4:	svc	0x0066f7ff
     cf8:			; <UNDEFINED> instruction: 0xf7ff2001
     cfc:	svccs	0x0003ef22
     d00:	adchi	pc, pc, r0, asr #32
     d04:			; <UNDEFINED> instruction: 0x46216870
     d08:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
     d0c:	vmull.p8	<illegal reg q8.5>, d0, d5
     d10:	stmdbmi	r8!, {r0, r4, r7, pc}^
     d14:	strtmi	r2, [r0], -r5, lsl #4
     d18:	ldrbtmi	r6, [r9], #-2230	; 0xfffff74a
     d1c:			; <UNDEFINED> instruction: 0xf7ff2700
     d20:	strmi	lr, [r1], -r6, asr #29
     d24:			; <UNDEFINED> instruction: 0xf0004630
     d28:	eorscs	pc, ip, #8640	; 0x21c0
     d2c:	strcs	r4, [r0], -r1, lsr #12
     d30:	strvs	lr, [r8, -sp, asr #19]
     d34:	strvs	lr, [sl, -sp, asr #19]
     d38:	stmdage	lr, {r0, r1, r9, sl, lr}
     d3c:	strcc	lr, [ip], #-2509	; 0xfffff633
     d40:	svc	0x0028f7ff
     d44:			; <UNDEFINED> instruction: 0x4621223c
     d48:	ldrls	sl, [sp], #-2078	; 0xfffff7e2
     d4c:	svc	0x0022f7ff
     d50:	bge	1125f8 <strspn@plt+0x1119b0>
     d54:	msrcs	(UNDEF: 105), r1
     d58:	strcs	r2, [r2, #-920]	; 0xfffffc68
     d5c:	blge	22597c <strspn@plt+0x224d34>
     d60:	strls	r9, [r4, #-1029]	; 0xfffffbfb
     d64:			; <UNDEFINED> instruction: 0xf7ff9307
     d68:	stmdacs	r0, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
     d6c:	bmi	14b5330 <strspn@plt+0x14b46e8>
     d70:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
     d74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     d78:	subsmi	r9, sl, pc, lsr #22
     d7c:	eorslt	sp, r1, r5, ror #2
     d80:	blmi	13b0548 <strspn@plt+0x13af900>
     d84:	stmdbmi	lr, {r0, r2, r9, sp}^
     d88:	stmiapl	fp!, {r5, r9, sl, lr}^
     d8c:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
     d90:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d94:			; <UNDEFINED> instruction: 0xf7ff4631
     d98:	stmdbmi	sl, {r6, r8, r9, sl, fp, sp, lr, pc}^
     d9c:	strtmi	r2, [r0], -r5, lsl #4
     da0:			; <UNDEFINED> instruction: 0xf7ff4479
     da4:	blmi	ffc7bc <strspn@plt+0xffbb74>
     da8:	stmiapl	fp!, {r0, r8, sp}^
     dac:			; <UNDEFINED> instruction: 0x4602681b
     db0:			; <UNDEFINED> instruction: 0xf7ff4630
     db4:	ldrtmi	lr, [r1], -r8, lsl #30
     db8:			; <UNDEFINED> instruction: 0xf7ff200a
     dbc:	stmdbmi	r2, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}^
     dc0:	strtmi	r2, [r0], -r5, lsl #4
     dc4:			; <UNDEFINED> instruction: 0xf7ff4479
     dc8:			; <UNDEFINED> instruction: 0x4631ee72
     dcc:	svc	0x0024f7ff
     dd0:	andcs	r4, r5, #1015808	; 0xf8000
     dd4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     dd8:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ddc:			; <UNDEFINED> instruction: 0xf7ff4631
     de0:	ldmdbmi	fp!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
     de4:	strtmi	r2, [r0], -r5, lsl #4
     de8:			; <UNDEFINED> instruction: 0xf7ff4479
     dec:	ldmdbmi	r9!, {r5, r6, r9, sl, fp, sp, lr, pc}
     df0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     df4:	strtmi	r4, [r0], -r3, lsl #12
     df8:			; <UNDEFINED> instruction: 0xf7ff9303
     dfc:	ldmdbmi	r6!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
     e00:	ldrbtmi	r4, [r9], #-2614	; 0xfffff5ca
     e04:	ldmdbmi	r6!, {r8, ip, pc}
     e08:	blls	d1ff8 <strspn@plt+0xd13b0>
     e0c:	andls	r4, r1, r9, ror r4
     e10:			; <UNDEFINED> instruction: 0xf7ff2001
     e14:	ldmdbmi	r3!, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
     e18:	strtmi	r2, [r0], -r5, lsl #4
     e1c:			; <UNDEFINED> instruction: 0xf7ff4479
     e20:	bmi	c7c740 <strspn@plt+0xc7baf8>
     e24:			; <UNDEFINED> instruction: 0x4601447a
     e28:			; <UNDEFINED> instruction: 0xf7ff2001
     e2c:	strtmi	lr, [r0], -r0, asr #29
     e30:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     e34:	andcs	r4, r5, #737280	; 0xb4000
     e38:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     e3c:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     e40:			; <UNDEFINED> instruction: 0x46016872
     e44:			; <UNDEFINED> instruction: 0xf7ff2001
     e48:			; <UNDEFINED> instruction: 0xf7ffee4c
     e4c:	stmdbmi	r8!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     e50:	andcs	r4, r5, #32, 12	; 0x2000000
     e54:			; <UNDEFINED> instruction: 0xf7ff4479
     e58:	strmi	lr, [r1], -sl, lsr #28
     e5c:			; <UNDEFINED> instruction: 0xf7ff2001
     e60:	stmdbmi	r4!, {r6, r9, sl, fp, sp, lr, pc}
     e64:	strtmi	r2, [r0], -r5, lsl #4
     e68:			; <UNDEFINED> instruction: 0xf7ff4479
     e6c:			; <UNDEFINED> instruction: 0xf7ffee20
     e70:	stmdbmi	r1!, {r7, r9, sl, fp, sp, lr, pc}
     e74:	strtmi	r4, [r0], -lr, lsl #22
     e78:	andcs	r4, r5, #2030043136	; 0x79000000
     e7c:	svclt	0x0000e730
     e80:			; <UNDEFINED> instruction: 0x000122b8
     e84:	andeq	r0, r0, r8, asr #1
     e88:	strdeq	r1, [r0], -r4
     e8c:			; <UNDEFINED> instruction: 0x00001bb4
     e90:	muleq	r0, r4, fp
     e94:	andeq	r2, r1, lr, asr #2
     e98:	muleq	r0, lr, fp
     e9c:	andeq	r2, r1, r0, ror r2
     ea0:	andeq	r1, r0, r8, lsl #23
     ea4:	andeq	r0, r0, r0, ror #1
     ea8:	andeq	r1, r0, r8, lsl #23
     eac:	andeq	r1, r0, lr, ror #24
     eb0:	andeq	r0, r0, ip, asr #1
     eb4:	andeq	r1, r0, r2, lsl #25
     eb8:	andeq	r2, r1, r2, lsr #3
     ebc:	ldrdeq	r0, [r0], -r8
     ec0:	andeq	r1, r0, ip, asr #21
     ec4:	andeq	r1, r0, r4, asr #21
     ec8:	andeq	r1, r0, r8, asr #21
     ecc:	andeq	r1, r0, lr, ror #21
     ed0:	andeq	r1, r0, r8, ror #21
     ed4:	strdeq	r1, [r0], -r2
     ed8:	andeq	r1, r0, r2, lsl fp
     edc:	andeq	r1, r0, ip, ror #21
     ee0:	strdeq	r1, [r0], -r4
     ee4:	andeq	r1, r0, r8, lsl #22
     ee8:	andeq	r1, r0, ip, lsl fp
     eec:	andeq	r1, r0, r2, asr fp
     ef0:	andeq	r1, r0, ip, ror #22
     ef4:	andeq	r1, r0, ip, lsl #22
     ef8:	ldrdeq	r1, [r0], -r4
     efc:	bleq	3d040 <strspn@plt+0x3c3f8>
     f00:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f04:	strbtmi	fp, [sl], -r2, lsl #24
     f08:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f0c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f10:	ldrmi	sl, [sl], #776	; 0x308
     f14:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f18:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f1c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f20:			; <UNDEFINED> instruction: 0xf85a4b06
     f24:	stmdami	r6, {r0, r1, ip, sp}
     f28:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f2c:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
     f30:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     f34:	andeq	r1, r1, r4, ror #31
     f38:	strheq	r0, [r0], -ip
     f3c:	ldrdeq	r0, [r0], -r4
     f40:	ldrdeq	r0, [r0], -ip
     f44:	ldr	r3, [pc, #20]	; f60 <strspn@plt+0x318>
     f48:	ldr	r2, [pc, #20]	; f64 <strspn@plt+0x31c>
     f4c:	add	r3, pc, r3
     f50:	ldr	r2, [r3, r2]
     f54:	cmp	r2, #0
     f58:	bxeq	lr
     f5c:	b	b1c <__gmon_start__@plt>
     f60:	andeq	r1, r1, r4, asr #31
     f64:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f68:	blmi	1d2f88 <strspn@plt+0x1d2340>
     f6c:	bmi	1d2154 <strspn@plt+0x1d150c>
     f70:	addmi	r4, r3, #2063597568	; 0x7b000000
     f74:	andle	r4, r3, sl, ror r4
     f78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f7c:	ldrmi	fp, [r8, -r3, lsl #2]
     f80:	svclt	0x00004770
     f84:	muleq	r1, ip, r0
     f88:	muleq	r1, r8, r0
     f8c:	andeq	r1, r1, r0, lsr #31
     f90:	andeq	r0, r0, r4, asr #1
     f94:	stmdbmi	r9, {r3, fp, lr}
     f98:	bmi	252180 <strspn@plt+0x251538>
     f9c:	bne	252188 <strspn@plt+0x251540>
     fa0:	svceq	0x00cb447a
     fa4:			; <UNDEFINED> instruction: 0x01a1eb03
     fa8:	andle	r1, r3, r9, asr #32
     fac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fb0:	ldrmi	fp, [r8, -r3, lsl #2]
     fb4:	svclt	0x00004770
     fb8:	andeq	r2, r1, r0, ror r0
     fbc:	andeq	r2, r1, ip, rrx
     fc0:	andeq	r1, r1, r4, ror pc
     fc4:	andeq	r0, r0, r4, ror #1
     fc8:	blmi	2ae3f0 <strspn@plt+0x2ad7a8>
     fcc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     fd0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     fd4:	blmi	26f588 <strspn@plt+0x26e940>
     fd8:	ldrdlt	r5, [r3, -r3]!
     fdc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     fe0:			; <UNDEFINED> instruction: 0xf7ff6818
     fe4:			; <UNDEFINED> instruction: 0xf7ffed38
     fe8:	blmi	1c0eec <strspn@plt+0x1c02a4>
     fec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     ff0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     ff4:	andeq	r2, r1, sl, lsr r0
     ff8:	andeq	r1, r1, r4, asr #30
     ffc:	andeq	r0, r0, r0, asr #1
    1000:	andeq	r2, r1, r2, lsr #32
    1004:	andeq	r2, r1, sl, lsl r0
    1008:	svclt	0x0000e7c4
    100c:	andeq	r0, r0, r0
    1010:	andvs	r2, fp, r0, lsl #6
    1014:			; <UNDEFINED> instruction: 0xb328b410
    1018:	mulmi	r0, r0, r9
    101c:	tstle	ip, pc, lsr #24
    1020:	mulcc	r1, r0, r9
    1024:	andcc	r4, r1, r4, lsl #12
    1028:	rscsle	r2, r9, pc, lsr #22
    102c:	andvs	r2, fp, r1, lsl #6
    1030:	mulcc	r1, r4, r9
    1034:	svclt	0x00182b2f
    1038:	andle	r2, sl, r0, lsl #22
    103c:			; <UNDEFINED> instruction: 0xf1c04603
    1040:	ldmdane	sl, {r1}
    1044:			; <UNDEFINED> instruction: 0xf913600a
    1048:	bcs	cc54 <strspn@plt+0xc00c>
    104c:	bcs	bf0cb4 <strspn@plt+0xbf006c>
    1050:			; <UNDEFINED> instruction: 0x4620d1f7
    1054:	blmi	13f1d0 <strspn@plt+0x13e588>
    1058:	stccs	7, cr4, [r0], {112}	; 0x70
    105c:			; <UNDEFINED> instruction: 0x4604d0f9
    1060:	strb	r3, [r3, r1]!
    1064:	ldrb	r4, [r4, r4, lsl #12]!
    1068:			; <UNDEFINED> instruction: 0x460eb570
    106c:	mulne	r0, r0, r9
    1070:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1074:	cmplt	r1, r8, lsl #12
    1078:			; <UNDEFINED> instruction: 0x4630295c
    107c:			; <UNDEFINED> instruction: 0xf7ffd008
    1080:	ldmdblt	r8!, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    1084:	strpl	r3, [r9, -r1, lsl #8]!
    1088:	stmdbcs	r0, {r5, r9, sl, lr}
    108c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1090:			; <UNDEFINED> instruction: 0xf993192b
    1094:			; <UNDEFINED> instruction: 0xb12b3001
    1098:	strpl	r3, [r9, -r2, lsl #8]!
    109c:	stmdbcs	r0, {r5, r9, sl, lr}
    10a0:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    10a4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    10a8:	mvnsmi	lr, sp, lsr #18
    10ac:	bmi	8d290c <strspn@plt+0x8d1cc4>
    10b0:	blmi	8ed2c0 <strspn@plt+0x8ec678>
    10b4:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    10b8:	strmi	r4, [r8], r4, lsl #12
    10bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    10c0:			; <UNDEFINED> instruction: 0xf04f9301
    10c4:	strls	r0, [r0, -r0, lsl #6]
    10c8:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    10cc:	tstlt	r4, r7
    10d0:	mulcc	r0, r4, r9
    10d4:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    10d8:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    10dc:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    10e0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    10e4:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    10e8:	ldrtmi	r4, [fp], -r5, lsl #12
    10ec:			; <UNDEFINED> instruction: 0x46694632
    10f0:			; <UNDEFINED> instruction: 0xf7ff4620
    10f4:	stmdavs	fp!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    10f8:	blls	2f74c <strspn@plt+0x2eb04>
    10fc:	rscle	r4, sl, r3, lsr #5
    1100:			; <UNDEFINED> instruction: 0xf993b11b
    1104:	blcs	d10c <strspn@plt+0xc4c4>
    1108:	bmi	4358a4 <strspn@plt+0x434c5c>
    110c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1114:	subsmi	r9, sl, r1, lsl #22
    1118:	andlt	sp, r2, sp, lsl #2
    111c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1120:	blcs	893954 <strspn@plt+0x892d0c>
    1124:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1128:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    112c:	strbmi	r4, [r2], -r3, lsr #12
    1130:			; <UNDEFINED> instruction: 0xf7ff4479
    1134:			; <UNDEFINED> instruction: 0xf7ffecd6
    1138:	svclt	0x0000ecc8
    113c:	andeq	r1, r1, lr, asr lr
    1140:	andeq	r0, r0, r8, asr #1
    1144:	andeq	r1, r1, r6, lsr #30
    1148:	andeq	r1, r0, r4, lsl #18
    114c:	andeq	r1, r1, r6, lsl #28
    1150:	andeq	r1, r1, r0, ror #29
    1154:			; <UNDEFINED> instruction: 0x000018b4
    1158:	addlt	fp, r3, r0, lsl #10
    115c:	tstls	r0, r7, lsl #24
    1160:			; <UNDEFINED> instruction: 0xf7ff9001
    1164:	ldrbtmi	lr, [ip], #-3340	; 0xfffff2f4
    1168:	ldmib	sp, {r1, r5, r8, sp}^
    116c:	andvs	r2, r1, r0, lsl #6
    1170:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1174:			; <UNDEFINED> instruction: 0xf7ff4479
    1178:	svclt	0x0000ecb4
    117c:	muleq	r1, lr, lr
    1180:	andeq	r1, r0, r0, ror r8
    1184:			; <UNDEFINED> instruction: 0x4604b538
    1188:			; <UNDEFINED> instruction: 0xf7ff460d
    118c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1190:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1194:	lfmlt	f5, 1, [r8, #-0]
    1198:	strtmi	r4, [r0], -r9, lsr #12
    119c:			; <UNDEFINED> instruction: 0xffdcf7ff
    11a0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    11a4:			; <UNDEFINED> instruction: 0x47706018
    11a8:	andeq	r1, r1, r2, ror #28
    11ac:	svcmi	0x00f0e92d
    11b0:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    11b4:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    11b8:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    11bc:			; <UNDEFINED> instruction: 0xf8df2500
    11c0:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    11c4:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    11c8:	movwls	r6, #55323	; 0xd81b
    11cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    11d0:	strmi	lr, [r0, #-2505]	; 0xfffff637
    11d4:	strmi	r9, [r5], -r2, lsl #4
    11d8:	ldcl	7, cr15, [r0], {255}	; 0xff
    11dc:	stccs	6, cr4, [r0, #-16]
    11e0:	adchi	pc, r9, r0
    11e4:	mulvs	r0, r5, r9
    11e8:			; <UNDEFINED> instruction: 0xf0002e00
    11ec:			; <UNDEFINED> instruction: 0xf7ff80a4
    11f0:	strtmi	lr, [sl], -r2, lsr #25
    11f4:	strmi	r6, [r2], r1, lsl #16
    11f8:			; <UNDEFINED> instruction: 0xf912e001
    11fc:	rscslt	r6, r3, #1, 30
    1200:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1204:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1208:	mcrcs	1, 1, sp, cr13, cr7, {7}
    120c:	addshi	pc, r3, r0
    1210:	bleq	c3d64c <strspn@plt+0xc3ca04>
    1214:	ldrmi	r4, [sl], -r8, lsr #12
    1218:	ldrbmi	r6, [r9], -r3, lsr #32
    121c:			; <UNDEFINED> instruction: 0xf7ff930c
    1220:	cdpls	12, 0, cr14, cr12, cr0, {2}
    1224:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1228:	smlabteq	r0, sp, r9, lr
    122c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1230:			; <UNDEFINED> instruction: 0xf0402d00
    1234:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1238:	tsthi	r6, r0	; <UNPREDICTABLE>
    123c:	mulpl	r0, r6, r9
    1240:			; <UNDEFINED> instruction: 0xf0002d00
    1244:	andcs	r8, r0, #12, 2
    1248:	cdp	3, 0, cr2, cr8, cr0, {0}
    124c:			; <UNDEFINED> instruction: 0x4657ba10
    1250:	andsls	pc, r8, sp, asr #17
    1254:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1258:			; <UNDEFINED> instruction: 0x469246b1
    125c:			; <UNDEFINED> instruction: 0xf999469b
    1260:	bcs	1a4926c <strspn@plt+0x1a48624>
    1264:	addhi	pc, sp, r0
    1268:	msreq	CPSR_, r2, lsr #32
    126c:			; <UNDEFINED> instruction: 0xf0402942
    1270:			; <UNDEFINED> instruction: 0xf99980e9
    1274:	bcs	9284 <strspn@plt+0x863c>
    1278:	bicshi	pc, r3, r0
    127c:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1280:	subsle	r2, r8, r0, lsl #16
    1284:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1288:			; <UNDEFINED> instruction: 0x4630d055
    128c:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1290:	movweq	lr, #47706	; 0xba5a
    1294:	cmple	lr, r5, lsl #12
    1298:	mulne	r0, r9, r9
    129c:	suble	r2, sl, r0, lsl #18
    12a0:			; <UNDEFINED> instruction: 0x462a4630
    12a4:			; <UNDEFINED> instruction: 0xf7ff4649
    12a8:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    12ac:			; <UNDEFINED> instruction: 0xf919d143
    12b0:	strbmi	ip, [sp], #-5
    12b4:	svceq	0x0030f1bc
    12b8:			; <UNDEFINED> instruction: 0xf108d10a
    12bc:	bl	fea032c8 <strspn@plt+0xfea02680>
    12c0:	bl	141edc <strspn@plt+0x141294>
    12c4:			; <UNDEFINED> instruction: 0xf9150803
    12c8:			; <UNDEFINED> instruction: 0xf1bccf01
    12cc:	rscsle	r0, r8, r0, lsr pc
    12d0:			; <UNDEFINED> instruction: 0xf833683b
    12d4:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    12d8:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    12dc:	ldrle	r4, [lr, #1705]!	; 0x6a9
    12e0:	strtmi	r2, [r8], -r0, lsl #6
    12e4:	bne	43cb4c <strspn@plt+0x43bf04>
    12e8:	eorvs	r4, r3, sl, lsl r6
    12ec:			; <UNDEFINED> instruction: 0xf7ff930c
    12f0:			; <UNDEFINED> instruction: 0xf8ddebd8
    12f4:	strmi	r9, [r9, #48]!	; 0x30
    12f8:	strmi	r6, [r2], r5, lsr #16
    12fc:			; <UNDEFINED> instruction: 0xf000468b
    1300:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1304:	adchi	pc, r6, r0
    1308:	mvnscc	pc, #16, 2
    130c:			; <UNDEFINED> instruction: 0xf1419304
    1310:	movwls	r3, #21503	; 0x53ff
    1314:	ldrdeq	lr, [r4, -sp]
    1318:	mvnscc	pc, #79	; 0x4f
    131c:	andeq	pc, r2, #111	; 0x6f
    1320:	svclt	0x0008428b
    1324:			; <UNDEFINED> instruction: 0xd3274282
    1328:	svceq	0x0000f1b9
    132c:			; <UNDEFINED> instruction: 0xf999d003
    1330:	bcs	9338 <strspn@plt+0x86f0>
    1334:	tstcs	r6, #-1073741788	; 0xc0000024
    1338:	ldreq	pc, [r5, #-111]	; 0xffffff91
    133c:	bmi	ff4993d0 <strspn@plt+0xff498788>
    1340:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1344:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1348:	subsmi	r9, sl, sp, lsl #22
    134c:	orrshi	pc, r6, r0, asr #32
    1350:	andlt	r4, pc, r8, lsr #12
    1354:	blhi	bc650 <strspn@plt+0xbba08>
    1358:	svchi	0x00f0e8bd
    135c:			; <UNDEFINED> instruction: 0xf1109b01
    1360:			; <UNDEFINED> instruction: 0xf04f37ff
    1364:			; <UNDEFINED> instruction: 0xf06f31ff
    1368:			; <UNDEFINED> instruction: 0xf1430002
    136c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1370:	adcsmi	fp, r8, #8, 30
    1374:	svcge	0x005ff4bf
    1378:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    137c:	rsbmi	sp, fp, #913408	; 0xdf000
    1380:			; <UNDEFINED> instruction: 0xf999e7dc
    1384:			; <UNDEFINED> instruction: 0xf0222002
    1388:	bcs	1081c10 <strspn@plt+0x1080fc8>
    138c:	svcge	0x0076f47f
    1390:	mulcs	r3, r9, r9
    1394:			; <UNDEFINED> instruction: 0xf47f2a00
    1398:			; <UNDEFINED> instruction: 0x464eaf71
    139c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    13a0:			; <UNDEFINED> instruction: 0x9018f8dd
    13a4:	blge	13bae0 <strspn@plt+0x13ae98>
    13a8:	ldcmi	3, cr9, [r8, #24]!
    13ac:	mulne	r0, r6, r9
    13b0:			; <UNDEFINED> instruction: 0x4628447d
    13b4:			; <UNDEFINED> instruction: 0xf7ff9109
    13b8:	stmdbls	r9, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    13bc:			; <UNDEFINED> instruction: 0xf0002800
    13c0:	blne	10e18ac <strspn@plt+0x10e0c64>
    13c4:			; <UNDEFINED> instruction: 0xf1039309
    13c8:			; <UNDEFINED> instruction: 0xf1be0e01
    13cc:			; <UNDEFINED> instruction: 0xf0000f00
    13d0:	blls	1a1900 <strspn@plt+0x1a0cb8>
    13d4:	mrscs	r2, (UNDEF: 0)
    13d8:	blvc	ff8fbd1c <strspn@plt+0xff8fb0d4>
    13dc:	blls	52e4c <strspn@plt+0x52204>
    13e0:			; <UNDEFINED> instruction: 0xf0402b00
    13e4:	b	14218ac <strspn@plt+0x1420c64>
    13e8:	cmple	r7, r1, lsl #6
    13ec:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    13f0:	rdfnee	f0, f5, f0
    13f4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    13f8:	and	r4, r4, ip, lsr #13
    13fc:	movweq	lr, #23124	; 0x5a54
    1400:	ldfccp	f7, [pc], #48	; 1438 <strspn@plt+0x7f0>
    1404:	blx	358e6 <strspn@plt+0x34c9e>
    1408:			; <UNDEFINED> instruction: 0xf1bcf20b
    140c:	blx	291412 <strspn@plt+0x2907ca>
    1410:	blx	fe809c1e <strspn@plt+0xfe808fd6>
    1414:	strmi	r0, [sl], #-266	; 0xfffffef6
    1418:			; <UNDEFINED> instruction: 0xf0004611
    141c:	strcs	r8, [r0], #-252	; 0xffffff04
    1420:	bcs	a828 <strspn@plt+0x9be0>
    1424:	blx	fe8357d6 <strspn@plt+0xfe834b8e>
    1428:			; <UNDEFINED> instruction: 0xf04f670a
    142c:	blx	fea84c36 <strspn@plt+0xfea83fee>
    1430:	ldrtmi	r2, [lr], -r2, lsl #6
    1434:	bl	10c7a94 <strspn@plt+0x10c6e4c>
    1438:	blcs	2078 <strspn@plt+0x1430>
    143c:	strcs	sp, [r1], #-222	; 0xffffff22
    1440:	ldrb	r2, [fp, r0, lsl #10]
    1444:			; <UNDEFINED> instruction: 0xf47f2a00
    1448:			; <UNDEFINED> instruction: 0xe7a6af19
    144c:			; <UNDEFINED> instruction: 0xf43f2d00
    1450:			; <UNDEFINED> instruction: 0xe791af72
    1454:	movweq	lr, #47706	; 0xba5a
    1458:	svcge	0x0066f47f
    145c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1460:	stmib	r9, {sl, ip, sp}^
    1464:	strb	r3, [sl, -r0, lsl #8]!
    1468:	strcc	lr, [r0], #-2525	; 0xfffff623
    146c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    1470:	strb	r3, [r4, -r0, lsl #8]!
    1474:			; <UNDEFINED> instruction: 0x4e0ae9dd
    1478:	smlabteq	r0, sp, r9, lr
    147c:	streq	pc, [r1, #-111]!	; 0xffffff91
    1480:	tstlt	r3, r2, lsl #22
    1484:			; <UNDEFINED> instruction: 0xf8c39b02
    1488:	ldmib	sp, {sp, lr, pc}^
    148c:	strmi	r1, [fp], -r4, lsl #4
    1490:	svclt	0x00144313
    1494:	movwcs	r2, #769	; 0x301
    1498:	svceq	0x0000f1be
    149c:	movwcs	fp, #3848	; 0xf08
    14a0:			; <UNDEFINED> instruction: 0xf0002b00
    14a4:	blls	261778 <strspn@plt+0x260b30>
    14a8:			; <UNDEFINED> instruction: 0xf8cd2001
    14ac:	tstcs	r0, r4, lsr #32
    14b0:	ldfccp	f7, [pc], #12	; 14c4 <strspn@plt+0x87c>
    14b4:	strtmi	r9, [r8], r6, lsl #22
    14b8:	b	13e64c8 <strspn@plt+0x13e5880>
    14bc:	ldrmi	r7, [sl], r3, ror #23
    14c0:	b	15394d8 <strspn@plt+0x1538890>
    14c4:			; <UNDEFINED> instruction: 0xf10c0305
    14c8:			; <UNDEFINED> instruction: 0xd11d3cff
    14cc:	vqdmulh.s<illegal width 8>	d15, d11, d0
    14d0:	svccc	0x00fff1bc
    14d4:	andcs	pc, r1, #10240	; 0x2800
    14d8:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    14dc:	ldrmi	r4, [r1], -sl, lsl #8
    14e0:	strcs	sp, [r0], #-18	; 0xffffffee
    14e4:	bcs	a8ec <strspn@plt+0x9ca4>
    14e8:	blx	fe83589e <strspn@plt+0xfe834c56>
    14ec:			; <UNDEFINED> instruction: 0xf04f670a
    14f0:	blx	fea84cfa <strspn@plt+0xfea840b2>
    14f4:	ldrtmi	r2, [lr], -r2, lsl #6
    14f8:	bl	10c7b58 <strspn@plt+0x10c6f10>
    14fc:	blcs	213c <strspn@plt+0x14f4>
    1500:	strcs	sp, [r1], #-223	; 0xffffff21
    1504:	ldrb	r2, [ip, r0, lsl #10]
    1508:	smlabteq	r6, sp, r9, lr
    150c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    1510:			; <UNDEFINED> instruction: 0xf04f0104
    1514:			; <UNDEFINED> instruction: 0x9c020a0a
    1518:	bleq	3d65c <strspn@plt+0x3ca14>
    151c:			; <UNDEFINED> instruction: 0xf8dd2900
    1520:	svclt	0x00088024
    1524:	tstle	r1, #720896	; 0xb0000
    1528:	movweq	lr, #43802	; 0xab1a
    152c:	andeq	lr, fp, #76800	; 0x12c00
    1530:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1534:	movweq	lr, #43795	; 0xab13
    1538:	andeq	lr, fp, #67584	; 0x10800
    153c:	beq	fc190 <strspn@plt+0xfb548>
    1540:	bleq	bc250 <strspn@plt+0xbb608>
    1544:	svclt	0x0008458b
    1548:	mvnle	r4, #545259520	; 0x20800000
    154c:	svceq	0x0000f1b8
    1550:	tstcs	r0, r2, lsl r0
    1554:	movweq	lr, #43802	; 0xab1a
    1558:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    155c:	andeq	lr, fp, #76800	; 0x12c00
    1560:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1564:	movweq	lr, #43795	; 0xab13
    1568:	andeq	lr, fp, #67584	; 0x10800
    156c:	beq	fc1c0 <strspn@plt+0xfb578>
    1570:	bleq	bc280 <strspn@plt+0xbb638>
    1574:	mvnle	r4, r8, lsl #11
    1578:	strcs	r2, [r0, -r1, lsl #12]
    157c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    1580:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1584:	andsls	pc, r0, sp, asr #17
    1588:	strtmi	r4, [r9], -r0, lsr #12
    158c:	movwcs	r2, #522	; 0x20a
    1590:			; <UNDEFINED> instruction: 0xf870f001
    1594:	strtmi	r4, [r9], -r0, lsr #12
    1598:	strmi	lr, [r2, #-2509]	; 0xfffff633
    159c:			; <UNDEFINED> instruction: 0x46994690
    15a0:	movwcs	r2, #522	; 0x20a
    15a4:			; <UNDEFINED> instruction: 0xf866f001
    15a8:	bl	11c7c7c <strspn@plt+0x11c7034>
    15ac:	ldmne	fp, {r0, r1, r2, sl, fp}^
    15b0:			; <UNDEFINED> instruction: 0x0c0ceb4c
    15b4:	bl	1307c28 <strspn@plt+0x1306fe0>
    15b8:	ldrtmi	r0, [r2], -r7, lsl #24
    15bc:			; <UNDEFINED> instruction: 0x463b18de
    15c0:	streq	lr, [ip, -ip, asr #22]
    15c4:	strmi	r4, [sp], -r4, lsl #12
    15c8:	svceq	0x0000f1b8
    15cc:			; <UNDEFINED> instruction: 0x4650d014
    15d0:			; <UNDEFINED> instruction: 0xf0014659
    15d4:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    15d8:			; <UNDEFINED> instruction: 0xf001464b
    15dc:	strmi	pc, [fp], -fp, asr #16
    15e0:	ldmib	sp, {r1, r9, sl, lr}^
    15e4:			; <UNDEFINED> instruction: 0xf0010106
    15e8:	blls	3f704 <strspn@plt+0x3eabc>
    15ec:	movwls	r1, #2075	; 0x81b
    15f0:	bl	10681fc <strspn@plt+0x10675b4>
    15f4:	movwls	r0, #4867	; 0x1303
    15f8:	movwcs	lr, #10717	; 0x29dd
    15fc:	svclt	0x00082b00
    1600:	sbcle	r2, r1, #40960	; 0xa000
    1604:	strmi	lr, [r9, #-2525]	; 0xfffff623
    1608:			; <UNDEFINED> instruction: 0x9010f8dd
    160c:	movwcs	lr, #2525	; 0x9dd
    1610:	movwcs	lr, #2505	; 0x9c9
    1614:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    1618:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    161c:	smlabteq	r0, sp, r9, lr
    1620:	strbmi	lr, [lr], -lr, lsr #14
    1624:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1628:			; <UNDEFINED> instruction: 0x9018f8dd
    162c:	blge	13bd68 <strspn@plt+0x13b120>
    1630:	ldrt	r9, [sl], r6, lsl #6
    1634:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    1638:			; <UNDEFINED> instruction: 0xf7ff4628
    163c:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    1640:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    1644:	blls	3b028 <strspn@plt+0x3a3e0>
    1648:	stcls	7, cr2, [r6, #-0]
    164c:	blx	fe892ebe <strspn@plt+0xfe892276>
    1650:	ldrmi	r2, [lr], -r5, lsl #6
    1654:	blx	ff8e8262 <strspn@plt+0xff8e761a>
    1658:	svccs	0x00006705
    165c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    1660:	tstcs	r0, r1
    1664:	blls	bb168 <strspn@plt+0xba520>
    1668:	blcs	13044 <strspn@plt+0x123fc>
    166c:	svcge	0x000af47f
    1670:	strcc	lr, [r0], #-2525	; 0xfffff623
    1674:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    1678:	strbt	r3, [r0], -r0, lsl #8
    167c:	b	93f680 <strspn@plt+0x93ea38>
    1680:	andeq	r1, r1, r2, asr sp
    1684:	andeq	r0, r0, r8, asr #1
    1688:	ldrdeq	r1, [r1], -r2
    168c:	andeq	r1, r0, r0, asr #12
    1690:	andeq	r1, r0, r6, asr #7
    1694:			; <UNDEFINED> instruction: 0xf7ff2200
    1698:	svclt	0x0000bd89
    169c:	mvnsmi	lr, sp, lsr #18
    16a0:	strmi	r4, [r7], -r8, lsl #13
    16a4:			; <UNDEFINED> instruction: 0x4605b1d8
    16a8:			; <UNDEFINED> instruction: 0xf7ffe007
    16ac:	rsclt	lr, r4, #68, 20	; 0x44000
    16b0:			; <UNDEFINED> instruction: 0xf8336803
    16b4:	ldreq	r3, [fp, #-20]	; 0xffffffec
    16b8:	strtmi	sp, [lr], -r4, lsl #10
    16bc:	blmi	7fb18 <strspn@plt+0x7eed0>
    16c0:	mvnsle	r2, r0, lsl #24
    16c4:	svceq	0x0000f1b8
    16c8:			; <UNDEFINED> instruction: 0xf8c8d001
    16cc:	adcsmi	r6, lr, #0
    16d0:			; <UNDEFINED> instruction: 0xf996d908
    16d4:	andcs	r3, r1, r0
    16d8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    16dc:	strdlt	r8, [r9, -r0]
    16e0:	andeq	pc, r0, r8, asr #17
    16e4:	ldmfd	sp!, {sp}
    16e8:	svclt	0x000081f0
    16ec:	mvnsmi	lr, sp, lsr #18
    16f0:	strmi	r4, [r7], -r8, lsl #13
    16f4:			; <UNDEFINED> instruction: 0x4605b1d8
    16f8:			; <UNDEFINED> instruction: 0xf7ffe007
    16fc:	rsclt	lr, r4, #28, 20	; 0x1c000
    1700:			; <UNDEFINED> instruction: 0xf8336803
    1704:	ldrbeq	r3, [fp], #20
    1708:	strtmi	sp, [lr], -r4, lsl #10
    170c:	blmi	7fb68 <strspn@plt+0x7ef20>
    1710:	mvnsle	r2, r0, lsl #24
    1714:	svceq	0x0000f1b8
    1718:			; <UNDEFINED> instruction: 0xf8c8d001
    171c:	adcsmi	r6, lr, #0
    1720:			; <UNDEFINED> instruction: 0xf996d908
    1724:	andcs	r3, r1, r0
    1728:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    172c:	strdlt	r8, [r9, -r0]
    1730:	andeq	pc, r0, r8, asr #17
    1734:	ldmfd	sp!, {sp}
    1738:	svclt	0x000081f0
    173c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    1740:	strdlt	fp, [r2], r0
    1744:	bmi	76c368 <strspn@plt+0x76b720>
    1748:	cfstrsge	mvf4, [sl], {121}	; 0x79
    174c:	blvc	13f8a0 <strspn@plt+0x13ec58>
    1750:	stmpl	sl, {r1, r2, r9, sl, lr}
    1754:	andls	r6, r1, #1179648	; 0x120000
    1758:	andeq	pc, r0, #79	; 0x4f
    175c:	and	r9, r5, r0, lsl #6
    1760:	ldrtmi	r4, [r0], -r9, lsr #12
    1764:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1768:	cmnlt	r0, r8, lsl #8
    176c:	stcne	8, cr15, [r8], {84}	; 0x54
    1770:			; <UNDEFINED> instruction: 0xf854b1b1
    1774:	strls	r5, [r0], #-3076	; 0xfffff3fc
    1778:			; <UNDEFINED> instruction: 0x4630b195
    177c:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1780:	mvnle	r2, r0, lsl #16
    1784:	bmi	389790 <strspn@plt+0x388b48>
    1788:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    178c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1790:	subsmi	r9, sl, r1, lsl #22
    1794:	andlt	sp, r2, sp, lsl #2
    1798:	ldrhtmi	lr, [r0], #141	; 0x8d
    179c:	ldrbmi	fp, [r0, -r3]!
    17a0:	ldrtmi	r4, [r3], -r8, lsl #16
    17a4:	ldrtmi	r4, [sl], -r8, lsl #18
    17a8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    17ac:			; <UNDEFINED> instruction: 0xf7ff6800
    17b0:			; <UNDEFINED> instruction: 0xf7ffea16
    17b4:	svclt	0x0000e98a
    17b8:	andeq	r1, r1, ip, asr #15
    17bc:	andeq	r0, r0, r8, asr #1
    17c0:	andeq	r1, r1, sl, lsl #15
    17c4:	andeq	r1, r1, ip, asr r8
    17c8:	andeq	r1, r0, sl, lsr r2
    17cc:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    17d0:	subslt	r4, r4, #16777216	; 0x1000000
    17d4:	and	r4, r3, r3, lsl #12
    17d8:	mulle	r8, r4, r2
    17dc:	andle	r4, r5, fp, lsl #5
    17e0:	mulcs	r0, r3, r9
    17e4:	movwcc	r4, #5656	; 0x1618
    17e8:	mvnsle	r2, r0, lsl #20
    17ec:			; <UNDEFINED> instruction: 0xf85d2000
    17f0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    17f4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    17f8:	andcs	fp, sl, #56, 10	; 0xe000000
    17fc:	strmi	r4, [sp], -r4, lsl #12
    1800:	stc2l	7, cr15, [r0], {255}	; 0xff
    1804:	svccc	0x0080f5b0
    1808:	addlt	sp, r0, #268435456	; 0x10000000
    180c:			; <UNDEFINED> instruction: 0x4629bd38
    1810:			; <UNDEFINED> instruction: 0xf7ff4620
    1814:	svclt	0x0000fca1
    1818:	andscs	fp, r0, #56, 10	; 0xe000000
    181c:	strmi	r4, [sp], -r4, lsl #12
    1820:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    1824:	svccc	0x0080f5b0
    1828:	addlt	sp, r0, #268435456	; 0x10000000
    182c:			; <UNDEFINED> instruction: 0x4629bd38
    1830:			; <UNDEFINED> instruction: 0xf7ff4620
    1834:	svclt	0x0000fc91
    1838:	strt	r2, [r3], #522	; 0x20a
    183c:	strt	r2, [r1], #528	; 0x210
    1840:	blmi	8d40d0 <strspn@plt+0x8d3488>
    1844:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1848:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    184c:	strmi	r2, [r4], -r0, lsl #12
    1850:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1854:			; <UNDEFINED> instruction: 0xf04f9301
    1858:	strls	r0, [r0], -r0, lsl #6
    185c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1860:	tstlt	r4, r6
    1864:	mulcc	r0, r4, r9
    1868:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    186c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    1870:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    1874:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1878:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    187c:	ldrtmi	r4, [r3], -r5, lsl #12
    1880:	strbtmi	r2, [r9], -sl, lsl #4
    1884:			; <UNDEFINED> instruction: 0xf7ff4620
    1888:	stmdavs	fp!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    188c:	blls	2fec0 <strspn@plt+0x2f278>
    1890:	rscle	r4, sl, r3, lsr #5
    1894:			; <UNDEFINED> instruction: 0xf993b11b
    1898:	blcs	d8a0 <strspn@plt+0xcc58>
    189c:	bmi	3f6038 <strspn@plt+0x3f53f0>
    18a0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    18a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    18a8:	subsmi	r9, sl, r1, lsl #22
    18ac:	andlt	sp, r3, ip, lsl #2
    18b0:	bmi	2f1078 <strspn@plt+0x2f0430>
    18b4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    18b8:	bicsle	r6, r6, r0, lsl r8
    18bc:	strtmi	r4, [r3], -r9, lsl #18
    18c0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    18c4:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18c8:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18cc:	ldrdeq	r1, [r1], -r0
    18d0:	andeq	r0, r0, r8, asr #1
    18d4:	muleq	r1, r2, r7
    18d8:	andeq	r1, r0, r0, ror r1
    18dc:	andeq	r1, r1, r2, ror r6
    18e0:	andeq	r1, r1, lr, asr #14
    18e4:	andeq	r1, r0, r2, lsr #2
    18e8:			; <UNDEFINED> instruction: 0x4606b5f8
    18ec:			; <UNDEFINED> instruction: 0xf7ff460f
    18f0:			; <UNDEFINED> instruction: 0xf110ffa7
    18f4:			; <UNDEFINED> instruction: 0xf1414400
    18f8:	cfstr32cs	mvfx0, [r1, #-0]
    18fc:	stccs	15, cr11, [r0], {8}
    1900:	lfmlt	f5, 3, [r8]
    1904:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1908:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    190c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    1910:	andvs	r4, r4, sl, lsr r6
    1914:	stmdbmi	r3, {r3, fp, sp, lr}
    1918:			; <UNDEFINED> instruction: 0xf7ff4479
    191c:	svclt	0x0000e8e2
    1920:	strdeq	r1, [r1], -r6
    1924:	andeq	r1, r0, ip, asr #1
    1928:			; <UNDEFINED> instruction: 0x4605b538
    192c:			; <UNDEFINED> instruction: 0xf7ff460c
    1930:			; <UNDEFINED> instruction: 0xf500ffdb
    1934:			; <UNDEFINED> instruction: 0xf5b34300
    1938:	andle	r3, r1, #128, 30	; 0x200
    193c:	lfmlt	f3, 1, [r8, #-0]
    1940:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1944:	strtmi	r4, [r2], -r5, lsl #18
    1948:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    194c:	andvs	r4, r4, fp, lsr #12
    1950:	stmdbmi	r3, {r3, fp, sp, lr}
    1954:			; <UNDEFINED> instruction: 0xf7ff4479
    1958:	svclt	0x0000e8c4
    195c:			; <UNDEFINED> instruction: 0x000116ba
    1960:	muleq	r0, r0, r0
    1964:			; <UNDEFINED> instruction: 0xf7ff220a
    1968:	svclt	0x0000bb9f
    196c:			; <UNDEFINED> instruction: 0xf7ff2210
    1970:	svclt	0x0000bb9b
    1974:	blmi	894200 <strspn@plt+0x8935b8>
    1978:	ldrblt	r4, [r0, #1146]!	; 0x47a
    197c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1980:	strmi	r2, [r4], -r0, lsl #12
    1984:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1988:			; <UNDEFINED> instruction: 0xf04f9301
    198c:	strls	r0, [r0], -r0, lsl #6
    1990:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1994:	tstlt	r4, r6
    1998:	mulcc	r0, r4, r9
    199c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    19a0:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    19a4:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    19a8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    19ac:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b0:	strbtmi	r4, [r9], -r5, lsl #12
    19b4:			; <UNDEFINED> instruction: 0xf7ff4620
    19b8:	stmdavs	fp!, {r8, fp, sp, lr, pc}
    19bc:	blls	2fff0 <strspn@plt+0x2f3a8>
    19c0:	rscle	r4, ip, r3, lsr #5
    19c4:			; <UNDEFINED> instruction: 0xf993b11b
    19c8:	blcs	d9d0 <strspn@plt+0xcd88>
    19cc:	bmi	3f6170 <strspn@plt+0x3f5528>
    19d0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    19d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19d8:	subsmi	r9, sl, r1, lsl #22
    19dc:	andlt	sp, r3, ip, lsl #2
    19e0:	bmi	2f11a8 <strspn@plt+0x2f0560>
    19e4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    19e8:	bicsle	r6, r8, r0, lsl r8
    19ec:	strtmi	r4, [r3], -r9, lsl #18
    19f0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    19f4:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19f8:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19fc:	muleq	r1, ip, r5
    1a00:	andeq	r0, r0, r8, asr #1
    1a04:	andeq	r1, r1, lr, asr r6
    1a08:	andeq	r1, r0, ip, lsr r0
    1a0c:	andeq	r1, r1, r2, asr #10
    1a10:	andeq	r1, r1, lr, lsl r6
    1a14:	strdeq	r0, [r0], -r2
    1a18:	blmi	8d42a8 <strspn@plt+0x8d3660>
    1a1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1a20:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1a24:	strmi	r2, [r4], -r0, lsl #12
    1a28:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1a2c:			; <UNDEFINED> instruction: 0xf04f9301
    1a30:	strls	r0, [r0], -r0, lsl #6
    1a34:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a38:	tstlt	r4, r6
    1a3c:	mulcc	r0, r4, r9
    1a40:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    1a44:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    1a48:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    1a4c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1a50:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a54:	andcs	r4, sl, #5242880	; 0x500000
    1a58:	strtmi	r4, [r0], -r9, ror #12
    1a5c:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a60:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    1a64:	adcmi	r9, r3, #0, 22
    1a68:	tstlt	fp, fp, ror #1
    1a6c:	mulcc	r0, r3, r9
    1a70:	mvnle	r2, r0, lsl #22
    1a74:	blmi	3142b8 <strspn@plt+0x313670>
    1a78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1a7c:	blls	5baec <strspn@plt+0x5aea4>
    1a80:	qaddle	r4, sl, ip
    1a84:	ldcllt	0, cr11, [r0, #12]!
    1a88:	blcs	8942bc <strspn@plt+0x893674>
    1a8c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1a90:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    1a94:	ldrtmi	r4, [sl], -r3, lsr #12
    1a98:			; <UNDEFINED> instruction: 0xf7ff4479
    1a9c:			; <UNDEFINED> instruction: 0xf7ffe822
    1aa0:	svclt	0x0000e814
    1aa4:	strdeq	r1, [r1], -r8
    1aa8:	andeq	r0, r0, r8, asr #1
    1aac:			; <UNDEFINED> instruction: 0x000115ba
    1ab0:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    1ab4:	muleq	r1, ip, r4
    1ab8:	andeq	r1, r1, r8, ror r5
    1abc:	andeq	r0, r0, ip, asr #30
    1ac0:	blmi	8d4350 <strspn@plt+0x8d3708>
    1ac4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1ac8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1acc:	strmi	r2, [r4], -r0, lsl #12
    1ad0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1ad4:			; <UNDEFINED> instruction: 0xf04f9301
    1ad8:	strls	r0, [r0], -r0, lsl #6
    1adc:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ae0:	tstlt	r4, r6
    1ae4:	mulcc	r0, r4, r9
    1ae8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    1aec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    1af0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    1af4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1af8:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1afc:	andcs	r4, sl, #5242880	; 0x500000
    1b00:	strtmi	r4, [r0], -r9, ror #12
    1b04:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b08:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    1b0c:	adcmi	r9, r3, #0, 22
    1b10:	tstlt	fp, fp, ror #1
    1b14:	mulcc	r0, r3, r9
    1b18:	mvnle	r2, r0, lsl #22
    1b1c:	blmi	314360 <strspn@plt+0x313718>
    1b20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b24:	blls	5bb94 <strspn@plt+0x5af4c>
    1b28:	qaddle	r4, sl, ip
    1b2c:	ldcllt	0, cr11, [r0, #12]!
    1b30:	blcs	894364 <strspn@plt+0x89371c>
    1b34:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1b38:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    1b3c:	ldrtmi	r4, [sl], -r3, lsr #12
    1b40:			; <UNDEFINED> instruction: 0xf7fe4479
    1b44:			; <UNDEFINED> instruction: 0xf7feefce
    1b48:	svclt	0x0000efc0
    1b4c:	andeq	r1, r1, r0, asr r4
    1b50:	andeq	r0, r0, r8, asr #1
    1b54:	andeq	r1, r1, r2, lsl r5
    1b58:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b5c:	strdeq	r1, [r1], -r4
    1b60:	ldrdeq	r1, [r1], -r0
    1b64:	andeq	r0, r0, r4, lsr #29
    1b68:	blmi	6543d0 <strspn@plt+0x653788>
    1b6c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    1b70:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    1b74:	strbtmi	r4, [r9], -ip, lsl #12
    1b78:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    1b7c:			; <UNDEFINED> instruction: 0xf04f9303
    1b80:			; <UNDEFINED> instruction: 0xf7ff0300
    1b84:	orrslt	pc, r0, r7, lsl #27
    1b88:	svc	0x00f8f7fe
    1b8c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    1b90:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    1b94:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    1b98:	strtmi	r4, [r2], -fp, lsr #12
    1b9c:			; <UNDEFINED> instruction: 0xf7fe4479
    1ba0:	stmdbmi	lr, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1ba4:	strtmi	r4, [r2], -fp, lsr #12
    1ba8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bac:	bmi	33bc14 <strspn@plt+0x33afcc>
    1bb0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1bb4:	ldrdeq	lr, [r0, -sp]
    1bb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1bbc:	subsmi	r9, sl, r3, lsl #22
    1bc0:	andlt	sp, r5, r1, lsl #2
    1bc4:			; <UNDEFINED> instruction: 0xf7febd30
    1bc8:	svclt	0x0000ef80
    1bcc:	andeq	r1, r1, r8, lsr #7
    1bd0:	andeq	r0, r0, r8, asr #1
    1bd4:	andeq	r1, r1, r6, ror r4
    1bd8:	andeq	r0, r0, r8, asr #28
    1bdc:	andeq	r0, r0, ip, lsr lr
    1be0:	andeq	r1, r1, r2, ror #6
    1be4:			; <UNDEFINED> instruction: 0x460cb510
    1be8:			; <UNDEFINED> instruction: 0xf7ff4611
    1bec:	ldc	14, cr15, [pc, #780]	; 1f00 <strspn@plt+0x12b8>
    1bf0:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    1bf4:	vcvt.f64.s32	d7, s0
    1bf8:	vstr	d21, [r4, #924]	; 0x39c
    1bfc:	vadd.f32	s14, s0, s0
    1c00:	vnmul.f64	d0, d0, d5
    1c04:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    1c08:	vstr	d0, [r4, #768]	; 0x300
    1c0c:	vldrlt	s0, [r0, #-4]
    1c10:	andeq	r0, r0, r0
    1c14:	smlawbmi	lr, r0, r4, r8
    1c18:	rsbsmi	pc, r0, #0, 8
    1c1c:			; <UNDEFINED> instruction: 0xf5b24603
    1c20:			; <UNDEFINED> instruction: 0xf1014f80
    1c24:	push	{r2, sl, fp}
    1c28:	svclt	0x00044ff0
    1c2c:			; <UNDEFINED> instruction: 0xf04f460a
    1c30:			; <UNDEFINED> instruction: 0xf1010a64
    1c34:			; <UNDEFINED> instruction: 0xf1010901
    1c38:			; <UNDEFINED> instruction: 0xf1010802
    1c3c:			; <UNDEFINED> instruction: 0xf1010e03
    1c40:			; <UNDEFINED> instruction: 0xf1010705
    1c44:			; <UNDEFINED> instruction: 0xf1010606
    1c48:			; <UNDEFINED> instruction: 0xf1010507
    1c4c:			; <UNDEFINED> instruction: 0xf1010408
    1c50:	svclt	0x00080009
    1c54:	blge	2bfc64 <strspn@plt+0x2bf01c>
    1c58:			; <UNDEFINED> instruction: 0xf5b2d03f
    1c5c:	svclt	0x00024f20
    1c60:			; <UNDEFINED> instruction: 0xf04f460a
    1c64:			; <UNDEFINED> instruction: 0xf8020a6c
    1c68:	eorsle	sl, r6, sl, lsl #22
    1c6c:	svcpl	0x0000f5b2
    1c70:	strmi	fp, [sl], -r2, lsl #30
    1c74:	beq	18fddb8 <strspn@plt+0x18fd170>
    1c78:	blge	2bfc88 <strspn@plt+0x2bf040>
    1c7c:			; <UNDEFINED> instruction: 0xf5b2d02d
    1c80:	svclt	0x00024fc0
    1c84:			; <UNDEFINED> instruction: 0xf04f460a
    1c88:			; <UNDEFINED> instruction: 0xf8020a62
    1c8c:	eorle	sl, r4, sl, lsl #22
    1c90:	svcmi	0x0040f5b2
    1c94:	strmi	fp, [sl], -r2, lsl #30
    1c98:	beq	1cfdddc <strspn@plt+0x1cfd194>
    1c9c:	blge	2bfcac <strspn@plt+0x2bf064>
    1ca0:			; <UNDEFINED> instruction: 0xf5b2d01b
    1ca4:	svclt	0x00025f80
    1ca8:			; <UNDEFINED> instruction: 0xf04f460a
    1cac:			; <UNDEFINED> instruction: 0xf8020a70
    1cb0:	andsle	sl, r2, sl, lsl #22
    1cb4:	svcmi	0x0000f5b2
    1cb8:	strmi	fp, [sl], -r2, lsl #30
    1cbc:	beq	b7de00 <strspn@plt+0xb7d1b8>
    1cc0:	blge	2bfcd0 <strspn@plt+0x2bf088>
    1cc4:	strmi	sp, [r2], -r9
    1cc8:	strtmi	r4, [ip], -r0, lsr #12
    1ccc:			; <UNDEFINED> instruction: 0x463e4635
    1cd0:	ldrbtmi	r4, [r4], r7, ror #12
    1cd4:	strbmi	r4, [r8], r6, asr #13
    1cd8:			; <UNDEFINED> instruction: 0xf4134689
    1cdc:			; <UNDEFINED> instruction: 0xf0037f80
    1ce0:	svclt	0x00140a40
    1ce4:	bleq	1cbde28 <strspn@plt+0x1cbd1e0>
    1ce8:	bleq	b7de2c <strspn@plt+0xb7d1e4>
    1cec:	svceq	0x0080f013
    1cf0:	andlt	pc, r0, r9, lsl #17
    1cf4:			; <UNDEFINED> instruction: 0xf04fbf14
    1cf8:			; <UNDEFINED> instruction: 0xf04f0977
    1cfc:			; <UNDEFINED> instruction: 0xf413092d
    1d00:			; <UNDEFINED> instruction: 0xf8886f00
    1d04:	eorsle	r9, pc, r0
    1d08:	svceq	0x0000f1ba
    1d0c:			; <UNDEFINED> instruction: 0xf04fbf14
    1d10:			; <UNDEFINED> instruction: 0xf04f0873
    1d14:			; <UNDEFINED> instruction: 0xf0130853
    1d18:			; <UNDEFINED> instruction: 0xf88e0f20
    1d1c:	svclt	0x00148000
    1d20:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    1d24:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    1d28:	svceq	0x0010f013
    1d2c:	and	pc, r0, ip, lsl #17
    1d30:	stceq	0, cr15, [r8], {3}
    1d34:			; <UNDEFINED> instruction: 0xf04fbf14
    1d38:			; <UNDEFINED> instruction: 0xf04f0e77
    1d3c:			; <UNDEFINED> instruction: 0xf4130e2d
    1d40:			; <UNDEFINED> instruction: 0xf8876f80
    1d44:	eorsle	lr, r1, r0
    1d48:	svceq	0x0000f1bc
    1d4c:			; <UNDEFINED> instruction: 0x2773bf14
    1d50:			; <UNDEFINED> instruction: 0xf0132753
    1d54:	eorsvc	r0, r7, r4, lsl #30
    1d58:	uhadd16cs	fp, r2, r4
    1d5c:			; <UNDEFINED> instruction: 0xf013262d
    1d60:	eorvc	r0, lr, r2, lsl #30
    1d64:	streq	pc, [r1, #-3]
    1d68:	uhadd16cs	fp, r7, r4
    1d6c:	eorvc	r2, r6, sp, lsr #12
    1d70:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    1d74:	svclt	0x00142d00
    1d78:	cmpcs	r4, #116, 6	; 0xd0000001
    1d7c:	movwcs	r7, #3
    1d80:	andsvc	r4, r3, r8, lsl #12
    1d84:	svchi	0x00f0e8bd
    1d88:	svceq	0x0000f1ba
    1d8c:			; <UNDEFINED> instruction: 0xf04fbf14
    1d90:			; <UNDEFINED> instruction: 0xf04f0878
    1d94:	ldr	r0, [lr, sp, lsr #16]!
    1d98:	svclt	0x00142d00
    1d9c:			; <UNDEFINED> instruction: 0x232d2378
    1da0:	movwcs	r7, #3
    1da4:	andsvc	r4, r3, r8, lsl #12
    1da8:	svchi	0x00f0e8bd
    1dac:	svceq	0x0000f1bc
    1db0:			; <UNDEFINED> instruction: 0x2778bf14
    1db4:	strb	r2, [ip, sp, lsr #14]
    1db8:	svcmi	0x00f0e92d
    1dbc:			; <UNDEFINED> instruction: 0xf04fb097
    1dc0:	stmib	sp, {r0, sl, fp}^
    1dc4:	bmi	1f8a9ec <strspn@plt+0x1f89da4>
    1dc8:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    1dcc:			; <UNDEFINED> instruction: 0x078258d3
    1dd0:			; <UNDEFINED> instruction: 0xf10dbf54
    1dd4:			; <UNDEFINED> instruction: 0xf10d082c
    1dd8:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    1ddc:			; <UNDEFINED> instruction: 0xf04f9315
    1de0:	svclt	0x00450300
    1de4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1de8:	strbmi	r2, [r6], r0, lsr #6
    1dec:	eorcc	pc, ip, sp, lsl #17
    1df0:			; <UNDEFINED> instruction: 0xf1a3230a
    1df4:			; <UNDEFINED> instruction: 0xf1c30120
    1df8:	blx	b02680 <strspn@plt+0xb01a38>
    1dfc:	blx	33e60c <strspn@plt+0x33d9c4>
    1e00:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    1e04:	andne	lr, r8, #3620864	; 0x374000
    1e08:	vst1.8	{d15-d16}, [r3], ip
    1e0c:	svclt	0x000842aa
    1e10:			; <UNDEFINED> instruction: 0xf0c042a1
    1e14:	movwcc	r8, #41099	; 0xa08b
    1e18:	mvnle	r2, r6, asr #22
    1e1c:			; <UNDEFINED> instruction: 0xf64c223c
    1e20:			; <UNDEFINED> instruction: 0xf6cc45cd
    1e24:			; <UNDEFINED> instruction: 0xf04f45cc
    1e28:			; <UNDEFINED> instruction: 0xf1a231ff
    1e2c:	blx	fe9442b6 <strspn@plt+0xfe94366e>
    1e30:	blx	5b240 <strspn@plt+0x5a5f8>
    1e34:	blx	80e44 <strspn@plt+0x801fc>
    1e38:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    1e3c:			; <UNDEFINED> instruction: 0x0c09ea4c
    1e40:			; <UNDEFINED> instruction: 0xf1c24c61
    1e44:	svcls	0x00090920
    1e48:			; <UNDEFINED> instruction: 0xf909fa21
    1e4c:	b	1313044 <strspn@plt+0x13123fc>
    1e50:	stmiaeq	sp!, {r0, r3, sl, fp}^
    1e54:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    1e58:	blx	1920a4 <strspn@plt+0x19145c>
    1e5c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    1e60:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    1e64:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    1e68:	streq	lr, [r1], #-2598	; 0xfffff5da
    1e6c:			; <UNDEFINED> instruction: 0xf1ba40d6
    1e70:	svclt	0x000c0f42
    1e74:			; <UNDEFINED> instruction: 0xf0002100
    1e78:	bcc	802284 <strspn@plt+0x80163c>
    1e7c:	streq	lr, [r9], -r6, asr #20
    1e80:	vpmax.s8	d15, d2, d23
    1e84:	andge	pc, r0, lr, lsl #17
    1e88:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    1e8c:	addhi	pc, r4, r0
    1e90:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    1e94:			; <UNDEFINED> instruction: 0xf88e2269
    1e98:	subcs	r2, r2, #1
    1e9c:	andcs	pc, r2, lr, lsl #17
    1ea0:	andvc	r2, sl, r0, lsl #4
    1ea4:	andeq	lr, r5, #84, 20	; 0x54000
    1ea8:			; <UNDEFINED> instruction: 0xf1a3d04a
    1eac:			; <UNDEFINED> instruction: 0xf1c30114
    1eb0:	blx	903b88 <strspn@plt+0x902f40>
    1eb4:	blx	17e6c0 <strspn@plt+0x17da78>
    1eb8:	blcc	d3fadc <strspn@plt+0xd3ee94>
    1ebc:	blx	952bac <strspn@plt+0x951f64>
    1ec0:	blx	97ead4 <strspn@plt+0x97de8c>
    1ec4:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    1ec8:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    1ecc:			; <UNDEFINED> instruction: 0xf04f1d50
    1ed0:			; <UNDEFINED> instruction: 0xf1410300
    1ed4:	andcs	r0, sl, #0, 2
    1ed8:	blx	ff33dee2 <strspn@plt+0xff33d29a>
    1edc:	movwcs	r2, #522	; 0x20a
    1ee0:	strmi	r4, [fp], r2, lsl #13
    1ee4:	blx	ff1bdeee <strspn@plt+0xff1bd2a6>
    1ee8:	subsle	r4, r8, r3, lsl r3
    1eec:	movweq	lr, #47706	; 0xba5a
    1ef0:			; <UNDEFINED> instruction: 0xf7fed026
    1ef4:	stmdacs	r0, {r7, r9, sl, fp, sp, lr, pc}
    1ef8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    1efc:	subsle	r2, r7, r0, lsl #20
    1f00:	mulcc	r0, r2, r9
    1f04:	bmi	c70338 <strspn@plt+0xc6f6f0>
    1f08:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    1f0c:			; <UNDEFINED> instruction: 0x23204d30
    1f10:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    1f14:	ldrmi	r4, [r9], -r0, lsr #12
    1f18:			; <UNDEFINED> instruction: 0xf8cd2201
    1f1c:	stmib	sp, {r3, r4, pc}^
    1f20:	strls	sl, [r1], -r4, lsl #22
    1f24:			; <UNDEFINED> instruction: 0xf7fe9500
    1f28:	ands	lr, r5, sl, lsl #29
    1f2c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    1f30:	svcge	0x0075f47f
    1f34:	movtcs	r9, #11784	; 0x2e08
    1f38:	andcs	pc, r1, lr, lsl #17
    1f3c:	andcc	pc, r0, lr, lsl #17
    1f40:			; <UNDEFINED> instruction: 0xac0d4a24
    1f44:	stmib	sp, {r5, r8, r9, sp}^
    1f48:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    1f4c:	andls	r4, r0, #32, 12	; 0x2000000
    1f50:	andcs	r4, r1, #26214400	; 0x1900000
    1f54:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    1f58:			; <UNDEFINED> instruction: 0xf7fe4620
    1f5c:	bmi	7bd624 <strspn@plt+0x7bc9dc>
    1f60:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    1f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f68:	subsmi	r9, sl, r5, lsl fp
    1f6c:	andslt	sp, r7, r6, lsr #2
    1f70:	svchi	0x00f0e8bd
    1f74:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    1f78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f7c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    1f80:			; <UNDEFINED> instruction: 0xf0002264
    1f84:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    1f88:	svclt	0x00084682
    1f8c:	strmi	r2, [fp], sl, lsl #16
    1f90:	strcc	fp, [r1], -r8, lsl #30
    1f94:	ldrb	sp, [r3, sl, lsr #3]
    1f98:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    1f9c:	ldrbmi	lr, [r0], -r0, lsl #15
    1fa0:	andcs	r4, sl, #93323264	; 0x5900000
    1fa4:			; <UNDEFINED> instruction: 0xf0002300
    1fa8:	strmi	pc, [r2], r5, ror #22
    1fac:	ldr	r4, [sp, fp, lsl #13]
    1fb0:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    1fb4:	bmi	2bbe60 <strspn@plt+0x2bb218>
    1fb8:			; <UNDEFINED> instruction: 0xe7a6447a
    1fbc:	stc	7, cr15, [r4, #1016]	; 0x3f8
    1fc0:	andeq	r1, r1, sl, asr #2
    1fc4:	andeq	r0, r0, r8, asr #1
    1fc8:	andeq	r0, r0, r0, asr #23
    1fcc:	andeq	r0, r0, r0, lsl #22
    1fd0:	andeq	r0, r0, r2, lsl #22
    1fd4:	ldrdeq	r0, [r0], -r6
    1fd8:			; <UNDEFINED> instruction: 0x00010fb2
    1fdc:	andeq	r0, r0, r6, asr sl
    1fe0:	andeq	r0, r0, r0, asr sl
    1fe4:	suble	r2, r5, r0, lsl #16
    1fe8:	mvnsmi	lr, #737280	; 0xb4000
    1fec:			; <UNDEFINED> instruction: 0xf9904698
    1ff0:	orrlt	r3, r3, #0
    1ff4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    1ff8:	ldrmi	r4, [r7], -r9, lsl #13
    1ffc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2000:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2004:	svceq	0x0000f1b8
    2008:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    200c:			; <UNDEFINED> instruction: 0x4605bb1c
    2010:	strtmi	r2, [lr], -ip, lsr #22
    2014:	svccs	0x0001f915
    2018:	bllt	b6080 <strspn@plt+0xb5438>
    201c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2020:	bne	c7688c <strspn@plt+0xc75c44>
    2024:	mcrrne	7, 12, r4, r3, cr0
    2028:			; <UNDEFINED> instruction: 0xf849d015
    202c:	strcc	r0, [r1], #-36	; 0xffffffdc
    2030:	mulcc	r0, r6, r9
    2034:			; <UNDEFINED> instruction: 0xf995b1bb
    2038:			; <UNDEFINED> instruction: 0xb1a33000
    203c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2040:	strtmi	r2, [r8], -ip, lsr #22
    2044:			; <UNDEFINED> instruction: 0xf915462e
    2048:	mvnle	r2, r1, lsl #30
    204c:	svclt	0x00082a00
    2050:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2054:			; <UNDEFINED> instruction: 0xf04fd3e5
    2058:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    205c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2060:	ldrmi	sp, [r3], -r4, lsl #18
    2064:			; <UNDEFINED> instruction: 0x4620e7d4
    2068:	mvnshi	lr, #12386304	; 0xbd0000
    206c:	andeq	pc, r1, pc, rrx
    2070:	mvnshi	lr, #12386304	; 0xbd0000
    2074:	rscscc	pc, pc, pc, asr #32
    2078:	svclt	0x00004770
    207c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2080:			; <UNDEFINED> instruction: 0xf990461c
    2084:	blx	fed5608c <strspn@plt+0xfed55444>
    2088:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    208c:	svclt	0x00082c00
    2090:	ldmiblt	r3, {r0, r8, r9, sp}
    2094:	addsmi	r6, r6, #2490368	; 0x260000
    2098:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    209c:	eorvs	fp, r3, r1, lsl pc
    20a0:	bl	4e0ac <strspn@plt+0x4d464>
    20a4:	blne	fe4826c4 <strspn@plt+0xfe481a7c>
    20a8:			; <UNDEFINED> instruction: 0xf7ff9b04
    20ac:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    20b0:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    20b4:	eorvs	r4, r3, r3, lsl #8
    20b8:			; <UNDEFINED> instruction: 0xf04fbd70
    20bc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    20c0:	rscscc	pc, pc, pc, asr #32
    20c4:	svclt	0x00004770
    20c8:	mvnsmi	lr, #737280	; 0xb4000
    20cc:			; <UNDEFINED> instruction: 0xf381fab1
    20d0:	bcs	4644 <strspn@plt+0x39fc>
    20d4:	movwcs	fp, #7944	; 0x1f08
    20d8:	svclt	0x00082800
    20dc:	blcs	ace8 <strspn@plt+0xa0a0>
    20e0:			; <UNDEFINED> instruction: 0xf990d13d
    20e4:	strmi	r3, [r0], r0
    20e8:	pkhbtmi	r4, r9, r6, lsl #12
    20ec:	strcs	r4, [r1, -r4, lsl #12]
    20f0:			; <UNDEFINED> instruction: 0x4625b31b
    20f4:			; <UNDEFINED> instruction: 0xf1042b2c
    20f8:	strbmi	r0, [r0], -r1, lsl #8
    20fc:	mulcs	r0, r4, r9
    2100:	eorle	r4, r1, r0, lsr #13
    2104:	strtmi	fp, [r5], -r2, ror #19
    2108:	bl	fe952bb0 <strspn@plt+0xfe951f68>
    210c:	eorle	r0, r2, #0, 2
    2110:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2114:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2118:	rsceq	lr, r0, #323584	; 0x4f000
    211c:	vpmax.u8	d15, d3, d7
    2120:			; <UNDEFINED> instruction: 0xf819db0c
    2124:	movwmi	r1, #45058	; 0xb002
    2128:	andcc	pc, r2, r9, lsl #16
    212c:	mulcc	r0, r5, r9
    2130:			; <UNDEFINED> instruction: 0xf994b11b
    2134:	blcs	e13c <strspn@plt+0xd4f4>
    2138:	ldrdcs	sp, [r0], -fp
    213c:	mvnshi	lr, #12386304	; 0xbd0000
    2140:	ldrmi	r1, [r3], -ip, ror #24
    2144:	ldrb	r4, [r4, r0, lsl #13]
    2148:	svclt	0x00082a00
    214c:	adcmi	r4, r8, #38797312	; 0x2500000
    2150:	smlatbeq	r0, r5, fp, lr
    2154:			; <UNDEFINED> instruction: 0xf04fd3dc
    2158:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    215c:			; <UNDEFINED> instruction: 0xf06f83f8
    2160:			; <UNDEFINED> instruction: 0xe7eb0015
    2164:			; <UNDEFINED> instruction: 0xf381fab1
    2168:	bcs	46dc <strspn@plt+0x3a94>
    216c:	movwcs	fp, #7944	; 0x1f08
    2170:	svclt	0x00082800
    2174:	bllt	ff0cad80 <strspn@plt+0xff0ca138>
    2178:	mvnsmi	lr, sp, lsr #18
    217c:			; <UNDEFINED> instruction: 0xf9904606
    2180:	ldrmi	r3, [r7], -r0
    2184:	strmi	r4, [r4], -r8, lsl #13
    2188:	strtmi	fp, [r5], -fp, ror #3
    218c:			; <UNDEFINED> instruction: 0xf1042b2c
    2190:	ldrtmi	r0, [r0], -r1, lsl #8
    2194:	mulcs	r0, r4, r9
    2198:	andsle	r4, fp, r6, lsr #12
    219c:			; <UNDEFINED> instruction: 0x4625b9b2
    21a0:	bl	fe952c48 <strspn@plt+0xfe952000>
    21a4:	andsle	r0, ip, #0, 2
    21a8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    21ac:			; <UNDEFINED> instruction: 0xf8d8db0c
    21b0:	tstmi	r8, #0
    21b4:	andeq	pc, r0, r8, asr #17
    21b8:	mulcc	r0, r5, r9
    21bc:			; <UNDEFINED> instruction: 0xf994b11b
    21c0:	blcs	e1c8 <strspn@plt+0xd580>
    21c4:	andcs	sp, r0, r1, ror #3
    21c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    21cc:	ldrmi	r1, [r3], -ip, ror #24
    21d0:	ldrb	r4, [sl, r6, lsl #12]
    21d4:	svclt	0x00082a00
    21d8:	adcmi	r4, r8, #38797312	; 0x2500000
    21dc:	smlatbeq	r0, r5, fp, lr
    21e0:			; <UNDEFINED> instruction: 0xf04fd3e2
    21e4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    21e8:			; <UNDEFINED> instruction: 0xf06f81f0
    21ec:			; <UNDEFINED> instruction: 0x47700015
    21f0:	mvnsmi	lr, #737280	; 0xb4000
    21f4:	bmi	f53a50 <strspn@plt+0xf52e08>
    21f8:	blmi	f53a78 <strspn@plt+0xf52e30>
    21fc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2200:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2204:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2208:			; <UNDEFINED> instruction: 0xf04f9303
    220c:			; <UNDEFINED> instruction: 0xf8cd0300
    2210:	tstlt	r8, #8
    2214:	strmi	r6, [r4], -lr
    2218:	strmi	r6, [r8], lr, lsr #32
    221c:	stc	7, cr15, [lr], #1016	; 0x3f8
    2220:	andls	pc, r0, r0, asr #17
    2224:			; <UNDEFINED> instruction: 0xf9944607
    2228:	blcs	e8e230 <strspn@plt+0xe8d5e8>
    222c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2230:	strtmi	r2, [r0], -sl, lsl #4
    2234:			; <UNDEFINED> instruction: 0xf7fe9101
    2238:			; <UNDEFINED> instruction: 0xf8c8ec14
    223c:	eorvs	r0, r8, r0
    2240:	bllt	1a1c328 <strspn@plt+0x1a1b6e0>
    2244:	blcs	28e54 <strspn@plt+0x2820c>
    2248:	adcmi	fp, r3, #24, 30	; 0x60
    224c:			; <UNDEFINED> instruction: 0xf993d028
    2250:	stmdbls	r1, {sp}
    2254:	eorle	r2, r6, sl, lsr sl
    2258:	eorle	r2, r9, sp, lsr #20
    225c:	bmi	94a264 <strspn@plt+0x94961c>
    2260:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2264:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2268:	subsmi	r9, sl, r3, lsl #22
    226c:	andlt	sp, r5, fp, lsr r1
    2270:	mvnshi	lr, #12386304	; 0xbd0000
    2274:	stmdbge	r2, {r0, sl, ip, sp}
    2278:	strtmi	r2, [r0], -sl, lsl #4
    227c:	bl	ffc4027c <strspn@plt+0xffc3f634>
    2280:	ldmdavs	fp!, {r3, r5, sp, lr}
    2284:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2288:			; <UNDEFINED> instruction: 0xf990b150
    228c:	blne	e294 <strspn@plt+0xd64c>
    2290:			; <UNDEFINED> instruction: 0xf080fab0
    2294:	blcs	479c <strspn@plt+0x3b54>
    2298:	andcs	fp, r1, r8, lsl pc
    229c:	sbcsle	r2, sp, r0, lsl #16
    22a0:	rscscc	pc, pc, pc, asr #32
    22a4:			; <UNDEFINED> instruction: 0xf993e7db
    22a8:	stmdblt	sl, {r0, sp}
    22ac:	ldrb	r6, [r6, lr, lsr #32]
    22b0:	andcs	r1, sl, #92, 24	; 0x5c00
    22b4:	eorsvs	r2, fp, r0, lsl #6
    22b8:	movwls	r4, #9760	; 0x2620
    22bc:	bl	ff4402bc <strspn@plt+0xff43f674>
    22c0:	ldmdavs	fp!, {r3, r5, sp, lr}
    22c4:	mvnle	r2, r0, lsl #22
    22c8:	blcs	28ed8 <strspn@plt+0x28290>
    22cc:			; <UNDEFINED> instruction: 0xf993d0e8
    22d0:	blne	6ca2d8 <strspn@plt+0x6c9690>
    22d4:			; <UNDEFINED> instruction: 0xf383fab3
    22d8:	bcs	484c <strspn@plt+0x3c04>
    22dc:	movwcs	fp, #7960	; 0x1f18
    22e0:	adcsle	r2, fp, r0, lsl #22
    22e4:			; <UNDEFINED> instruction: 0xf7fee7dc
    22e8:	svclt	0x0000ebf0
    22ec:	andeq	r0, r1, r6, lsl sp
    22f0:	andeq	r0, r0, r8, asr #1
    22f4:			; <UNDEFINED> instruction: 0x00010cb2
    22f8:	mvnsmi	lr, #737280	; 0xb4000
    22fc:	stcmi	14, cr1, [sl], #-12
    2300:	bmi	aae51c <strspn@plt+0xaad8d4>
    2304:	movwcs	fp, #7960	; 0x1f18
    2308:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    230c:	movwcs	fp, #3848	; 0xf08
    2310:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2314:			; <UNDEFINED> instruction: 0xf04f9203
    2318:	blcs	2b20 <strspn@plt+0x1ed8>
    231c:	svcge	0x0001d03f
    2320:	strmi	sl, [sp], -r2, lsl #28
    2324:	blx	fed7a378 <strspn@plt+0xfed79730>
    2328:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    232c:	svclt	0x00082c00
    2330:	strbmi	r2, [r1, #769]	; 0x301
    2334:			; <UNDEFINED> instruction: 0xf043bf18
    2338:	bllt	8c2f44 <strspn@plt+0x8c22fc>
    233c:	strtmi	r4, [r9], -sl, asr #12
    2340:			; <UNDEFINED> instruction: 0xf7fe4620
    2344:	ldmiblt	r0!, {r4, r5, r6, sl, fp, sp, lr, pc}^
    2348:	andeq	lr, r9, r4, lsl #22
    234c:	ldrtmi	r4, [r9], -r5, asr #8
    2350:	mrc2	7, 2, pc, cr14, cr14, {7}
    2354:			; <UNDEFINED> instruction: 0x46044631
    2358:			; <UNDEFINED> instruction: 0xf7fe4628
    235c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2360:	bl	66836c <strspn@plt+0x667724>
    2364:	strmi	r0, [r5], -r8, lsl #6
    2368:	blcs	7639c <strspn@plt+0x75754>
    236c:			; <UNDEFINED> instruction: 0xb11cd1db
    2370:	mulcc	r0, r4, r9
    2374:	andle	r2, r4, pc, lsr #22
    2378:			; <UNDEFINED> instruction: 0xf995b12d
    237c:	blcs	bce384 <strspn@plt+0xbcd73c>
    2380:	ldrdcs	sp, [r1], -r1
    2384:	andcs	lr, r0, r0
    2388:	blmi	214bb4 <strspn@plt+0x213f6c>
    238c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2390:	blls	dc400 <strspn@plt+0xdb7b8>
    2394:	qaddle	r4, sl, r4
    2398:	pop	{r0, r2, ip, sp, pc}
    239c:			; <UNDEFINED> instruction: 0x461883f0
    23a0:			; <UNDEFINED> instruction: 0xf7fee7f2
    23a4:	svclt	0x0000eb92
    23a8:	andeq	r0, r1, ip, lsl #24
    23ac:	andeq	r0, r0, r8, asr #1
    23b0:	andeq	r0, r1, r8, lsl #23
    23b4:	mvnsmi	lr, #737280	; 0xb4000
    23b8:	movweq	lr, #6736	; 0x1a50
    23bc:	strmi	sp, [ip], -r5, lsr #32
    23c0:			; <UNDEFINED> instruction: 0x46054616
    23c4:	cmnlt	r1, #56, 6	; 0xe0000000
    23c8:	bl	ff1c03c8 <strspn@plt+0xff1bf780>
    23cc:	addsmi	r4, lr, #201326595	; 0xc000003
    23d0:	svclt	0x00884607
    23d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    23d8:	bl	1b8430 <strspn@plt+0x1b77e8>
    23dc:			; <UNDEFINED> instruction: 0xf1090900
    23e0:			; <UNDEFINED> instruction: 0xf7fe0001
    23e4:	pkhbtmi	lr, r0, r0, lsl #23
    23e8:	strtmi	fp, [r9], -r0, ror #2
    23ec:			; <UNDEFINED> instruction: 0xf7fe463a
    23f0:	bl	23d140 <strspn@plt+0x23c4f8>
    23f4:	ldrtmi	r0, [r2], -r7
    23f8:			; <UNDEFINED> instruction: 0xf7fe4621
    23fc:	movwcs	lr, #2892	; 0xb4c
    2400:	andcc	pc, r9, r8, lsl #16
    2404:	pop	{r6, r9, sl, lr}
    2408:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    240c:	mvnsmi	lr, #12386304	; 0xbd0000
    2410:			; <UNDEFINED> instruction: 0xf7fe4478
    2414:			; <UNDEFINED> instruction: 0x4620bb51
    2418:	pop	{r0, r4, r9, sl, lr}
    241c:			; <UNDEFINED> instruction: 0xf7fe43f8
    2420:	pop	{r0, r4, r5, r8, r9, fp, ip, sp, pc}
    2424:			; <UNDEFINED> instruction: 0xf7fe43f8
    2428:	svclt	0x0000bb47
    242c:	andeq	r0, r0, r0, asr r4
    2430:			; <UNDEFINED> instruction: 0x460ab538
    2434:	strmi	r4, [ip], -r5, lsl #12
    2438:			; <UNDEFINED> instruction: 0x4608b119
    243c:	bl	fe34043c <strspn@plt+0xfe33f7f4>
    2440:	strtmi	r4, [r1], -r2, lsl #12
    2444:	pop	{r3, r5, r9, sl, lr}
    2448:			; <UNDEFINED> instruction: 0xf7ff4038
    244c:	svclt	0x0000bfb3
    2450:	tstcs	r1, lr, lsl #8
    2454:	addlt	fp, r5, r0, lsl r5
    2458:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    245c:			; <UNDEFINED> instruction: 0xf8dfab07
    2460:	strmi	ip, [r4], -r0, rrx
    2464:			; <UNDEFINED> instruction: 0xf85344fe
    2468:	stmdage	r2, {r2, r8, r9, fp, sp}
    246c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2470:	ldrdgt	pc, [r0], -ip
    2474:	andgt	pc, ip, sp, asr #17
    2478:	stceq	0, cr15, [r0], {79}	; 0x4f
    247c:			; <UNDEFINED> instruction: 0xf7fe9301
    2480:	vmlane.f64	d14, d18, d4
    2484:	strcs	fp, [r0], #-4024	; 0xfffff048
    2488:	strtmi	sp, [r0], -r7, lsl #22
    248c:			; <UNDEFINED> instruction: 0xf7ff9902
    2490:			; <UNDEFINED> instruction: 0x4604ff91
    2494:			; <UNDEFINED> instruction: 0xf7fe9802
    2498:	bmi	2bd060 <strspn@plt+0x2bc418>
    249c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    24a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    24a4:	subsmi	r9, sl, r3, lsl #22
    24a8:	strtmi	sp, [r0], -r5, lsl #2
    24ac:	pop	{r0, r2, ip, sp, pc}
    24b0:	andlt	r4, r3, r0, lsl r0
    24b4:			; <UNDEFINED> instruction: 0xf7fe4770
    24b8:	svclt	0x0000eb08
    24bc:			; <UNDEFINED> instruction: 0x00010ab0
    24c0:	andeq	r0, r0, r8, asr #1
    24c4:	andeq	r0, r1, r6, ror sl
    24c8:	mvnsmi	lr, #737280	; 0xb4000
    24cc:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    24d0:	bmi	d53f3c <strspn@plt+0xd532f4>
    24d4:	blmi	d6e6e8 <strspn@plt+0xd6daa0>
    24d8:			; <UNDEFINED> instruction: 0xf996447a
    24dc:	ldmpl	r3, {lr}^
    24e0:	movwls	r6, #6171	; 0x181b
    24e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    24e8:	eorsle	r2, r4, r0, lsl #24
    24ec:	strmi	r4, [r8], r5, lsl #12
    24f0:			; <UNDEFINED> instruction: 0x46394630
    24f4:	bl	fea404f4 <strspn@plt+0xfea3f8ac>
    24f8:			; <UNDEFINED> instruction: 0x56361834
    24fc:	suble	r2, ip, r0, lsl #28
    2500:	svceq	0x0000f1b9
    2504:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    2508:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    250c:	bl	ac050c <strspn@plt+0xabf8c4>
    2510:	eorsle	r2, r5, r0, lsl #16
    2514:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    2518:	movwcs	r4, #1641	; 0x669
    251c:	andvs	pc, r0, sp, lsl #17
    2520:			; <UNDEFINED> instruction: 0xf88d4648
    2524:			; <UNDEFINED> instruction: 0xf7fe3001
    2528:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    252c:	andeq	pc, r0, r8, asr #17
    2530:	mulcc	r1, r3, r9
    2534:	svclt	0x00181af6
    2538:	blcs	bd44 <strspn@plt+0xb0fc>
    253c:	strcs	fp, [r1], -r8, lsl #30
    2540:	andcc	fp, r2, lr, asr fp
    2544:	strtpl	r1, [r1], -r6, lsr #16
    2548:			; <UNDEFINED> instruction: 0x4638b119
    254c:	bl	2c054c <strspn@plt+0x2bf904>
    2550:			; <UNDEFINED> instruction: 0x464cb318
    2554:	bmi	5da614 <strspn@plt+0x5d99cc>
    2558:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    255c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2560:	subsmi	r9, sl, r1, lsl #22
    2564:			; <UNDEFINED> instruction: 0x4620d11e
    2568:	pop	{r0, r1, ip, sp, pc}
    256c:			; <UNDEFINED> instruction: 0x463983f0
    2570:			; <UNDEFINED> instruction: 0xf7fe4620
    2574:			; <UNDEFINED> instruction: 0xf8c8ea7c
    2578:	strtmi	r0, [r0], #-0
    257c:	strb	r6, [sl, r8, lsr #32]!
    2580:			; <UNDEFINED> instruction: 0x46204639
    2584:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2588:	andeq	pc, r0, r8, asr #17
    258c:	strtpl	r1, [r1], -r6, lsr #16
    2590:			; <UNDEFINED> instruction: 0x4638b131
    2594:	b	ff9c0594 <strspn@plt+0xff9bf94c>
    2598:	eorvs	fp, ip, r0, lsl r9
    259c:	ldrb	r2, [sl, r0, lsl #8]
    25a0:	ldrb	r6, [r8, lr, lsr #32]
    25a4:	b	fe4405a4 <strspn@plt+0xfe43f95c>
    25a8:	andeq	r0, r1, ip, lsr sl
    25ac:	andeq	r0, r0, r8, asr #1
    25b0:	andeq	r0, r0, lr, lsl r5
    25b4:			; <UNDEFINED> instruction: 0x000109ba
    25b8:			; <UNDEFINED> instruction: 0x4604b510
    25bc:	stmdacs	sl, {r0, sp, lr, pc}
    25c0:	strtmi	sp, [r0], -r6
    25c4:	b	ffb405c4 <strspn@plt+0xffb3f97c>
    25c8:	mvnsle	r1, r3, asr #24
    25cc:	ldclt	0, cr2, [r0, #-4]
    25d0:	ldclt	0, cr2, [r0, #-0]
    25d4:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    25d8:	svclt	0x00be2900
    25dc:			; <UNDEFINED> instruction: 0xf04f2000
    25e0:	and	r4, r6, r0, lsl #2
    25e4:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    25e8:			; <UNDEFINED> instruction: 0xf06fbf1c
    25ec:			; <UNDEFINED> instruction: 0xf04f4100
    25f0:			; <UNDEFINED> instruction: 0xf00030ff
    25f4:			; <UNDEFINED> instruction: 0xf1adb857
    25f8:	stmdb	sp!, {r3, sl, fp}^
    25fc:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    2600:	blcs	3922c <strspn@plt+0x385e4>
    2604:			; <UNDEFINED> instruction: 0xf000db1a
    2608:			; <UNDEFINED> instruction: 0xf8ddf853
    260c:	ldmib	sp, {r2, sp, lr, pc}^
    2610:	andlt	r2, r4, r2, lsl #6
    2614:	submi	r4, r0, #112, 14	; 0x1c00000
    2618:	cmpeq	r1, r1, ror #22
    261c:	blle	6cd224 <strspn@plt+0x6cc5dc>
    2620:			; <UNDEFINED> instruction: 0xf846f000
    2624:	ldrd	pc, [r4], -sp
    2628:	movwcs	lr, #10717	; 0x29dd
    262c:	submi	fp, r0, #4
    2630:	cmpeq	r1, r1, ror #22
    2634:	bl	18d2f84 <strspn@plt+0x18d233c>
    2638:	ldrbmi	r0, [r0, -r3, asr #6]!
    263c:	bl	18d2f8c <strspn@plt+0x18d2344>
    2640:			; <UNDEFINED> instruction: 0xf0000343
    2644:			; <UNDEFINED> instruction: 0xf8ddf835
    2648:	ldmib	sp, {r2, sp, lr, pc}^
    264c:	andlt	r2, r4, r2, lsl #6
    2650:	bl	1852f58 <strspn@plt+0x1852310>
    2654:	ldrbmi	r0, [r0, -r1, asr #2]!
    2658:	bl	18d2fa8 <strspn@plt+0x18d2360>
    265c:			; <UNDEFINED> instruction: 0xf0000343
    2660:			; <UNDEFINED> instruction: 0xf8ddf827
    2664:	ldmib	sp, {r2, sp, lr, pc}^
    2668:	andlt	r2, r4, r2, lsl #6
    266c:	bl	18d2fbc <strspn@plt+0x18d2374>
    2670:	ldrbmi	r0, [r0, -r3, asr #6]!
    2674:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    2678:	svclt	0x00082900
    267c:	svclt	0x001c2800
    2680:	mvnscc	pc, pc, asr #32
    2684:	rscscc	pc, pc, pc, asr #32
    2688:	stmdalt	ip, {ip, sp, lr, pc}
    268c:	stfeqd	f7, [r8], {173}	; 0xad
    2690:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    2694:			; <UNDEFINED> instruction: 0xf80cf000
    2698:	ldrd	pc, [r4], -sp
    269c:	movwcs	lr, #10717	; 0x29dd
    26a0:	ldrbmi	fp, [r0, -r4]!
    26a4:			; <UNDEFINED> instruction: 0xf04fb502
    26a8:			; <UNDEFINED> instruction: 0xf7fe0008
    26ac:	vstrlt.16	s28, [r2, #-400]	; 0xfffffe70	; <UNPREDICTABLE>
    26b0:	svclt	0x00084299
    26b4:	push	{r4, r7, r9, lr}
    26b8:			; <UNDEFINED> instruction: 0x46044ff0
    26bc:	andcs	fp, r0, r8, lsr pc
    26c0:			; <UNDEFINED> instruction: 0xf8dd460d
    26c4:	svclt	0x0038c024
    26c8:	cmnle	fp, #1048576	; 0x100000
    26cc:			; <UNDEFINED> instruction: 0x46994690
    26d0:			; <UNDEFINED> instruction: 0xf283fab3
    26d4:	rsbsle	r2, r0, r0, lsl #22
    26d8:			; <UNDEFINED> instruction: 0xf385fab5
    26dc:	rsble	r2, r8, r0, lsl #26
    26e0:			; <UNDEFINED> instruction: 0xf1a21ad2
    26e4:	blx	245f6c <strspn@plt+0x245324>
    26e8:	blx	2412f8 <strspn@plt+0x2406b0>
    26ec:			; <UNDEFINED> instruction: 0xf1c2f30e
    26f0:	b	12c4378 <strspn@plt+0x12c3730>
    26f4:	blx	a05308 <strspn@plt+0xa046c0>
    26f8:	b	12ff31c <strspn@plt+0x12fe6d4>
    26fc:	blx	205310 <strspn@plt+0x2046c8>
    2700:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    2704:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2708:	andcs	fp, r0, ip, lsr pc
    270c:	movwle	r4, #42497	; 0xa601
    2710:	bl	fed0a71c <strspn@plt+0xfed09ad4>
    2714:	blx	3744 <strspn@plt+0x2afc>
    2718:	blx	83eb58 <strspn@plt+0x83df10>
    271c:	bl	197f340 <strspn@plt+0x197e6f8>
    2720:	tstmi	r9, #46137344	; 0x2c00000
    2724:	bcs	1296c <strspn@plt+0x11d24>
    2728:	b	13f6820 <strspn@plt+0x13f5bd8>
    272c:	b	13c489c <strspn@plt+0x13c3c54>
    2730:	b	1204ca4 <strspn@plt+0x120405c>
    2734:	ldrmi	r7, [r6], -fp, asr #17
    2738:	bl	fed3a76c <strspn@plt+0xfed39b24>
    273c:	bl	1943364 <strspn@plt+0x194271c>
    2740:	ldmne	fp, {r0, r3, r9, fp}^
    2744:	beq	2bd474 <strspn@plt+0x2bc82c>
    2748:			; <UNDEFINED> instruction: 0xf14a1c5c
    274c:	cfsh32cc	mvfx0, mvfx1, #0
    2750:	strbmi	sp, [sp, #-7]
    2754:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2758:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    275c:	adfccsz	f4, f1, #5.0
    2760:	blx	176f44 <strspn@plt+0x1762fc>
    2764:	blx	940388 <strspn@plt+0x93f740>
    2768:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    276c:	vseleq.f32	s30, s28, s11
    2770:	blx	948b78 <strspn@plt+0x947f30>
    2774:	b	1100784 <strspn@plt+0x10ffb3c>
    2778:			; <UNDEFINED> instruction: 0xf1a2040e
    277c:			; <UNDEFINED> instruction: 0xf1c20720
    2780:	blx	204008 <strspn@plt+0x2033c0>
    2784:	blx	13f394 <strspn@plt+0x13e74c>
    2788:	blx	1403ac <strspn@plt+0x13f764>
    278c:	b	10fef9c <strspn@plt+0x10fe354>
    2790:	blx	9033b4 <strspn@plt+0x90276c>
    2794:	bl	117ffb4 <strspn@plt+0x117f36c>
    2798:	teqmi	r3, #1073741824	; 0x40000000
    279c:	strbmi	r1, [r5], -r0, lsl #21
    27a0:	tsteq	r3, r1, ror #22
    27a4:	svceq	0x0000f1bc
    27a8:	stmib	ip, {r0, ip, lr, pc}^
    27ac:	pop	{r8, sl, lr}
    27b0:	blx	fed26778 <strspn@plt+0xfed25b30>
    27b4:	msrcc	CPSR_, #132, 6	; 0x10000002
    27b8:	blx	fee3c608 <strspn@plt+0xfee3b9c0>
    27bc:	blx	fed7f1e4 <strspn@plt+0xfed7e59c>
    27c0:	eorcc	pc, r0, #335544322	; 0x14000002
    27c4:	orrle	r2, fp, r0, lsl #26
    27c8:	svclt	0x0000e7f3
    27cc:	mvnsmi	lr, #737280	; 0xb4000
    27d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    27d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    27d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    27dc:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27e0:	blne	1d939dc <strspn@plt+0x1d92d94>
    27e4:	strhle	r1, [sl], -r6
    27e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    27ec:	svccc	0x0004f855
    27f0:	strbmi	r3, [sl], -r1, lsl #8
    27f4:	ldrtmi	r4, [r8], -r1, asr #12
    27f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    27fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2800:	svclt	0x000083f8
    2804:	andeq	r0, r1, r6, lsl #12
    2808:	strdeq	r0, [r1], -ip
    280c:	svclt	0x00004770

Disassembly of section .fini:

00002810 <.fini>:
    2810:	push	{r3, lr}
    2814:	pop	{r3, pc}
