Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 21 21:23:45 2024
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_pcie_3_0_7vx_ep_timing_summary_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_timing_summary_routed.pb -rpx xilinx_pcie_3_0_7vx_ep_timing_summary_routed.rpx -warn_on_violation
| Design       : xilinx_pcie_3_0_7vx_ep
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (4)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (4)
---------------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (3)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.747        0.000                      0                 8039        0.017        0.000                      0                 8039        0.000        0.000                       0                  2571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y1            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 2.000}        4.000           250.000         
  userclk2               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                        9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
txoutclk_x0y1                                                                                                                                                              3.000        0.000                       0                     2  
  clk_125mhz_x0y1              5.070        0.000                      0                  946        0.106        0.000                      0                  946        2.286        0.000                       0                   416  
    clk_125mhz_mux_x0y1        4.741        0.000                      0                 3283        0.082        0.000                      0                 3283        0.549        0.000                       0                  1375  
  clk_250mhz_x0y1                                                                                                                                                          2.591        0.000                       0                     2  
    clk_250mhz_mux_x0y1        0.747        0.000                      0                 3283        0.082        0.000                      0                 3283        0.000        0.000                       0                  1375  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     1.412        0.000                      0                 1275        0.017        0.000                      0                 1275        0.091        0.000                       0                    31  
  userclk2                     3.397        0.000                      0                 2455        0.080        0.000                      0                 2455        2.400        0.000                       0                   700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y1  clk_125mhz_x0y1            5.144        0.000                      0                   22        0.275        0.000                      0                   22  
clk_250mhz_mux_x0y1  clk_125mhz_x0y1            1.024        0.000                      0                   22        0.084        0.000                      0                   22  
clk_125mhz_x0y1      clk_125mhz_mux_x0y1        6.035        0.000                      0                    9        0.286        0.000                      0                    9  
userclk2             clk_125mhz_mux_x0y1        6.397        0.000                      0                    2        0.093        0.000                      0                    2  
clk_125mhz_x0y1      clk_250mhz_mux_x0y1        1.915        0.000                      0                    9        0.095        0.000                      0                    9  
userclk2             clk_250mhz_mux_x0y1        2.397        0.000                      0                    2        0.093        0.000                      0                    2  
clk_125mhz_mux_x0y1  userclk2                   5.294        0.000                      0                    1        0.623        0.000                      0                    1  
clk_250mhz_mux_x0y1  userclk2                   1.294        0.000                      0                    1        0.623        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    userclk2             userclk1                   1.611        0.000                      0                    2        0.553        0.000                      0                    2  
**async_default**    clk_125mhz_mux_x0y1  userclk2                   5.993        0.000                      0                    2        0.170        0.000                      0                    2  
**async_default**    clk_250mhz_mux_x0y1  userclk2                   1.993        0.000                      0                    2        0.170        0.000                      0                    2  
**async_default**    userclk2             userclk2                   5.701        0.000                      0                   15        0.250        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               userclk2                                  
(none)                                    clk_125mhz_mux_x0y1  
(none)               clk_250mhz_mux_x0y1  clk_125mhz_mux_x0y1  
(none)               clk_125mhz_mux_x0y1  clk_125mhz_x0y1      
(none)               clk_250mhz_mux_x0y1  clk_125mhz_x0y1      
(none)                                    clk_250mhz_mux_x0y1  
(none)               clk_125mhz_mux_x0y1  clk_250mhz_mux_x0y1  
(none)               clk_125mhz_mux_x0y1  clk_250mhz_x0y1      
(none)               clk_250mhz_mux_x0y1  clk_250mhz_x0y1      
(none)                                    userclk2             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_125mhz_mux_x0y1                       
(none)               clk_250mhz_mux_x0y1                       
(none)               mmcm_fb                                   
(none)               sys_clk                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.473     5.607    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y281       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.607 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.607    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.329    14.387    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.220    15.607    
                         clock uncertainty           -0.035    15.571    
    SLICE_X216Y281       FDRE (Setup_fdre_C_D)        0.064    15.635    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.609ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.475     5.609    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y283       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y283       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.609 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.609    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y283       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.331    14.389    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y283       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.220    15.609    
                         clock uncertainty           -0.035    15.573    
    SLICE_X216Y283       FDRE (Setup_fdre_C_D)        0.064    15.637    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.474     5.608    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y267       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.608 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.608    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.331    14.389    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.219    15.608    
                         clock uncertainty           -0.035    15.572    
    SLICE_X220Y267       FDRE (Setup_fdre_C_D)        0.064    15.636    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 14.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.474     5.608    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y267       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.608 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.608    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.330    14.388    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.220    15.608    
                         clock uncertainty           -0.035    15.572    
    SLICE_X216Y267       FDRE (Setup_fdre_C_D)        0.064    15.636    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.468     5.602    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y277       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.602 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.602    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y277       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.325    14.383    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.219    15.602    
                         clock uncertainty           -0.035    15.566    
    SLICE_X216Y277       FDRE (Setup_fdre_C_D)        0.064    15.630    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.630    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 14.384 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.469     5.603    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y278       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y278       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.603 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.603    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.326    14.384    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.219    15.603    
                         clock uncertainty           -0.035    15.567    
    SLICE_X216Y278       FDRE (Setup_fdre_C_D)        0.064    15.631    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.483     5.617    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y256       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.617 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.617    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y256       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.338    14.396    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.221    15.617    
                         clock uncertainty           -0.035    15.581    
    SLICE_X220Y256       FDRE (Setup_fdre_C_D)        0.064    15.645    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.484     5.618    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.618 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.618    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.339    14.397    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.221    15.618    
                         clock uncertainty           -0.035    15.582    
    SLICE_X220Y255       FDRE (Setup_fdre_C_D)        0.064    15.646    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.646    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 14.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.474     5.608    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y267       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.345 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.345    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.330    14.388    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.220    15.608    
                         clock uncertainty           -0.035    15.572    
    SLICE_X216Y267       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    15.536    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.468     5.602    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.339 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.339    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AB8                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    13.058 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.325    14.383    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.219    15.602    
                         clock uncertainty           -0.035    15.566    
    SLICE_X216Y277       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    15.530    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.684     1.866    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y281       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.137 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.137    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.892     2.454    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.866    
    SLICE_X216Y281       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.965    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.680     1.862    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.133 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.133    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.888     2.450    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.862    
    SLICE_X216Y277       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.961    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.685     1.867    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y267       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.138 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.138    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.893     2.455    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.867    
    SLICE_X220Y267       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.966    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.685     1.867    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y267       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.138 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.138    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.893     2.455    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y267       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.867    
    SLICE_X216Y267       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.966    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.686     1.868    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y283       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y283       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.139 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.139    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y283       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.894     2.456    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y283       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.868    
    SLICE_X216Y283       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.967    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.681     1.863    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y278       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y278       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.134 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.134    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y278       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.889     2.451    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y278       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.863    
    SLICE_X216Y278       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.962    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.691     1.873    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y256       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y256       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.901     2.463    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X220Y256       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.691     1.873    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y255       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.901     2.463    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X220Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.684     1.866    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y281       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.142 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.892     2.454    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y281       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.588     1.866    
    SLICE_X216Y281       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.968    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.182 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.680     1.862    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.138 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.138    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.562 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.888     2.450    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y277       SRLC32E                                      r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.588     1.862    
    SLICE_X216Y277       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y20       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X1Y11    refclk_ibuf/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y5    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y21  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y20  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y283       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y281       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y277       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.204ns (8.400%)  route 2.225ns (91.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.225     6.584    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y291       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.336    11.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y291       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[4]/C
                         clock pessimism              0.321    12.112    
                         clock uncertainty           -0.071    12.041    
    SLICE_X215Y291       FDRE (Setup_fdre_C_R)       -0.387    11.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[4]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.204ns (8.399%)  route 2.225ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.225     6.584    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y291       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y291       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/C
                         clock pessimism              0.321    12.113    
                         clock uncertainty           -0.071    12.042    
    SLICE_X220Y291       FDRE (Setup_fdre_C_R)       -0.364    11.678    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.204ns (8.399%)  route 2.225ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.225     6.584    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X220Y291       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X220Y291       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism              0.321    12.113    
                         clock uncertainty           -0.071    12.042    
    SLICE_X220Y291       FDRE (Setup_fdre_C_R)       -0.364    11.678    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.204ns (8.611%)  route 2.165ns (91.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.165     6.524    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[10]/C
                         clock pessimism              0.321    12.113    
                         clock uncertainty           -0.071    12.042    
    SLICE_X218Y292       FDRE (Setup_fdre_C_R)       -0.387    11.655    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.204ns (8.611%)  route 2.165ns (91.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.165     6.524    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
                         clock pessimism              0.321    12.113    
                         clock uncertainty           -0.071    12.042    
    SLICE_X218Y292       FDRE (Setup_fdre_C_R)       -0.387    11.655    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.204ns (8.611%)  route 2.165ns (91.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.165     6.524    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism              0.321    12.113    
                         clock uncertainty           -0.071    12.042    
    SLICE_X218Y292       FDRE (Setup_fdre_C_R)       -0.387    11.655    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.204ns (8.618%)  route 2.163ns (91.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.163     6.522    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y292       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.321    12.113    
                         clock uncertainty           -0.071    12.042    
    SLICE_X219Y292       FDRE (Setup_fdre_C_R)       -0.387    11.655    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.655    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.204ns (8.725%)  route 2.134ns (91.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.134     6.493    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X217Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.336    11.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism              0.321    12.112    
                         clock uncertainty           -0.071    12.041    
    SLICE_X217Y290       FDRE (Setup_fdre_C_R)       -0.387    11.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.204ns (8.725%)  route 2.134ns (91.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.134     6.493    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X217Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.336    11.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]/C
                         clock pessimism              0.321    12.112    
                         clock uncertainty           -0.071    12.041    
    SLICE_X217Y290       FDRE (Setup_fdre_C_R)       -0.387    11.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.204ns (8.725%)  route 2.134ns (91.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 11.791 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.134     6.493    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X217Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.336    11.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]/C
                         clock pessimism              0.321    12.112    
                         clock uncertainty           -0.071    12.041    
    SLICE_X217Y290       FDRE (Setup_fdre_C_R)       -0.387    11.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y288       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.961    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.344     1.806    
    SLICE_X217Y288       FDRE (Hold_fdre_C_D)         0.049     1.855    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.681     1.798    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y278       FDRE (Prop_fdre_C_Q)         0.100     1.898 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.953    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[7]
    SLICE_X221Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.342     1.798    
    SLICE_X221Y278       FDRE (Hold_fdre_C_D)         0.049     1.847    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[14]/Q
                         net (fo=1, routed)           0.055     1.957    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[14]
    SLICE_X221Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[14]/C
                         clock pessimism             -0.342     1.802    
    SLICE_X221Y282       FDRE (Hold_fdre_C_D)         0.047     1.849    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.682     1.799    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.954    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[1]
    SLICE_X217Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[1]/C
                         clock pessimism             -0.342     1.799    
    SLICE_X217Y279       FDRE (Hold_fdre_C_D)         0.047     1.846    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.959    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.342     1.804    
    SLICE_X217Y284       FDRE (Hold_fdre_C_D)         0.047     1.851    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.962    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[7]
    SLICE_X221Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.900     2.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.344     1.807    
    SLICE_X221Y290       FDRE (Hold_fdre_C_D)         0.047     1.854    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.684     1.801    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.956    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1[0]
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.342     1.801    
    SLICE_X217Y281       FDRE (Hold_fdre_C_D)         0.047     1.848    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y251       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y251       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[12]/Q
                         net (fo=1, routed)           0.055     1.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[12]
    SLICE_X219Y251       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y251       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism             -0.344     1.809    
    SLICE_X219Y251       FDRE (Hold_fdre_C_D)         0.047     1.856    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y250       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     1.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[2]
    SLICE_X221Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X221Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]/C
                         clock pessimism             -0.344     1.809    
    SLICE_X221Y250       FDRE (Hold_fdre_C_D)         0.047     1.856    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y288       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     1.961    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[11]
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.344     1.806    
    SLICE_X217Y288       FDRE (Hold_fdre_C_D)         0.047     1.853    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y21  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y20  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         8.000       6.591      BUFGCTRL_X0Y18       vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.408         8.000       6.591      BUFGCTRL_X0Y16       vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X220Y289       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5      vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y289       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y289       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y292       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y292       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y288       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y288       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y290       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y290       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y290       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y290       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y291       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304    11.648    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304    11.648    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304    11.648    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304    11.648    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281    11.671    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281    11.671    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281    11.671    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281    11.671    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281    11.671    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 11.795 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340    11.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/C
                         clock pessimism              0.228    12.023    
                         clock uncertainty           -0.071    11.952    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281    11.671    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  4.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.275%)  route 0.246ns (62.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/Q
                         net (fo=10, routed)          0.246     2.170    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/Q[3]
    SLICE_X208Y248       LUT6 (Prop_lut6_I3_O)        0.028     2.198 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_adapt_done_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.198    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i_n_6
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.912     2.163    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
                         clock pessimism             -0.134     2.029    
    SLICE_X208Y248       FDRE (Hold_fdre_C_D)         0.087     2.116    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.100ns (20.373%)  route 0.391ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y257       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y257       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.391     2.298    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_GEN3_RDY[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[0])
                                                      0.370     2.215    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.279%)  route 0.206ns (61.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.709     1.826    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X211Y249       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.100     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=8, routed)           0.206     2.132    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[4]
    SLICE_X211Y250       LUT6 (Prop_lut6_I1_O)        0.028     2.160 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0_n_0
    SLICE_X211Y250       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.900     2.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X211Y250       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.134     2.017    
    SLICE_X211Y250       FDSE (Hold_fdse_C_D)         0.060     2.077    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.173%)  route 0.247ns (62.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.691     1.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X210Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y250       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=8, routed)           0.247     2.173    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X208Y248       LUT6 (Prop_lut6_I0_O)        0.028     2.201 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_lffs_sel_i_1__0/O
                         net (fo=1, routed)           0.000     2.201    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i_n_8
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.912     2.163    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/C
                         clock pessimism             -0.134     2.029    
    SLICE_X208Y248       FDRE (Hold_fdre_C_D)         0.087     2.116    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.100ns (21.156%)  route 0.373ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y260       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.373     2.276    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_DONE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.823    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQDONE)
                                                      0.364     2.187    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.481%)  route 0.224ns (60.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.707     1.824    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y249       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_fdre_C_Q)         0.118     1.942 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/Q
                         net (fo=5, routed)           0.224     2.166    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/Q[4]
    SLICE_X208Y250       LUT3 (Prop_lut3_I0_O)        0.028     2.194 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_done_i_1__0/O
                         net (fo=1, routed)           0.000     2.194    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                         clock pessimism             -0.134     2.016    
    SLICE_X208Y250       FDRE (Hold_fdre_C_D)         0.087     2.103    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.157ns (42.212%)  route 0.215ns (57.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.707     1.824    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y249       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y249       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/Q
                         net (fo=35, routed)          0.215     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2[1]
    SLICE_X208Y250       LUT5 (Prop_lut5_I0_O)        0.066     2.196 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.196    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[0]
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/C
                         clock pessimism             -0.134     2.016    
    SLICE_X208Y250       FDRE (Hold_fdre_C_D)         0.087     2.103    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.704     1.821    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X211Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y235       FDRE (Prop_fdre_C_Q)         0.100     1.921 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/Q
                         net (fo=2, routed)           0.064     1.985    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done
    SLICE_X210Y235       LUT6 (Prop_lut6_I3_O)        0.028     2.013 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     2.013    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X210Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.907     2.158    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X210Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
                         clock pessimism             -0.326     1.832    
    SLICE_X210Y235       FDRE (Hold_fdre_C_D)         0.087     1.919    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.701     1.818    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X209Y233       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y233       FDRE (Prop_fdre_C_Q)         0.100     1.918 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/Q
                         net (fo=2, routed)           0.064     1.982    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done
    SLICE_X208Y233       LUT6 (Prop_lut6_I3_O)        0.028     2.010 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_rx[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.010    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X208Y233       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.904     2.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y233       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
                         clock pessimism             -0.326     1.829    
    SLICE_X208Y233       FDRE (Hold_fdre_C_D)         0.087     1.916    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.171ns (25.737%)  route 0.493ns (74.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.696     1.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y228       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y228       FDRE (Prop_fdre_C_Q)         0.107     1.920 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[2]/Q
                         net (fo=1, routed)           0.231     2.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[2]
    SLICE_X208Y228       LUT3 (Prop_lut3_I0_O)        0.064     2.215 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_190/O
                         net (fo=1, routed)           0.262     2.477    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[2])
                                                      0.358     2.376    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X216Y262       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X216Y262       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C                   n/a              0.400         4.000       3.600      SLICE_X210Y275       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a              0.400         4.000       3.600      SLICE_X210Y275       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408         4.000       2.591      BUFGCTRL_X0Y16   vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304     7.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304     7.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304     7.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.223ns (8.138%)  route 2.517ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.517     6.907    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y225       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X207Y225       FDRE (Setup_fdre_C_R)       -0.304     7.654    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281     7.677    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281     7.677    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281     7.677    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281     7.677    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281     7.677    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.223ns (8.116%)  route 2.525ns (91.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 7.795 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y255       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=243, routed)         2.525     6.915    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/cpllreset_repN_1_alias
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.340     7.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X206Y224       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]/C
                         clock pessimism              0.228     8.023    
                         clock uncertainty           -0.065     7.958    
    SLICE_X206Y224       FDRE (Setup_fdre_C_R)       -0.281     7.677    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.275%)  route 0.246ns (62.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/Q
                         net (fo=10, routed)          0.246     2.170    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/Q[3]
    SLICE_X208Y248       LUT6 (Prop_lut6_I3_O)        0.028     2.198 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_adapt_done_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.198    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i_n_6
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.912     2.163    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
                         clock pessimism             -0.134     2.029    
    SLICE_X208Y248       FDRE (Hold_fdre_C_D)         0.087     2.116    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.100ns (20.373%)  route 0.391ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y257       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y257       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.391     2.298    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_GEN3_RDY[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[0])
                                                      0.370     2.215    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.279%)  route 0.206ns (61.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.709     1.826    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X211Y249       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.100     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=8, routed)           0.206     2.132    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg_n_0_[4]
    SLICE_X211Y250       LUT6 (Prop_lut6_I1_O)        0.028     2.160 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm[1]_i_1__0_n_0
    SLICE_X211Y250       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.900     2.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X211Y250       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.134     2.017    
    SLICE_X211Y250       FDSE (Hold_fdse_C_D)         0.060     2.077    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.146ns (37.173%)  route 0.247ns (62.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.691     1.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X210Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y250       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=8, routed)           0.247     2.173    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X208Y248       LUT6 (Prop_lut6_I0_O)        0.028     2.201 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_lffs_sel_i_1__0/O
                         net (fo=1, routed)           0.000     2.201    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i_n_8
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.912     2.163    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y248       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/C
                         clock pessimism             -0.134     2.029    
    SLICE_X208Y248       FDRE (Hold_fdre_C_D)         0.087     2.116    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.100ns (21.156%)  route 0.373ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y260       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.373     2.276    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPE_TXEQ_DONE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.823    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQDONE)
                                                      0.364     2.187    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.481%)  route 0.224ns (60.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.707     1.824    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y249       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y249       FDRE (Prop_fdre_C_Q)         0.118     1.942 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/Q
                         net (fo=5, routed)           0.224     2.166    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/Q[4]
    SLICE_X208Y250       LUT3 (Prop_lut3_I0_O)        0.028     2.194 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_done_i_1__0/O
                         net (fo=1, routed)           0.000     2.194    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg/C
                         clock pessimism             -0.134     2.016    
    SLICE_X208Y250       FDRE (Hold_fdre_C_D)         0.087     2.103    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.157ns (42.212%)  route 0.215ns (57.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.707     1.824    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X207Y249       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y249       FDRE (Prop_fdre_C_Q)         0.091     1.915 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/Q
                         net (fo=35, routed)          0.215     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_control_reg2[1]
    SLICE_X208Y250       LUT5 (Prop_lut5_I0_O)        0.066     2.196 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.196    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[0]
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/C
                         clock pessimism             -0.134     2.016    
    SLICE_X208Y250       FDRE (Hold_fdre_C_D)         0.087     2.103    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.704     1.821    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X211Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y235       FDRE (Prop_fdre_C_Q)         0.100     1.921 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/Q
                         net (fo=2, routed)           0.064     1.985    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done
    SLICE_X210Y235       LUT6 (Prop_lut6_I3_O)        0.028     2.013 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     2.013    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X210Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.907     2.158    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X210Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
                         clock pessimism             -0.326     1.832    
    SLICE_X210Y235       FDRE (Hold_fdre_C_D)         0.087     1.919    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.701     1.818    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X209Y233       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y233       FDRE (Prop_fdre_C_Q)         0.100     1.918 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/Q
                         net (fo=2, routed)           0.064     1.982    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done
    SLICE_X208Y233       LUT6 (Prop_lut6_I3_O)        0.028     2.010 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_rx[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.010    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X208Y233       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.904     2.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y233       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
                         clock pessimism             -0.326     1.829    
    SLICE_X208Y233       FDRE (Hold_fdre_C_D)         0.087     1.916    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.171ns (25.737%)  route 0.493ns (74.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.696     1.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X208Y228       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y228       FDRE (Prop_fdre_C_Q)         0.107     1.920 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[2]/Q
                         net (fo=1, routed)           0.231     2.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[2]
    SLICE_X208Y228       LUT3 (Prop_lut3_I0_O)        0.064     2.215 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_190/O
                         net (fo=1, routed)           0.262     2.477    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.134     2.018    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[2])
                                                      0.358     2.376    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y22  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X216Y262       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X216Y262       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C                   n/a              0.400         2.000       1.600      SLICE_X210Y275       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a              0.400         2.000       1.600      SLICE_X210Y275       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X215Y269       vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg1_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.298ns (15.852%)  route 1.582ns (84.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 7.832 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[34])
                                                      0.298     4.458 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[34]
                         net (fo=2, routed)           1.582     6.040    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[106]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     7.832    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.060    
                         clock uncertainty           -0.065     7.995    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[31])
                                                     -0.543     7.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.446ns (23.793%)  route 1.429ns (76.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 7.832 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[58])
                                                      0.446     4.606 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[58]
                         net (fo=2, routed)           1.429     6.034    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[130]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     7.832    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.060    
                         clock uncertainty           -0.065     7.995    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.543     7.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.309ns (17.323%)  route 1.475ns (82.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 7.812 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[24])
                                                      0.309     4.481 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[24]
                         net (fo=2, routed)           1.475     5.955    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[24]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     7.812    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.040    
                         clock uncertainty           -0.065     7.975    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[22])
                                                     -0.543     7.432    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.319ns (17.632%)  route 1.490ns (82.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 7.832 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[0])
                                                      0.319     4.479 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[0]
                         net (fo=2, routed)           1.490     5.969    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[72]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     7.832    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.060    
                         clock uncertainty           -0.065     7.995    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[0])
                                                     -0.543     7.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIPBDIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.300ns (17.008%)  route 1.464ns (82.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 7.812 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[53])
                                                      0.300     4.472 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[53]
                         net (fo=2, routed)           1.464     5.936    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[53]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     7.812    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.040    
                         clock uncertainty           -0.065     7.975    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.543     7.432    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.313ns (17.745%)  route 1.451ns (82.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 7.812 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[45])
                                                      0.313     4.485 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[45]
                         net (fo=2, routed)           1.451     5.936    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[45]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     7.812    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.040    
                         clock uncertainty           -0.065     7.975    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.543     7.432    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.323ns (18.599%)  route 1.414ns (81.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 7.812 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[41])
                                                      0.323     4.495 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[41]
                         net (fo=2, routed)           1.414     5.908    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[41]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     7.812    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.040    
                         clock uncertainty           -0.065     7.975    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.543     7.432    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIPBDIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.327ns (18.506%)  route 1.440ns (81.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 7.832 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[53])
                                                      0.327     4.487 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[53]
                         net (fo=2, routed)           1.440     5.927    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[125]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     7.832    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.060    
                         clock uncertainty           -0.065     7.995    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.543     7.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.310ns (17.972%)  route 1.415ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 7.812 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.489     4.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[25])
                                                      0.310     4.482 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[25]
                         net (fo=2, routed)           1.415     5.897    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[25]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.357     7.812    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.040    
                         clock uncertainty           -0.065     7.975    
    RAMB36_X12Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[23])
                                                     -0.543     7.432    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.322ns (18.492%)  route 1.419ns (81.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 7.832 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[2])
                                                      0.322     4.482 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[2]
                         net (fo=2, routed)           1.419     5.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[74]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.377     7.832    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism              0.228     8.060    
                         clock uncertainty           -0.065     7.995    
    RAMB36_X12Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[2])
                                                     -0.543     7.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -5.901    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.131ns (29.255%)  route 0.317ns (70.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[0])
                                                      0.131     1.933 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[0]
                         net (fo=1, routed)           0.317     2.249    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[0]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.933     2.184    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.050    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.233    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.126ns (27.978%)  route 0.324ns (72.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[1])
                                                      0.126     1.928 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[1]
                         net (fo=1, routed)           0.324     2.252    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[1]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.934     2.185    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.134     2.051    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.234    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.066ns (15.515%)  route 0.359ns (84.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.703     1.820    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[8])
                                                      0.066     1.886 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[8]
                         net (fo=1, routed)           0.359     2.245    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[8]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.921     2.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.038    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.221    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.137ns (29.702%)  route 0.324ns (70.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[6])
                                                      0.137     1.939 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[6]
                         net (fo=1, routed)           0.324     2.263    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[6]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.933     2.184    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.050    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.233    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.062ns (14.346%)  route 0.370ns (85.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.703     1.820    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[5])
                                                      0.062     1.882 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[5]
                         net (fo=1, routed)           0.370     2.252    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[5]
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.921     2.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y50        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
                         clock pessimism             -0.134     2.038    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.221    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.103ns (16.357%)  route 0.527ns (83.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.181ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.347     3.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[25])
                                                      0.103     3.905 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[25]
                         net (fo=1, routed)           0.527     4.432    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[25]
    RAMB18_X12Y90        RAMB18E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.498     4.181    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y90        RAMB18E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo/CLKBWRCLK
                         clock pessimism             -0.314     3.867    
    RAMB18_X12Y90        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.527     4.394    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.101ns (15.884%)  route 0.535ns (84.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.326     3.781    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[117])
                                                      0.101     3.882 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[117]
                         net (fo=1, routed)           0.535     4.417    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[117]
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.488     4.171    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
                         clock pessimism             -0.321     3.850    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.527     4.377    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.417    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.116ns (17.883%)  route 0.533ns (82.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.185ns
    Source Clock Delay      (SCD):    3.786ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.331     3.786    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[20])
                                                      0.116     3.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[20]
                         net (fo=2, routed)           0.533     4.434    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[92]
    RAMB36_X12Y51        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.502     4.185    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y51        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo/CLKBWRCLK
                         clock pessimism             -0.321     3.864    
    RAMB36_X12Y51        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.527     4.391    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.098ns (15.309%)  route 0.542ns (84.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.781ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.326     3.781    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[143])
                                                      0.098     3.879 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[143]
                         net (fo=1, routed)           0.542     4.421    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[143]
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.488     4.171    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y54        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
                         clock pessimism             -0.321     3.850    
    RAMB36_X12Y54        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                      0.527     4.377    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.110ns (23.054%)  route 0.367ns (76.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSAU[8])
                                                      0.110     1.912 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAU[8]
                         net (fo=1, routed)           0.367     2.279    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAU[8]
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.934     2.185    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/pipe_userclk1_in
    RAMB36_X12Y49        RAMB36E1                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
                         clock pessimism             -0.134     2.051    
    RAMB36_X12Y49        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.234    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y48    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y48    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y49    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y49    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y50    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y50    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y252   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y252   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y252   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y252   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y248   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y248   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X192Y254   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X192Y254   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y252   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
High Pulse Width  Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X194Y252   vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.560         0.469       0.091      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.463       0.097      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.457       0.103      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/USERCLK                  0.717         0.460       0.257      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.453       0.264      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.447       0.270      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.195       0.365      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.192       0.368      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.054ns (24.913%)  route 3.177ns (75.087%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.911     8.390    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X208Y241       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.354    11.809    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X208Y241       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[16]/C
                         clock pessimism              0.228    12.037    
                         clock uncertainty           -0.071    11.966    
    SLICE_X208Y241       FDRE (Setup_fdre_C_CE)      -0.178    11.788    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[16]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[15]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[9]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[9]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[0]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[0]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[3]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[3]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[5]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[5]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[6]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[6]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.054ns (25.255%)  route 3.119ns (74.745%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.854     8.333    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X206Y247       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[7]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X206Y247       FDRE (Setup_fdre_C_CE)      -0.178    11.789    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_st_tag_reg[7]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.054ns (25.420%)  route 3.092ns (74.580%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.827     8.306    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X207Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X207Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[10]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X207Y248       FDRE (Setup_fdre_C_CE)      -0.201    11.766    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.054ns (25.420%)  route 3.092ns (74.580%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 11.810 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_MAXISCQTDATA[74])
                                                      0.781     4.941 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MAXISCQTDATA[74]
                         net (fo=2, routed)           0.861     5.801    vc709_pcie_ep_support_i/m_axis_cq_tdata[74]
    SLICE_X206Y248       LUT4 (Prop_lut4_I0_O)        0.043     5.844 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5/O
                         net (fo=1, routed)           0.244     6.089    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_5_n_0
    SLICE_X206Y248       LUT5 (Prop_lut5_I4_O)        0.043     6.132 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3/O
                         net (fo=4, routed)           0.595     6.727    vc709_pcie_ep_support_i/pio_rx_sm_128.req_addr[12]_i_3_n_0
    SLICE_X193Y246       LUT4 (Prop_lut4_I0_O)        0.051     6.778 f  vc709_pcie_ep_support_i/pio_rx_sm_128.req_compl_i_2/O
                         net (fo=6, routed)           0.566     7.343    vc709_pcie_ep_support_i/req_compl0
    SLICE_X191Y243       LUT6 (Prop_lut6_I0_O)        0.136     7.479 r  vc709_pcie_ep_support_i/pio_rx_sm_128.req_des_qword0[63]_i_1/O
                         net (fo=139, routed)         0.827     8.306    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_tph_present_reg_0[0]
    SLICE_X207Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.355    11.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/user_clk
    SLICE_X207Y248       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[3]/C
                         clock pessimism              0.228    12.038    
                         clock uncertainty           -0.071    11.967    
    SLICE_X207Y248       FDRE (Setup_fdre_C_CE)      -0.201    11.766    pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_128.req_des_qword1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  3.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.118ns (18.091%)  route 0.534ns (81.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.670     1.787    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X190Y241       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y241       FDRE (Prop_fdre_C_Q)         0.118     1.905 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[2]/Q
                         net (fo=1, routed)           0.534     2.439    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[2]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[2])
                                                      0.348     2.360    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.886%)  route 0.529ns (84.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.693     1.810    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X193Y233       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y233       FDRE (Prop_fdre_C_Q)         0.100     1.910 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[4]/Q
                         net (fo=1, routed)           0.529     2.439    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[4])
                                                      0.348     2.360    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[19]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.091ns (14.726%)  route 0.527ns (85.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.701     1.818    pcie_app_7vx_i/user_clk
    SLICE_X194Y248       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y248       FDRE (Prop_fdre_C_Q)         0.091     1.909 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[19]/Q
                         net (fo=1, routed)           0.527     2.436    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[19]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[19])
                                                      0.344     2.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[11]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.091ns (15.623%)  route 0.491ns (84.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.701     1.818    pcie_app_7vx_i/user_clk
    SLICE_X195Y247       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y247       FDRE (Prop_fdre_C_Q)         0.091     1.909 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/Q
                         net (fo=1, routed)           0.491     2.400    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[11]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[11])
                                                      0.308     2.320    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[30]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.091ns (15.208%)  route 0.507ns (84.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.700     1.817    pcie_app_7vx_i/user_clk
    SLICE_X194Y246       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y246       FDRE (Prop_fdre_C_Q)         0.091     1.908 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[30]/Q
                         net (fo=1, routed)           0.507     2.415    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[30]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[30])
                                                      0.319     2.331    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_TO/cfg_power_state_change_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGPOWERSTATECHANGEACK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.118ns (25.605%)  route 0.343ns (74.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.680     1.797    pcie_app_7vx_i/PIO_i/PIO_TO/user_clk
    SLICE_X192Y255       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_TO/cfg_power_state_change_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y255       FDRE (Prop_fdre_C_Q)         0.118     1.915 r  pcie_app_7vx_i/PIO_i/PIO_TO/cfg_power_state_change_ack_reg/Q
                         net (fo=1, routed)           0.343     2.258    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_power_state_change_ack
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGPOWERSTATECHANGEACK
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.307     1.839    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGPOWERSTATECHANGEACK)
                                                      0.334     2.173    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[15]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.091ns (14.771%)  route 0.525ns (85.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.701     1.818    pcie_app_7vx_i/user_clk
    SLICE_X194Y248       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y248       FDRE (Prop_fdre_C_Q)         0.091     1.909 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/Q
                         net (fo=1, routed)           0.525     2.434    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[15]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[15])
                                                      0.337     2.349    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[24]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.639%)  route 0.539ns (84.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.701     1.818    pcie_app_7vx_i/user_clk
    SLICE_X195Y247       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y247       FDRE (Prop_fdre_C_Q)         0.100     1.918 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[24]/Q
                         net (fo=1, routed)           0.539     2.457    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[24]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[24]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[24])
                                                      0.360     2.372    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[63]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.118ns (18.166%)  route 0.532ns (81.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.692     1.809    pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/user_clk
    SLICE_X192Y232       FDRE                                         r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y232       FDRE (Prop_fdre_C_Q)         0.118     1.927 r  pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata_reg[63]/Q
                         net (fo=1, routed)           0.532     2.459    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/s_axis_cc_tdata[63]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/SAXISCCTDATA[63]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_SAXISCCTDATA[63])
                                                      0.361     2.373    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_app_7vx_i/cfg_mgmt_write_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[18]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.458%)  route 0.547ns (84.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.701     1.818    pcie_app_7vx_i/user_clk
    SLICE_X194Y248       FDRE                                         r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y248       FDRE (Prop_fdre_C_Q)         0.100     1.918 r  pcie_app_7vx_i/cfg_mgmt_write_data_reg[18]/Q
                         net (fo=1, routed)           0.547     2.465    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_mgmt_write_data[18]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGMGMTWRITEDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.895     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                         clock pessimism             -0.134     2.012    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_USERCLK_CFGMGMTWRITEDATA[18])
                                                      0.367     2.379    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK    n/a            4.000         8.000       4.000      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y46    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_io_mem/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y46    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_io_mem/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y49    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem32/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y49    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem32/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y47    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem64/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y47    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem64/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y48    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X11Y48    pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/EP_MEM/ep_mem_erom/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y52    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/u_ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y247   pcie_app_7vx_i/cfg_mgmt_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y247   pcie_app_7vx_i/cfg_mgmt_read_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y247   pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y247   pcie_app_7vx_i/cfg_mgmt_write_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y249   pcie_app_7vx_i/cfg_mgmt_write_data_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X195Y249   pcie_app_7vx_i/cfg_mgmt_write_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y248   pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y248   pcie_app_7vx_i/cfg_mgmt_write_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y248   pcie_app_7vx_i/cfg_mgmt_write_data_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X194Y248   pcie_app_7vx_i/cfg_mgmt_write_data_reg[17]/C
High Pulse Width  Slow    PCIE_3_0/USERCLK    n/a            1.600         4.000       2.400      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Fast    PCIE_3_0/USERCLK    n/a            1.600         4.000       2.400      PCIE3_X0Y1       vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y275   user_clk_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y275   user_clk_heartbeat_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y277   user_clk_heartbeat_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y277   user_clk_heartbeat_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y277   user_clk_heartbeat_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y277   user_clk_heartbeat_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y278   user_clk_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X206Y278   user_clk_heartbeat_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.863ns (34.724%)  route 1.622ns (65.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          1.622     6.652    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X214Y250       FDRE (Setup_fdre_C_D)       -0.031    11.796    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.863ns (37.219%)  route 1.456ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          1.456     6.485    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.071    11.824    
    SLICE_X215Y260       FDRE (Setup_fdre_C_D)       -0.009    11.815    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.815    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.789ns (34.062%)  route 1.527ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           1.527     6.483    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.071    11.823    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.010    11.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.789ns (36.330%)  route 1.383ns (63.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           1.383     6.338    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X217Y281       FDRE (Setup_fdre_C_D)       -0.009    11.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.327ns (16.126%)  route 1.701ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           1.093     5.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X216Y282       LUT2 (Prop_lut2_I0_O)        0.123     5.575 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.608     6.183    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.071    11.823    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.009    11.814    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.863ns (43.521%)  route 1.120ns (56.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          1.120     6.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.071    11.823    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.009    11.814    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.863ns (46.541%)  route 0.991ns (53.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          0.991     6.021    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X217Y281       FDRE (Setup_fdre_C_D)       -0.010    11.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.411ns (22.092%)  route 1.449ns (77.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 11.779 - 8.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.468     4.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y272       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y272       FDRE (Prop_fdre_C_Q)         0.223     4.374 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/Q
                         net (fo=8, routed)           0.630     5.004    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[11]
    SLICE_X215Y272       LUT2 (Prop_lut2_I1_O)        0.052     5.056 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=2, routed)           0.277     5.333    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X215Y273       LUT6 (Prop_lut6_I1_O)        0.136     5.469 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.542     6.011    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.324    11.779    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    11.884    
                         clock uncertainty           -0.071    11.813    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.026    11.839    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.337ns (20.283%)  route 1.325ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 11.787 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     4.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y269       FDRE (Prop_fdre_C_Q)         0.204     4.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=4, routed)           0.727     5.086    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X215Y280       LUT2 (Prop_lut2_I0_O)        0.133     5.219 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.597     5.817    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.332    11.787    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    11.892    
                         clock uncertainty           -0.071    11.821    
    SLICE_X217Y284       FDRE (Setup_fdre_C_D)       -0.098    11.723    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.789ns (44.969%)  route 0.966ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           0.966     5.921    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X216Y252       FDRE (Setup_fdre_C_D)        0.021    11.848    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.126ns (19.538%)  route 0.519ns (80.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.519     2.421    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg
    SLICE_X216Y282       LUT2 (Prop_lut2_I1_O)        0.026     2.447 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     2.447    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X216Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.079    
    SLICE_X216Y282       FDRE (Hold_fdre_C_D)         0.093     2.172    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.909%)  route 0.481ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.683     1.800    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.091     1.891 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.481     2.372    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.891     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.077    
    SLICE_X214Y269       FDRE (Hold_fdre_C_D)        -0.004     2.073    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.130ns (21.371%)  route 0.478ns (78.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y261       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y261       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.172     2.078    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_1
    SLICE_X215Y261       LUT2 (Prop_lut2_I1_O)        0.030     2.108 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.307     2.414    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.088    
    SLICE_X216Y252       FDRE (Hold_fdre_C_D)         0.018     2.106    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.128ns (20.238%)  route 0.504ns (79.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.684     1.801    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.192     2.093    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X216Y282       LUT2 (Prop_lut2_I1_O)        0.028     2.121 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.313     2.433    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.085    
    SLICE_X217Y288       FDRE (Hold_fdre_C_D)         0.033     2.118    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.067%)  route 0.543ns (80.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.680     1.797    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X214Y272       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y272       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/Q
                         net (fo=9, routed)           0.262     2.159    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[3]
    SLICE_X215Y273       LUT6 (Prop_lut6_I4_O)        0.028     2.187 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.281     2.468    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.886     2.137    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.072    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.067     2.139    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.128ns (19.817%)  route 0.518ns (80.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.199     2.101    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X215Y282       LUT2 (Prop_lut2_I1_O)        0.028     2.129 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.319     2.448    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y287       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y287       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.083    
    SLICE_X215Y287       FDRE (Hold_fdre_C_D)         0.032     2.115    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.146ns (22.301%)  route 0.509ns (77.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y265       FDRE (Prop_fdre_C_Q)         0.118     1.922 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.274     2.196    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_0
    SLICE_X216Y262       LUT2 (Prop_lut2_I1_O)        0.028     2.224 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.234     2.459    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X217Y262       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y262       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.083    
    SLICE_X217Y262       FDRE (Hold_fdre_C_D)         0.032     2.115    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.447%)  route 0.530ns (80.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y265       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.300     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_0
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.028     2.232 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__1/O
                         net (fo=1, routed)           0.230     2.462    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.085    
    SLICE_X215Y260       FDRE (Hold_fdre_C_D)         0.032     2.117    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.292ns (44.184%)  route 0.369ns (55.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.692     1.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.101 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           0.369     2.470    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.085    
    SLICE_X217Y260       FDRE (Hold_fdre_C_D)         0.032     2.117    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.148ns (22.714%)  route 0.504ns (77.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y258       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.253     2.178    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_1
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.030     2.208 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.251     2.459    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.088    
    SLICE_X216Y252       FDRE (Hold_fdre_C_D)         0.018     2.106    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.485ns  (logic 0.863ns (34.724%)  route 1.622ns (65.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          1.622    10.652    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.191    11.707    
    SLICE_X214Y250       FDRE (Setup_fdre_C_D)       -0.031    11.676    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.319ns  (logic 0.863ns (37.219%)  route 1.456ns (62.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          1.456    10.485    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.191    11.704    
    SLICE_X215Y260       FDRE (Setup_fdre_C_D)       -0.009    11.695    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.316ns  (logic 0.789ns (34.062%)  route 1.527ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           1.527    10.483    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.191    11.703    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.010    11.693    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.172ns  (logic 0.789ns (36.330%)  route 1.383ns (63.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           1.383    10.338    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.191    11.698    
    SLICE_X217Y281       FDRE (Setup_fdre_C_D)       -0.009    11.689    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.028ns  (logic 0.327ns (16.126%)  route 1.701ns (83.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns = ( 8.155 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     8.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y269       FDRE (Prop_fdre_C_Q)         0.204     8.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           1.093     9.452    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X216Y282       LUT2 (Prop_lut2_I0_O)        0.123     9.575 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.608    10.183    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.191    11.703    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.009    11.694    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.983ns  (logic 0.863ns (43.521%)  route 1.120ns (56.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          1.120    10.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.191    11.703    
    SLICE_X217Y288       FDRE (Setup_fdre_C_D)       -0.009    11.694    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.854ns  (logic 0.863ns (46.541%)  route 0.991ns (53.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=13, routed)          0.991    10.021    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.191    11.698    
    SLICE_X217Y281       FDRE (Setup_fdre_C_D)       -0.010    11.688    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.860ns  (logic 0.411ns (22.092%)  route 1.449ns (77.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 11.779 - 8.000 ) 
    Source Clock Delay      (SCD):    4.151ns = ( 8.151 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.468     8.151    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y272       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y272       FDRE (Prop_fdre_C_Q)         0.223     8.374 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/Q
                         net (fo=8, routed)           0.630     9.004    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[11]
    SLICE_X215Y272       LUT2 (Prop_lut2_I1_O)        0.052     9.056 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=2, routed)           0.277     9.333    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X215Y273       LUT6 (Prop_lut6_I1_O)        0.136     9.469 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.542    10.011    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.324    11.779    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    11.884    
                         clock uncertainty           -0.191    11.693    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.026    11.719    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.662ns  (logic 0.337ns (20.283%)  route 1.325ns (79.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 11.787 - 8.000 ) 
    Source Clock Delay      (SCD):    4.155ns = ( 8.155 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     8.155    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X217Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y269       FDRE (Prop_fdre_C_Q)         0.204     8.359 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=4, routed)           0.727     9.086    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_start
    SLICE_X215Y280       LUT2 (Prop_lut2_I0_O)        0.133     9.219 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.597     9.817    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.332    11.787    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    11.892    
                         clock uncertainty           -0.191    11.701    
    SLICE_X217Y284       FDRE (Setup_fdre_C_D)       -0.098    11.603    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.755ns  (logic 0.789ns (44.969%)  route 0.966ns (55.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           0.966     9.921    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.191    11.707    
    SLICE_X216Y252       FDRE (Setup_fdre_C_D)        0.021    11.728    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  1.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.126ns (19.538%)  route 0.519ns (80.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X217Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.519     2.421    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg
    SLICE_X216Y282       LUT2 (Prop_lut2_I1_O)        0.026     2.447 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     2.447    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X216Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.079    
                         clock uncertainty            0.191     2.270    
    SLICE_X216Y282       FDRE (Hold_fdre_C_D)         0.093     2.363    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.909%)  route 0.481ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.683     1.800    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.091     1.891 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.481     2.372    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.891     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X214Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.191     2.268    
    SLICE_X214Y269       FDRE (Hold_fdre_C_D)        -0.004     2.264    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.130ns (21.371%)  route 0.478ns (78.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y261       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y261       FDRE (Prop_fdre_C_Q)         0.100     1.906 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.172     2.078    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_reg_1
    SLICE_X215Y261       LUT2 (Prop_lut2_I1_O)        0.030     2.108 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.307     2.414    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.088    
                         clock uncertainty            0.191     2.279    
    SLICE_X216Y252       FDRE (Hold_fdre_C_D)         0.018     2.297    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.128ns (20.238%)  route 0.504ns (79.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.684     1.801    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.192     2.093    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X216Y282       LUT2 (Prop_lut2_I1_O)        0.028     2.121 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.313     2.433    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y288       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X217Y288       FDRE (Hold_fdre_C_D)         0.033     2.309    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.067%)  route 0.543ns (80.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.680     1.797    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X214Y272       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y272       FDRE (Prop_fdre_C_Q)         0.100     1.897 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[3]/Q
                         net (fo=9, routed)           0.262     2.159    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg_n_0_[3]
    SLICE_X215Y273       LUT6 (Prop_lut6_I4_O)        0.028     2.187 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.281     2.468    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.886     2.137    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.072    
                         clock uncertainty            0.191     2.263    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.067     2.330    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.128ns (19.817%)  route 0.518ns (80.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.199     2.101    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X215Y282       LUT2 (Prop_lut2_I1_O)        0.028     2.129 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           0.319     2.448    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y287       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y287       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X215Y287       FDRE (Hold_fdre_C_D)         0.032     2.306    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.146ns (22.301%)  route 0.509ns (77.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y265       FDRE (Prop_fdre_C_Q)         0.118     1.922 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.274     2.196    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_reg_0
    SLICE_X216Y262       LUT2 (Prop_lut2_I1_O)        0.028     2.224 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.234     2.459    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X217Y262       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y262       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X217Y262       FDRE (Hold_fdre_C_D)         0.032     2.306    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.447%)  route 0.530ns (80.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X215Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y265       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.300     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_0
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.028     2.232 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__1/O
                         net (fo=1, routed)           0.230     2.462    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X215Y260       FDRE (Hold_fdre_C_D)         0.032     2.308    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.292ns (44.184%)  route 0.369ns (55.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.692     1.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.101 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=9, routed)           0.369     2.470    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X217Y260       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X217Y260       FDRE (Hold_fdre_C_D)         0.032     2.308    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.148ns (22.714%)  route 0.504ns (77.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y258       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y258       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.253     2.178    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_reg_1
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.030     2.208 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.251     2.459    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y252       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.088    
                         clock uncertainty            0.191     2.279    
    SLICE_X216Y252       FDRE (Hold_fdre_C_D)         0.018     2.297    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.259ns (16.032%)  route 1.357ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.357     5.783    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X216Y269       FDRE (Setup_fdre_C_D)        0.000    11.818    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.223ns (17.759%)  route 1.033ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.033     5.416    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X218Y269       FDRE (Setup_fdre_C_D)       -0.009    11.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.223ns (18.598%)  route 0.976ns (81.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.976     5.359    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329    11.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X218Y268       FDRE (Setup_fdre_C_D)       -0.031    11.787    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.223ns (19.043%)  route 0.948ns (80.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 11.781 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.482     4.165    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.948     5.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.326    11.781    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    11.886    
                         clock uncertainty           -0.071    11.815    
    SLICE_X215Y271       FDRE (Setup_fdre_C_D)       -0.009    11.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.806    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.223ns (18.571%)  route 0.978ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 11.781 - 8.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.476     4.159    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.223     4.382 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.978     5.360    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.326    11.781    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105    11.886    
                         clock uncertainty           -0.071    11.815    
    SLICE_X216Y271       FDRE (Setup_fdre_C_D)        0.021    11.836    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.259ns (21.808%)  route 0.929ns (78.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.929     5.355    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338    11.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X216Y254       FDRE (Setup_fdre_C_D)        0.021    11.848    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.223ns (20.626%)  route 0.858ns (79.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 11.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.476     4.159    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.223     4.382 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.858     5.240    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.328    11.783    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.888    
                         clock uncertainty           -0.071    11.817    
    SLICE_X213Y280       FDRE (Setup_fdre_C_D)       -0.031    11.786    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  6.546    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.411%)  route 0.870ns (79.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 11.785 - 8.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.482     4.165    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.870     5.258    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.330    11.785    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.890    
                         clock uncertainty           -0.071    11.819    
    SLICE_X214Y282       FDRE (Setup_fdre_C_D)       -0.009    11.810    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.810    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.259ns (24.394%)  route 0.803ns (75.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 11.778 - 8.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.803     5.210    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.323    11.778    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    11.883    
                         clock uncertainty           -0.071    11.812    
    SLICE_X215Y274       FDRE (Setup_fdre_C_D)       -0.009    11.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.803    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.720%)  route 0.498ns (83.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.498     2.402    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.078    
    SLICE_X218Y268       FDRE (Hold_fdre_C_D)         0.038     2.116    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.675%)  route 0.482ns (80.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.482     2.395    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.885     2.136    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.071    
    SLICE_X215Y274       FDRE (Hold_fdre_C_D)         0.032     2.103    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.326%)  route 0.513ns (83.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.513     2.420    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.079    
    SLICE_X214Y282       FDRE (Hold_fdre_C_D)         0.032     2.111    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.178%)  route 0.518ns (83.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.518     2.422    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.075    
    SLICE_X213Y280       FDRE (Hold_fdre_C_D)         0.038     2.113    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.118ns (18.164%)  route 0.532ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.532     2.458    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.087    
    SLICE_X216Y254       FDRE (Hold_fdre_C_D)         0.059     2.146    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.632%)  route 0.540ns (84.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.540     2.444    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.891     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.077    
    SLICE_X218Y269       FDRE (Hold_fdre_C_D)         0.032     2.109    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.043%)  route 0.565ns (84.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.565     2.469    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.075    
    SLICE_X216Y271       FDRE (Hold_fdre_C_D)         0.059     2.134    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.992%)  route 0.567ns (85.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.567     2.474    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.075    
    SLICE_X215Y271       FDRE (Hold_fdre_C_D)         0.032     2.107    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.478%)  route 0.758ns (86.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.758     2.684    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.891     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.077    
    SLICE_X216Y269       FDRE (Hold_fdre_C_D)         0.040     2.117    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.567    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.223ns (19.609%)  route 0.914ns (80.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 11.796 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.480     4.163    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.223     4.386 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.914     5.300    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.341    11.796    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.105    11.901    
                         clock uncertainty           -0.191    11.710    
    SLICE_X193Y234       FDRE (Setup_fdre_C_D)       -0.013    11.697    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.223ns (20.617%)  route 0.859ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 11.796 - 8.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.479     4.162    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y235       FDRE (Prop_fdre_C_Q)         0.223     4.385 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.859     5.244    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.341    11.796    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105    11.901    
                         clock uncertainty           -0.191    11.710    
    SLICE_X193Y234       FDRE (Setup_fdre_C_D)       -0.005    11.705    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  6.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.100ns (16.789%)  route 0.496ns (83.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.694     1.811    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y235       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.496     2.407    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X193Y234       FDRE (Hold_fdre_C_D)         0.039     2.313    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.201%)  route 0.517ns (83.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.696     1.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.100     1.913 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.517     2.430    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X193Y234       FDRE (Hold_fdre_C_D)         0.036     2.310    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.259ns (16.032%)  route 1.357ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.784 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.357     5.783    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329     7.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105     7.889    
                         clock uncertainty           -0.191     7.698    
    SLICE_X216Y269       FDRE (Setup_fdre_C_D)        0.000     7.698    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.223ns (17.759%)  route 1.033ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.784 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.033     5.416    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329     7.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105     7.889    
                         clock uncertainty           -0.191     7.698    
    SLICE_X218Y269       FDRE (Setup_fdre_C_D)       -0.009     7.689    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.223ns (18.598%)  route 0.976ns (81.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.784 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.976     5.359    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329     7.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.889    
                         clock uncertainty           -0.191     7.698    
    SLICE_X218Y268       FDRE (Setup_fdre_C_D)       -0.031     7.667    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.223ns (19.043%)  route 0.948ns (80.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 7.781 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.482     4.165    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.948     5.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.326     7.781    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     7.886    
                         clock uncertainty           -0.191     7.695    
    SLICE_X215Y271       FDRE (Setup_fdre_C_D)       -0.009     7.686    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.223ns (18.571%)  route 0.978ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 7.781 - 4.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.476     4.159    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.223     4.382 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.978     5.360    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.326     7.781    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105     7.886    
                         clock uncertainty           -0.191     7.695    
    SLICE_X216Y271       FDRE (Setup_fdre_C_D)        0.021     7.716    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.259ns (21.808%)  route 0.929ns (78.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.793 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.929     5.355    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     7.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.898    
                         clock uncertainty           -0.191     7.707    
    SLICE_X216Y254       FDRE (Setup_fdre_C_D)        0.021     7.728    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.223ns (20.626%)  route 0.858ns (79.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 7.783 - 4.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.476     4.159    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.223     4.382 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.858     5.240    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.328     7.783    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.888    
                         clock uncertainty           -0.191     7.697    
    SLICE_X213Y280       FDRE (Setup_fdre_C_D)       -0.031     7.666    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.223ns (20.411%)  route 0.870ns (79.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 7.785 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.482     4.165    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.870     5.258    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.330     7.785    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.890    
                         clock uncertainty           -0.191     7.699    
    SLICE_X214Y282       FDRE (Setup_fdre_C_D)       -0.009     7.690    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.259ns (24.394%)  route 0.803ns (75.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 7.778 - 4.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.803     5.210    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.323     7.778    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     7.883    
                         clock uncertainty           -0.191     7.692    
    SLICE_X215Y274       FDRE (Setup_fdre_C_D)       -0.009     7.683    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.683    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.720%)  route 0.498ns (83.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.498     2.402    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/D[0]
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X218Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.078    
                         clock uncertainty            0.191     2.269    
    SLICE_X218Y268       FDRE (Hold_fdre_C_D)         0.038     2.307    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.675%)  route 0.482ns (80.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X216Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.482     2.395    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.885     2.136    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.071    
                         clock uncertainty            0.191     2.262    
    SLICE_X215Y274       FDRE (Hold_fdre_C_D)         0.032     2.294    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.326%)  route 0.513ns (83.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.513     2.420    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/D[0]
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y282       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.079    
                         clock uncertainty            0.191     2.270    
    SLICE_X214Y282       FDRE (Hold_fdre_C_D)         0.032     2.302    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.178%)  route 0.518ns (83.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.518     2.422    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/D[0]
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X213Y280       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.075    
                         clock uncertainty            0.191     2.266    
    SLICE_X213Y280       FDRE (Hold_fdre_C_D)         0.038     2.304    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.118ns (18.164%)  route 0.532ns (81.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.532     2.458    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/D[0]
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y254       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.087    
                         clock uncertainty            0.191     2.278    
    SLICE_X216Y254       FDRE (Hold_fdre_C_D)         0.059     2.337    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.632%)  route 0.540ns (84.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y264       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.540     2.444    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.891     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X218Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.191     2.268    
    SLICE_X218Y269       FDRE (Hold_fdre_C_D)         0.032     2.300    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.043%)  route 0.565ns (84.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.687     1.804    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y284       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y284       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.565     2.469    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.075    
                         clock uncertainty            0.191     2.266    
    SLICE_X216Y271       FDRE (Hold_fdre_C_D)         0.059     2.325    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.992%)  route 0.567ns (85.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y290       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y290       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.567     2.474    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.075    
                         clock uncertainty            0.191     2.266    
    SLICE_X215Y271       FDRE (Hold_fdre_C_D)         0.032     2.298    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.118ns (13.478%)  route 0.758ns (86.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y253       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y253       FDRE (Prop_fdre_C_Q)         0.118     1.926 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.758     2.684    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.891     2.142    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X216Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.077    
                         clock uncertainty            0.191     2.268    
    SLICE_X216Y269       FDRE (Hold_fdre_C_D)         0.040     2.308    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        2.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.223ns (19.609%)  route 0.914ns (80.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 7.796 - 4.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.480     4.163    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.223     4.386 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.914     5.300    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.341     7.796    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism              0.105     7.901    
                         clock uncertainty           -0.191     7.710    
    SLICE_X193Y234       FDRE (Setup_fdre_C_D)       -0.013     7.697    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.697    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.223ns (20.617%)  route 0.859ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 7.796 - 4.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.479     4.162    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y235       FDRE (Prop_fdre_C_Q)         0.223     4.385 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.859     5.244    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.341     7.796    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105     7.901    
                         clock uncertainty           -0.191     7.710    
    SLICE_X193Y234       FDRE (Setup_fdre_C_D)       -0.005     7.705    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                          7.705    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  2.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.100ns (16.789%)  route 0.496ns (83.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.694     1.811    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X193Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y235       FDRE (Prop_fdre_C_Q)         0.100     1.911 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.496     2.407    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X193Y234       FDRE (Hold_fdre_C_D)         0.039     2.313    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.201%)  route 0.517ns (83.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.696     1.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y235       FDRE (Prop_fdre_C_Q)         0.100     1.913 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=2, routed)           0.517     2.430    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X193Y234       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X193Y234       FDRE (Hold_fdre_C_D)         0.036     2.310    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.875ns (38.304%)  route 1.409ns (61.696%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     4.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     4.956 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.306     6.261    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X194Y235       LUT6 (Prop_lut6_I3_O)        0.043     6.304 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.104     6.408    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.043     6.451 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     6.451    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.343    11.798    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105    11.903    
                         clock uncertainty           -0.191    11.712    
    SLICE_X194Y235       FDRE (Setup_fdre_C_D)        0.033    11.745    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  5.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.336ns (29.208%)  route 0.814ns (70.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.692     1.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.089 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.760     2.848    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X194Y235       LUT6 (Prop_lut6_I3_O)        0.028     2.876 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.055     2.931    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.028     2.959 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.959    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X194Y235       FDRE (Hold_fdre_C_D)         0.060     2.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.284ns  (logic 0.875ns (38.304%)  route 1.409ns (61.696%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.484     8.167    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     8.956 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.306    10.261    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X194Y235       LUT6 (Prop_lut6_I3_O)        0.043    10.304 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.104    10.408    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.043    10.451 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000    10.451    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.343    11.798    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105    11.903    
                         clock uncertainty           -0.191    11.712    
    SLICE_X194Y235       FDRE (Setup_fdre_C_D)        0.033    11.745    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  1.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.336ns (29.208%)  route 0.814ns (70.792%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.692     1.809    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.089 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.760     2.848    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_TXEQ_CONTROL[0]
    SLICE_X194Y235       LUT6 (Prop_lut6_I3_O)        0.028     2.876 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.055     2.931    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X194Y235       LUT6 (Prop_lut6_I0_O)        0.028     2.959 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     2.959    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1_n_0
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y235       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X194Y235       FDRE (Hold_fdre_C_D)         0.060     2.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.367ns (22.254%)  route 1.282ns (77.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 7.783 - 4.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_fdre_C_Q)         0.236     4.400 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.617     5.017    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y254       LUT1 (Prop_lut1_I0_O)        0.131     5.148 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.665     5.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X194Y252       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.328     7.783    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X194Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
                         clock pessimism              0.105     7.888    
                         clock uncertainty           -0.191     7.697    
    SLICE_X194Y252       FDPE (Recov_fdpe_C_PRE)     -0.273     7.424    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                          7.424    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.367ns (22.254%)  route 1.282ns (77.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 7.783 - 4.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_fdre_C_Q)         0.236     4.400 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.617     5.017    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y254       LUT1 (Prop_lut1_I0_O)        0.131     5.148 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.665     5.813    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X194Y252       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     6.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          1.328     7.783    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X194Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
                         clock pessimism              0.105     7.888    
                         clock uncertainty           -0.191     7.697    
    SLICE_X194Y252       FDPE (Recov_fdpe_C_PRE)     -0.273     7.424    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg
  -------------------------------------------------------------------
                         required time                          7.424    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.173ns (19.199%)  route 0.728ns (80.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_fdre_C_Q)         0.107     1.913 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.322     2.235    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y254       LUT1 (Prop_lut1_I0_O)        0.066     2.301 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.406     2.707    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X194Y252       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X194Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
                         clock pessimism             -0.065     2.078    
                         clock uncertainty            0.191     2.269    
    SLICE_X194Y252       FDPE (Remov_fdpe_C_PRE)     -0.115     2.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.173ns (19.199%)  route 0.728ns (80.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_fdre_C_Q)         0.107     1.913 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.322     2.235    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y254       LUT1 (Prop_lut1_I0_O)        0.066     2.301 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.406     2.707    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg_0
    SLICE_X194Y252       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=29, routed)          0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    SLICE_X194Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
                         clock pessimism             -0.065     2.078    
                         clock uncertainty            0.191     2.269    
    SLICE_X194Y252       FDPE (Remov_fdpe_C_PRE)     -0.115     2.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.553    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.360ns (26.068%)  route 1.021ns (73.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.471     4.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y268       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.594     4.984    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X212Y262       LUT4 (Prop_lut4_I0_O)        0.124     5.108 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.427     5.535    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105    11.897    
                         clock uncertainty           -0.191    11.706    
    SLICE_X211Y255       FDPE (Recov_fdpe_C_PRE)     -0.178    11.528    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  5.993    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.360ns (26.068%)  route 1.021ns (73.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.471     4.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y268       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.594     4.984    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X212Y262       LUT4 (Prop_lut4_I0_O)        0.124     5.108 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.427     5.535    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.105    11.897    
                         clock uncertainty           -0.191    11.706    
    SLICE_X211Y255       FDPE (Recov_fdpe_C_PRE)     -0.178    11.528    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                          -5.535    
  -------------------------------------------------------------------
                         slack                                  5.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.173ns (30.301%)  route 0.398ns (69.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y263       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDRE (Prop_fdre_C_Q)         0.107     1.910 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.195     2.105    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y262       LUT4 (Prop_lut4_I3_O)        0.066     2.171 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.203     2.374    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X211Y255       FDPE (Remov_fdpe_C_PRE)     -0.072     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.173ns (30.301%)  route 0.398ns (69.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y263       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDRE (Prop_fdre_C_Q)         0.107     1.910 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.195     2.105    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y262       LUT4 (Prop_lut4_I3_O)        0.066     2.171 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.203     2.374    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X211Y255       FDPE (Remov_fdpe_C_PRE)     -0.072     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.381ns  (logic 0.360ns (26.068%)  route 1.021ns (73.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns = ( 8.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.471     8.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y268       FDRE (Prop_fdre_C_Q)         0.236     8.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.594     8.984    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X212Y262       LUT4 (Prop_lut4_I0_O)        0.124     9.108 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.427     9.535    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105    11.897    
                         clock uncertainty           -0.191    11.706    
    SLICE_X211Y255       FDPE (Recov_fdpe_C_PRE)     -0.178    11.528    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.381ns  (logic 0.360ns (26.068%)  route 1.021ns (73.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 11.792 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns = ( 8.154 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.471     8.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y268       FDRE (Prop_fdre_C_Q)         0.236     8.390 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.594     8.984    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X212Y262       LUT4 (Prop_lut4_I0_O)        0.124     9.108 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.427     9.535    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.337    11.792    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism              0.105    11.897    
                         clock uncertainty           -0.191    11.706    
    SLICE_X211Y255       FDPE (Recov_fdpe_C_PRE)     -0.178    11.528    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         11.528    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  1.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.173ns (30.301%)  route 0.398ns (69.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y263       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDRE (Prop_fdre_C_Q)         0.107     1.910 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.195     2.105    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y262       LUT4 (Prop_lut4_I3_O)        0.066     2.171 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.203     2.374    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X211Y255       FDPE (Remov_fdpe_C_PRE)     -0.072     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.173ns (30.301%)  route 0.398ns (69.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_rxusrclk_in
    SLICE_X212Y263       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDRE (Prop_fdre_C_Q)         0.107     1.910 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.195     2.105    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy_reg[1]_0
    SLICE_X212Y262       LUT4 (Prop_lut4_I3_O)        0.066     2.171 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.203     2.374    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i_n_141
    SLICE_X211Y255       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X211Y255       FDPE (Remov_fdpe_C_PRE)     -0.072     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.815ns (40.370%)  route 1.204ns (59.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 11.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.772     4.932 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.669     5.601    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X194Y255       LUT2 (Prop_lut2_I1_O)        0.043     5.644 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.535     6.179    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y260       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.325    11.780    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y260       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg/C
                         clock pessimism              0.349    12.129    
                         clock uncertainty           -0.071    12.058    
    SLICE_X194Y260       FDPE (Recov_fdpe_C_PRE)     -0.178    11.880    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.815ns (40.370%)  route 1.204ns (59.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 11.780 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGHOTRESETOUT)
                                                      0.772     4.932 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGHOTRESETOUT
                         net (fo=1, routed)           0.669     5.601    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_hot_reset_out
    SLICE_X194Y255       LUT2 (Prop_lut2_I1_O)        0.043     5.644 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.535     6.179    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y260       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.325    11.780    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y260       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/C
                         clock pessimism              0.349    12.129    
                         clock uncertainty           -0.071    12.058    
    SLICE_X194Y260       FDPE (Recov_fdpe_C_PRE)     -0.178    11.880    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.367ns (27.996%)  route 0.944ns (72.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_fdre_C_Q)         0.236     4.400 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.617     5.017    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y254       LUT1 (Prop_lut1_I0_O)        0.131     5.148 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.327     5.475    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X206Y254       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X206Y254       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg/C
                         clock pessimism              0.349    12.139    
                         clock uncertainty           -0.071    12.068    
    SLICE_X206Y254       FDCE (Recov_fdce_C_CLR)     -0.282    11.786    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.367ns (27.996%)  route 0.944ns (72.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y250       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y250       FDRE (Prop_fdre_C_Q)         0.236     4.400 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg/Q
                         net (fo=3, routed)           0.617     5.017    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reset_n
    SLICE_X206Y254       LUT1 (Prop_lut1_I0_O)        0.131     5.148 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_cfg_tph_stt_read_enable_i_i_1/O
                         net (fo=4, routed)           0.327     5.475    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_enable_i_reg_0
    SLICE_X206Y254       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/pipe_userclk2_in
    SLICE_X206Y254       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg/C
                         clock pessimism              0.349    12.139    
                         clock uncertainty           -0.071    12.068    
    SLICE_X206Y254       FDCE (Recov_fdce_C_CLR)     -0.249    11.819    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o_reg
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.223ns (27.880%)  route 0.577ns (72.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.223     4.387 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.577     4.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]/C
                         clock pessimism              0.353    12.143    
                         clock uncertainty           -0.071    12.072    
    SLICE_X206Y252       FDPE (Recov_fdpe_C_PRE)     -0.187    11.885    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.223ns (27.880%)  route 0.577ns (72.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.223     4.387 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.577     4.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism              0.353    12.143    
                         clock uncertainty           -0.071    12.072    
    SLICE_X206Y252       FDCE (Recov_fdce_C_CLR)     -0.154    11.918    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.223ns (27.880%)  route 0.577ns (72.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.223     4.387 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.577     4.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/C
                         clock pessimism              0.353    12.143    
                         clock uncertainty           -0.071    12.072    
    SLICE_X206Y252       FDCE (Recov_fdce_C_CLR)     -0.154    11.918    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.223ns (27.880%)  route 0.577ns (72.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.223     4.387 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.577     4.964    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism              0.353    12.143    
                         clock uncertainty           -0.071    12.072    
    SLICE_X206Y252       FDCE (Recov_fdce_C_CLR)     -0.154    11.918    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.414%)  route 0.358ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.223     4.387 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.358     4.745    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X207Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/C
                         clock pessimism              0.349    12.139    
                         clock uncertainty           -0.071    12.068    
    SLICE_X207Y253       FDCE (Recov_fdce_C_CLR)     -0.212    11.856    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk2 rise@8.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.414%)  route 0.358ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.481     4.164    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.223     4.387 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.358     4.745    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350    10.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.335    11.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism              0.349    12.139    
                         clock uncertainty           -0.071    12.068    
    SLICE_X206Y253       FDCE (Recov_fdce_C_CLR)     -0.187    11.881    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.881    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                  7.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.081%)  route 0.092ns (47.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y255       FDPE (Prop_fdpe_C_Q)         0.100     1.907 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.092     1.999    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]_0[0]
    SLICE_X211Y254       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y254       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.329     1.821    
    SLICE_X211Y254       FDPE (Remov_fdpe_C_PRE)     -0.072     1.749    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.081%)  route 0.092ns (47.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_userclk2_in
    SLICE_X211Y255       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y255       FDPE (Prop_fdpe_C_Q)         0.100     1.907 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/reg_phy_rdy_reg[1]/Q
                         net (fo=2, routed)           0.092     1.999    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]_0[0]
    SLICE_X211Y254       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.899     2.150    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X211Y254       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]/C
                         clock pessimism             -0.329     1.821    
    SLICE_X211Y254       FDPE (Remov_fdpe_C_PRE)     -0.072     1.749    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_phy_rdy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.904%)  route 0.179ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.179     2.085    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X206Y253       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.904%)  route 0.179ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.179     2.085    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X206Y253       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.904%)  route 0.179ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.179     2.085    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X206Y253       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.904%)  route 0.179ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.179     2.085    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X206Y253       FDCE (Remov_fdce_C_CLR)     -0.050     1.769    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.904%)  route 0.179ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.179     2.085    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X207Y253       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.897     2.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y253       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]/C
                         clock pessimism             -0.329     1.819    
    SLICE_X207Y253       FDCE (Remov_fdce_C_CLR)     -0.069     1.750    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.188%)  route 0.282ns (73.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.282     2.188    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.149    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]/C
                         clock pessimism             -0.332     1.817    
    SLICE_X206Y252       FDCE (Remov_fdce_C_CLR)     -0.050     1.767    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.188%)  route 0.282ns (73.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.282     2.188    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.149    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]/C
                         clock pessimism             -0.332     1.817    
    SLICE_X206Y252       FDCE (Remov_fdce_C_CLR)     -0.050     1.767    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.188%)  route 0.282ns (73.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.689     1.806    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X207Y252       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y252       FDPE (Prop_fdpe_C_Q)         0.100     1.906 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked_reg[1]/Q
                         net (fo=12, routed)          0.282     2.188    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]
    SLICE_X206Y252       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.898     2.149    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/pipe_userclk2_in
    SLICE_X206Y252       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]/C
                         clock pessimism             -0.332     1.817    
    SLICE_X206Y252       FDCE (Remov_fdce_C_CLR)     -0.050     1.767    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.421    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 2.814ns (46.304%)  route 3.263ns (53.696%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           3.263     3.952    sys_rst_n_c
    AM39                 OBUF (Prop_obuf_I_O)         2.124     6.076 r  led_0_obuf/O
                         net (fo=0)                   0.000     6.076    led_0
    AM39                                                              r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.412ns (48.887%)  route 1.476ns (51.113%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           1.476     1.671    sys_rst_n_c
    AM39                 OBUF (Prop_obuf_I_O)         1.216     2.887 r  led_0_obuf/O
                         net (fo=0)                   0.000     2.887    led_0
    AM39                                                              r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  userclk2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 2.390ns (32.141%)  route 5.047ns (67.859%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.471     4.154    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y260       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y260       FDPE (Prop_fdpe_C_Q)         0.223     4.377 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/Q
                         net (fo=580, routed)         0.541     4.918    vc709_pcie_ep_support_i/user_reset
    SLICE_X192Y255       LUT1 (Prop_lut1_I0_O)        0.043     4.961 r  vc709_pcie_ep_support_i/led_1_obuf_i_1/O
                         net (fo=1, routed)           4.506     9.467    I0
    AN39                 OBUF (Prop_obuf_I_O)         2.124    11.591 r  led_1_obuf/O
                         net (fo=0)                   0.000    11.591    led_1
    AN39                                                              r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.430ns  (logic 2.852ns (38.385%)  route 4.578ns (61.615%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.477     4.160    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGPHYLINKSTATUS[0])
                                                      0.662     4.822 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGPHYLINKSTATUS[0]
                         net (fo=1, routed)           0.548     5.369    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_phy_link_status[0]
    SLICE_X195Y262       LUT2 (Prop_lut2_I0_O)        0.043     5.412 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/user_lnk_up_INST_0/O
                         net (fo=3, routed)           4.030     9.443    user_lnk_up
    AR37                 OBUF (Prop_obuf_I_O)         2.147    11.589 r  led_2_obuf/O
                         net (fo=0)                   0.000    11.589    led_2
    AR37                                                              r  led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_clk_heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 2.409ns (38.092%)  route 3.916ns (61.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.470     4.153    user_clk
    SLICE_X206Y281       FDRE                                         r  user_clk_heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y281       FDRE (Prop_fdre_C_Q)         0.259     4.412 r  user_clk_heartbeat_reg[25]/Q
                         net (fo=2, routed)           3.916     8.328    user_clk_heartbeat_reg[25]
    AT37                 OBUF (Prop_obuf_I_O)         2.150    10.478 r  led_3_obuf/O
                         net (fo=0)                   0.000    10.478    led_3
    AT37                                                              r  led_3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_clk_heartbeat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.301ns  (logic 1.360ns (41.190%)  route 1.942ns (58.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.681     1.798    user_clk
    SLICE_X206Y281       FDRE                                         r  user_clk_heartbeat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y281       FDRE (Prop_fdre_C_Q)         0.118     1.916 r  user_clk_heartbeat_reg[25]/Q
                         net (fo=2, routed)           1.942     3.858    user_clk_heartbeat_reg[25]
    AT37                 OBUF (Prop_obuf_I_O)         1.242     5.099 r  led_3_obuf/O
                         net (fo=0)                   0.000     5.099    led_3
    AT37                                                              r  led_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.656ns  (logic 1.496ns (40.905%)  route 2.161ns (59.095%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.686     1.803    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk2_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_USERCLK_CFGPHYLINKSTATUS[1])
                                                      0.229     2.032 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CFGPHYLINKSTATUS[1]
                         net (fo=2, routed)           0.172     2.204    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/cfg_phy_link_status[1]
    SLICE_X195Y262       LUT2 (Prop_lut2_I1_O)        0.028     2.232 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/user_lnk_up_INST_0/O
                         net (fo=3, routed)           1.988     4.220    user_lnk_up
    AR37                 OBUF (Prop_obuf_I_O)         1.239     5.459 r  led_2_obuf/O
                         net (fo=0)                   0.000     5.459    led_2
    AR37                                                              r  led_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.006ns  (logic 1.344ns (33.555%)  route 2.662ns (66.445%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.680     1.797    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y260       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y260       FDPE (Prop_fdpe_C_Q)         0.100     1.897 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/Q
                         net (fo=580, routed)         0.281     2.178    vc709_pcie_ep_support_i/user_reset
    SLICE_X192Y255       LUT1 (Prop_lut1_I0_O)        0.028     2.206 r  vc709_pcie_ep_support_i/led_1_obuf_i_1/O
                         net (fo=1, routed)           2.381     4.587    I0
    AN39                 OBUF (Prop_obuf_I_O)         1.216     5.803 r  led_1_obuf/O
                         net (fo=0)                   0.000     5.803    led_1
    AN39                                                              r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125mhz_mux_x0y1

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 0.732ns (11.632%)  route 5.564ns (88.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.476     6.297    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X210Y275       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.322     3.777    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X210Y275       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 0.732ns (11.632%)  route 5.564ns (88.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.476     6.297    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X210Y275       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.322     3.777    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X210Y275       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.574ns  (logic 0.086ns (3.342%)  route 2.488ns (96.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.121     2.121    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y240       LUT3 (Prop_lut3_I1_O)        0.043     2.164 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_2/O
                         net (fo=1, routed)           0.367     2.531    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state16_out
    SLICE_X206Y240       LUT6 (Prop_lut6_I2_O)        0.043     2.574 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.574    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[2]
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.353     3.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 0.181ns (7.108%)  route 2.365ns (92.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.121     2.121    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y240       LUT5 (Prop_lut5_I4_O)        0.047     2.168 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2/O
                         net (fo=1, routed)           0.244     2.412    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2_n_0
    SLICE_X206Y240       LUT5 (Prop_lut5_I2_O)        0.134     2.546 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.546    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[0]
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.353     3.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 0.086ns (3.710%)  route 2.232ns (96.290%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.901     0.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.944 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gth_channel.gthe2_channel_i_i_52/O
                         net (fo=3, routed)           0.743     1.687    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.588     2.318    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.334     3.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.301ns  (logic 0.086ns (3.738%)  route 2.215ns (96.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.931     0.931    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.974 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.533     1.507    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.550 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.751     2.301    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.330     3.785    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.225ns  (logic 0.086ns (3.865%)  route 2.139ns (96.135%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.901     0.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.944 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gth_channel.gthe2_channel_i_i_52/O
                         net (fo=3, routed)           0.743     1.687    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.495     2.225    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y266       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.332     3.787    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y266       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.086ns (3.878%)  route 2.131ns (96.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.931     0.931    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.974 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.533     1.507    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.550 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.668     2.217    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.333     3.788    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.086ns (4.072%)  route 2.026ns (95.928%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.901     0.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.944 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gth_channel.gthe2_channel_i_i_52/O
                         net (fo=3, routed)           0.743     1.687    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.382     2.112    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329     3.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 0.043ns (2.068%)  route 2.036ns (97.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.036     2.036    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y240       LUT6 (Prop_lut6_I1_O)        0.043     2.079 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.079    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[1]
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.353     3.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.000ns (0.000%)  route 0.221ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.221     0.221    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_CPLLLOCK
    SLICE_X214Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.000ns (0.000%)  route 0.222ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.222     0.222    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X219Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.000ns (0.000%)  route 0.224ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                 0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.224     0.224    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_QPLLLOCK
    SLICE_X214Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.886     2.137    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X214Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.000ns (0.000%)  route 0.229ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.229     0.229    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_CPLLLOCK
    SLICE_X216Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.000ns (0.000%)  route 0.245ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.245     0.245    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X214Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.000ns (0.000%)  route 0.285ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.285     0.285    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X219Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.000ns (0.000%)  route 0.294ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.294     0.294    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/D[2]
    SLICE_X219Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X219Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[2]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.000ns (0.000%)  route 0.295ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.295     0.295    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[2]
    SLICE_X216Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X216Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/qplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.000ns (0.000%)  route 0.339ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                 0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.339     0.339    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_QPLLLOCK
    SLICE_X216Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/qplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/qplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.000ns (0.000%)  route 0.351ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.351     0.351    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[1]
    SLICE_X215Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Max Delay          3283 Endpoints
Min Delay          3283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.998ns  (logic 1.129ns (37.661%)  route 1.869ns (62.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           1.394     6.816    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_0
    SLICE_X213Y272       LUT6 (Prop_lut6_I0_O)        0.043     6.859 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_3/O
                         net (fo=1, routed)           0.474     7.334    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.129ns (40.276%)  route 1.674ns (59.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[5]
                         net (fo=1, routed)           1.171     6.593    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[5]
    SLICE_X211Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.636 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_240/O
                         net (fo=1, routed)           0.503     7.139    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 1.129ns (40.622%)  route 1.650ns (59.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           1.211     6.633    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X212Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.676 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_2/O
                         net (fo=1, routed)           0.439     7.115    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 1.129ns (40.951%)  route 1.628ns (59.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[0]
                         net (fo=1, routed)           1.122     6.544    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[0]
    SLICE_X211Y274       LUT5 (Prop_lut5_I0_O)        0.043     6.587 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_245/O
                         net (fo=1, routed)           0.506     7.093    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.129ns (41.168%)  route 1.613ns (58.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[4])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[4]
                         net (fo=1, routed)           1.098     6.520    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[4]
    SLICE_X211Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.563 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_241/O
                         net (fo=1, routed)           0.515     7.078    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 1.129ns (41.764%)  route 1.574ns (58.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[9]
                         net (fo=1, routed)           1.137     6.559    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[9]
    SLICE_X208Y274       LUT5 (Prop_lut5_I0_O)        0.043     6.602 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_236/O
                         net (fo=1, routed)           0.437     7.039    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[9]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.671ns  (logic 1.129ns (42.275%)  route 1.542ns (57.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[7])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[7]
                         net (fo=1, routed)           1.108     6.530    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[7]
    SLICE_X211Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.573 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_238/O
                         net (fo=1, routed)           0.434     7.006    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[7]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.821ns  (logic 0.302ns (10.706%)  route 2.519ns (89.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.492     4.175    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y240       FDRE (Prop_fdre_C_Q)         0.259     4.434 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/Q
                         net (fo=77, routed)          0.881     5.315    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[1]
    SLICE_X206Y237       LUT4 (Prop_lut4_I2_O)        0.043     5.358 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_229/O
                         net (fo=144, routed)         1.638     6.996    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.662ns  (logic 1.129ns (42.416%)  route 1.533ns (57.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.646     4.329    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.086     5.415 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[5]
                         net (fo=1, routed)           1.011     6.426    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[21]
    SLICE_X210Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.469 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_257/O
                         net (fo=1, routed)           0.522     6.991    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1DATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.633ns  (logic 1.129ns (42.873%)  route 1.504ns (57.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[13])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[13]
                         net (fo=1, routed)           1.025     6.447    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[13]
    SLICE_X211Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.490 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_232/O
                         net (fo=1, routed)           0.479     6.969    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[13]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1[1]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.674     1.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y269       FDRE (Prop_fdre_C_Q)         0.100     1.891 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.946    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.881     2.132    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.674     1.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y269       FDRE (Prop_fdre_C_Q)         0.100     1.891 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.946    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.881     2.132    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 0.223ns (5.573%)  route 3.778ns (94.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 6.372 - 4.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     4.155    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.223     4.378 f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           3.778     8.156    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.022 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.100ns (3.924%)  route 2.448ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 5.221 - 4.000 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.683     1.800    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.100     1.900 f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.448     4.348    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     4.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.586 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     5.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 0.223ns (5.573%)  route 3.778ns (94.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 6.372 - 4.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     4.155    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.223     4.378 f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           3.778     8.156    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.022 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350     6.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.100ns (3.924%)  route 2.448ns (96.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 5.221 - 4.000 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.683     1.800    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.100     1.900 f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.448     4.348    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 fall edge)
                                                      4.000     4.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     4.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     4.586 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     5.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_250mhz_mux_x0y1

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 0.732ns (11.632%)  route 5.564ns (88.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.476     6.297    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X210Y275       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.322     3.777    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X210Y275       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 0.732ns (11.632%)  route 5.564ns (88.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.476     6.297    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X210Y275       FDCE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.322     3.777    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X210Y275       FDCE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.574ns  (logic 0.086ns (3.342%)  route 2.488ns (96.658%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.121     2.121    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y240       LUT3 (Prop_lut3_I1_O)        0.043     2.164 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_2/O
                         net (fo=1, routed)           0.367     2.531    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state16_out
    SLICE_X206Y240       LUT6 (Prop_lut6_I2_O)        0.043     2.574 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.574    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[2]
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.353     3.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[2]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.546ns  (logic 0.181ns (7.108%)  route 2.365ns (92.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.121     2.121    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y240       LUT5 (Prop_lut5_I4_O)        0.047     2.168 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2/O
                         net (fo=1, routed)           0.244     2.412    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_2_n_0
    SLICE_X206Y240       LUT5 (Prop_lut5_I2_O)        0.134     2.546 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.546    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[0]
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.353     3.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[0]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.318ns  (logic 0.086ns (3.710%)  route 2.232ns (96.290%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.901     0.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.944 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gth_channel.gthe2_channel_i_i_52/O
                         net (fo=3, routed)           0.743     1.687    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.588     2.318    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.334     3.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y264       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.301ns  (logic 0.086ns (3.738%)  route 2.215ns (96.262%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.931     0.931    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.974 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.533     1.507    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.550 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.751     2.301    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.330     3.785    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.225ns  (logic 0.086ns (3.865%)  route 2.139ns (96.135%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.901     0.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.944 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gth_channel.gthe2_channel_i_i_52/O
                         net (fo=3, routed)           0.743     1.687    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.495     2.225    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y266       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.332     3.787    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y266       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.217ns  (logic 0.086ns (3.878%)  route 2.131ns (96.122%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.931     0.931    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_reg_0
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.974 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphinitdone_reg1_i_2/O
                         net (fo=1, routed)           0.533     1.507    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg_1
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.550 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=4, routed)           0.668     2.217    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXPHINITDONE
    SLICE_X220Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.333     3.788    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y265       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.112ns  (logic 0.086ns (4.072%)  route 2.026ns (95.928%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.901     0.901    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X220Y265       LUT6 (Prop_lut6_I5_O)        0.043     0.944 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gth_channel.gthe2_channel_i_i_52/O
                         net (fo=3, routed)           0.743     1.687    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg_2
    SLICE_X221Y279       LUT6 (Prop_lut6_I5_O)        0.043     1.730 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.382     2.112    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X220Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.329     3.784    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X220Y279       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 0.043ns (2.068%)  route 2.036ns (97.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXELECIDLE
                         net (fo=4, routed)           2.036     2.036    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXELECIDLE[0]
    SLICE_X206Y240       LUT6 (Prop_lut6_I1_O)        0.043     2.079 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.079    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/p_1_in__0[1]
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.353     3.808    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.000ns (0.000%)  route 0.221ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.221     0.221    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_CPLLLOCK
    SLICE_X214Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y278       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.000ns (0.000%)  route 0.222ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.222     0.222    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X219Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.000ns (0.000%)  route 0.224ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                 0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.224     0.224    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_QPLLLOCK
    SLICE_X214Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.886     2.137    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X214Y273       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/cplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.000ns (0.000%)  route 0.229ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.229     0.229    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_CPLLLOCK
    SLICE_X216Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/cplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.901     2.152    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y255       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/cplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.000ns (0.000%)  route 0.245ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.245     0.245    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X214Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y281       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.000ns (0.000%)  route 0.285ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.285     0.285    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_RXPMARESETDONE
    SLICE_X219Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.893     2.144    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X219Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.000ns (0.000%)  route 0.294ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.294     0.294    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/D[2]
    SLICE_X219Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X219Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cplllock_reg1_reg[2]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.000ns (0.000%)  route 0.295ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.295     0.295    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[2]
    SLICE_X216Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X216Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[2]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/qplllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.000ns (0.000%)  route 0.339ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                 0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/QPLLLOCK
                         net (fo=5, routed)           0.339     0.339    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_QPLLLOCK
    SLICE_X216Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/qplllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.892     2.143    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y268       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/qplllock_reg1_reg/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                            (internal pin)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.000ns (0.000%)  route 0.351ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/CPLLLOCK
                         net (fo=3, routed)           0.351     0.351    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[3]_0[1]
    SLICE_X215Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X215Y271       FDSE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Max Delay          3283 Endpoints
Min Delay          3283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.998ns  (logic 1.129ns (37.661%)  route 1.869ns (62.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXVALID)
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXVALID
                         net (fo=2, routed)           1.394     6.816    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_0
    SLICE_X213Y272       LUT6 (Prop_lut6_I0_O)        0.043     6.859 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_3/O
                         net (fo=1, routed)           0.474     7.334    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.129ns (40.276%)  route 1.674ns (59.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[5]
                         net (fo=1, routed)           1.171     6.593    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[5]
    SLICE_X211Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.636 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_240/O
                         net (fo=1, routed)           0.503     7.139    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 1.129ns (40.622%)  route 1.650ns (59.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           1.211     6.633    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i[0]
    SLICE_X212Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.676 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_2/O
                         net (fo=1, routed)           0.439     7.115    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.757ns  (logic 1.129ns (40.951%)  route 1.628ns (59.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[0]
                         net (fo=1, routed)           1.122     6.544    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[0]
    SLICE_X211Y274       LUT5 (Prop_lut5_I0_O)        0.043     6.587 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_245/O
                         net (fo=1, routed)           0.506     7.093    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 1.129ns (41.168%)  route 1.613ns (58.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[4])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[4]
                         net (fo=1, routed)           1.098     6.520    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[4]
    SLICE_X211Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.563 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_241/O
                         net (fo=1, routed)           0.515     7.078    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[4]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.703ns  (logic 1.129ns (41.764%)  route 1.574ns (58.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[9]
                         net (fo=1, routed)           1.137     6.559    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[9]
    SLICE_X208Y274       LUT5 (Prop_lut5_I0_O)        0.043     6.602 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_236/O
                         net (fo=1, routed)           0.437     7.039    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[9]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.671ns  (logic 1.129ns (42.275%)  route 1.542ns (57.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[7])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[7]
                         net (fo=1, routed)           1.108     6.530    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[7]
    SLICE_X211Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.573 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_238/O
                         net (fo=1, routed)           0.434     7.006    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[7]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.821ns  (logic 0.302ns (10.706%)  route 2.519ns (89.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.492     4.175    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X206Y240       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y240       FDRE (Prop_fdre_C_Q)         0.259     4.434 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state_reg[1]/Q
                         net (fo=77, routed)          0.881     5.315    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/eq_state[1]
    SLICE_X206Y237       LUT4 (Prop_lut4_I2_O)        0.043     5.358 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_229/O
                         net (fo=144, routed)         1.638     6.996    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[16]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[5]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.662ns  (logic 1.129ns (42.416%)  route 1.533ns (57.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.646     4.329    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.086     5.415 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[5]
                         net (fo=1, routed)           1.011     6.426    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[21]
    SLICE_X210Y273       LUT5 (Prop_lut5_I0_O)        0.043     6.469 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_257/O
                         net (fo=1, routed)           0.522     6.991    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1DATA[5]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.633ns  (logic 1.129ns (42.873%)  route 1.504ns (57.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.653     4.336    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[13])
                                                      1.086     5.422 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[13]
                         net (fo=1, routed)           1.025     6.447    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PIPE_RXDATA[13]
    SLICE_X211Y272       LUT5 (Prop_lut5_I0_O)        0.043     6.490 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_232/O
                         net (fo=1, routed)           0.479     6.969    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[13]
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.338     3.793    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/pipe_rxusrclk_in
    PCIE3_X0Y1           PCIE_3_0                                     r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.672     1.789    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y271       FDRE (Prop_fdre_C_Q)         0.100     1.889 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.944    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.879     2.130    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y271       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1[1]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.673     1.790    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y270       FDRE (Prop_fdre_C_Q)         0.100     1.890 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.945    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.880     2.131    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y270       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.674     1.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y269       FDRE (Prop_fdre_C_Q)         0.100     1.891 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.946    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.881     2.132    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.674     1.791    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y269       FDRE (Prop_fdre_C_Q)         0.100     1.891 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     1.946    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.881     2.132    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X195Y269       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_250mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 0.223ns (5.424%)  route 3.889ns (94.576%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 4.372 - 2.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     4.155    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.223     4.378 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           3.889     8.267    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.022 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.601ns  (logic 0.100ns (3.845%)  route 2.501ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 3.221 - 2.000 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.683     1.800    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.501     4.401    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     2.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.586 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     3.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_x0y1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 0.223ns (5.424%)  route 3.889ns (94.576%))
  Logic Levels:           0  
  Clock Path Skew:        -1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 4.372 - 2.000 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.472     4.155    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.223     4.378 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           3.889     8.267    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.022 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     4.372    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.601ns  (logic 0.100ns (3.845%)  route 2.501ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 3.221 - 2.000 ) 
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.683     1.800    vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X215Y269       FDRE                                         r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y269       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel_reg/Q
                         net (fo=3, routed)           2.501     4.401    vc709_pcie_ep_support_i/pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y1 fall edge)
                                                      2.000     2.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     2.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     2.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.586 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     3.221    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL                                     f  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  userclk2

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.579ns  (logic 0.732ns (11.132%)  route 5.847ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.759     6.579    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y281       FDRE                                         r  user_clk_heartbeat_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326     3.781    user_clk
    SLICE_X206Y281       FDRE                                         r  user_clk_heartbeat_reg[24]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.579ns  (logic 0.732ns (11.132%)  route 5.847ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.759     6.579    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y281       FDRE                                         r  user_clk_heartbeat_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326     3.781    user_clk
    SLICE_X206Y281       FDRE                                         r  user_clk_heartbeat_reg[25]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 0.732ns (11.278%)  route 5.762ns (88.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.674     6.494    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326     3.781    user_clk
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[20]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 0.732ns (11.278%)  route 5.762ns (88.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.674     6.494    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326     3.781    user_clk
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[21]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 0.732ns (11.278%)  route 5.762ns (88.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.674     6.494    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326     3.781    user_clk
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[22]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 0.732ns (11.278%)  route 5.762ns (88.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.674     6.494    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.326     3.781    user_clk
    SLICE_X206Y280       FDRE                                         r  user_clk_heartbeat_reg[23]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 0.732ns (11.436%)  route 5.672ns (88.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.584     6.404    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.325     3.780    user_clk
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 0.732ns (11.436%)  route 5.672ns (88.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.584     6.404    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.325     3.780    user_clk
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 0.732ns (11.436%)  route 5.672ns (88.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.584     6.404    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.325     3.780    user_clk
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[18]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 0.732ns (11.436%)  route 5.672ns (88.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.689     0.689 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           5.088     5.777    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.043     5.820 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.584     6.404    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.022 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.350     2.372    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.455 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         1.325     3.780    user_clk
    SLICE_X206Y279       FDRE                                         r  user_clk_heartbeat_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.943ns  (logic 0.223ns (7.591%)  route 2.720ns (92.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.454     2.650    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/lopt
    SLICE_X194Y255       LUT2 (Prop_lut2_I0_O)        0.028     2.678 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.266     2.943    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y260       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y260       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_int_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.943ns  (logic 0.223ns (7.591%)  route 2.720ns (92.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.454     2.650    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/lopt
    SLICE_X194Y255       LUT2 (Prop_lut2_I0_O)        0.028     2.678 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.266     2.943    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pcie_top_i_n_960
    SLICE_X194Y260       FDPE                                         f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.889     2.140    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/pipe_userclk2_in
    SLICE_X194Y260       FDPE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/user_reset_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.298ns  (logic 0.223ns (6.775%)  route 3.075ns (93.225%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.147     3.298    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.881     2.132    user_clk
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.298ns  (logic 0.223ns (6.775%)  route 3.075ns (93.225%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.147     3.298    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.881     2.132    user_clk
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.298ns  (logic 0.223ns (6.775%)  route 3.075ns (93.225%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.147     3.298    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.881     2.132    user_clk
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.298ns  (logic 0.223ns (6.775%)  route 3.075ns (93.225%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.147     3.298    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.881     2.132    user_clk
    SLICE_X206Y275       FDRE                                         r  user_clk_heartbeat_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.301ns  (logic 0.223ns (6.769%)  route 3.078ns (93.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.150     3.301    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.882     2.133    user_clk
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.301ns  (logic 0.223ns (6.769%)  route 3.078ns (93.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.150     3.301    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.882     2.133    user_clk
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.301ns  (logic 0.223ns (6.769%)  route 3.078ns (93.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.150     3.301    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.882     2.133    user_clk
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            user_clk_heartbeat_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.301ns  (logic 0.223ns (6.769%)  route 3.078ns (93.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV35                                              0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    AV35                 IBUF (Prop_ibuf_I_O)         0.195     0.195 f  sys_reset_n_ibuf/O
                         net (fo=3, routed)           2.928     3.123    vc709_pcie_ep_support_i/sys_rst_n_c
    SLICE_X207Y275       LUT1 (Prop_lut1_I0_O)        0.028     3.151 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i_i_9/O
                         net (fo=28, routed)          0.150     3.301    vc709_pcie_ep_support_i_n_182
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.635     1.221    vc709_pcie_ep_support_i/pipe_clock_i/userclk2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.251 r  vc709_pcie_ep_support_i/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=698, routed)         0.882     2.133    user_clk
    SLICE_X206Y276       FDRE                                         r  user_clk_heartbeat_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     2.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_n
                            (input port)
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB7                                               0.000     0.000 r  sys_clk_n (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_n
    AB7                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_n_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.223ns (19.582%)  route 0.916ns (80.418%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.465     4.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y274       FDRE (Prop_fdre_C_Q)         0.223     4.371 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.916     5.287    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.935ns  (logic 0.223ns (23.850%)  route 0.712ns (76.150%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.465     4.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y275       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y275       FDRE (Prop_fdre_C_Q)         0.223     4.371 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.712     5.083    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.851ns  (logic 0.223ns (26.195%)  route 0.628ns (73.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.482     4.165    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X217Y258       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y258       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.628     5.016    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.834ns  (logic 0.223ns (26.727%)  route 0.611ns (73.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.474     4.157    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y267       FDRE (Prop_fdre_C_Q)         0.223     4.380 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.611     4.991    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.100ns (20.228%)  route 0.394ns (79.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y267       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.394     2.296    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.100ns (19.869%)  route 0.403ns (80.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X217Y258       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y258       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.403     2.310    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.100ns (18.115%)  route 0.452ns (81.885%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.678     1.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y275       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y275       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.452     2.347    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.100ns (14.953%)  route 0.569ns (85.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.678     1.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y274       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.569     2.464    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.223ns (19.582%)  route 0.916ns (80.418%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.465     4.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y274       FDRE (Prop_fdre_C_Q)         0.223     4.371 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.916     5.287    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.935ns  (logic 0.223ns (23.850%)  route 0.712ns (76.150%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.465     4.148    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y275       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y275       FDRE (Prop_fdre_C_Q)         0.223     4.371 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.712     5.083    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.851ns  (logic 0.223ns (26.195%)  route 0.628ns (73.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.482     4.165    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X217Y258       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y258       FDRE (Prop_fdre_C_Q)         0.223     4.388 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.628     5.016    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.834ns  (logic 0.223ns (26.727%)  route 0.611ns (73.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        1.474     4.157    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y267       FDRE (Prop_fdre_C_Q)         0.223     4.380 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.611     4.991    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.100ns (20.228%)  route 0.394ns (79.772%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.685     1.802    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y267       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y267       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.394     2.296    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.100ns (19.869%)  route 0.403ns (80.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.690     1.807    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_oobclk_in
    SLICE_X217Y258       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y258       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.403     2.310    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.100ns (18.115%)  route 0.452ns (81.885%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.678     1.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y275       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y275       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.452     2.347    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.100ns (14.953%)  route 0.569ns (85.047%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    vc709_pcie_ep_support_i/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  vc709_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1375, routed)        0.678     1.795    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_oobclk_in
    SLICE_X214Y274       FDRE                                         r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y274       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.569     2.464    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/USER_OOBCLK
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb fall edge)    5.000     5.000 f  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     5.000 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     6.050    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     6.127 f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.012     6.139    vc709_pcie_ep_support_i/pipe_clock_i/mmcm_fb
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   f  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    vc709_pcie_ep_support_i/pipe_clock_i/pipe_txoutclk_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.521 r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.005     0.526    vc709_pcie_ep_support_i/pipe_clock_i/mmcm_fb
    MMCME2_ADV_X1Y5      MMCME2_ADV                                   r  vc709_pcie_ep_support_i/pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.356ns  (logic 2.355ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)    5.000     5.000 f  
    AB8                                               0.000     5.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  refclk_ibuf/O
                         net (fo=6, routed)           0.001     7.356    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                f  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTHE2_COMMON_X1Y5    GTHE2_COMMON                                 r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_clk_p
                            (clock source 'sys_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.827%)  route 0.001ns (0.173%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AB8                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y11    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=6, routed)           0.001     0.442    vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/sys_clk
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                                r  vc709_pcie_ep_support_i/vc709_pcie_ep_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





