/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:54.1-155.10" *)
module main(b1, b2, b3, b4, \power(0) , \power(1) , \power(2) , \power(3) , \power(4) , \power(5) , \disp(0) , \disp(1) , \disp(2) , \disp(3) );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:84.9-84.13" *)
  wire aclk;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire aclk_dff_Q_D;
  wire aclk_dff_Q_D_LUT3_O_I1;
  wire aclk_dff_Q_D_LUT3_O_I2;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.11-55.13" *)
  input b1;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.9-76.16" *)
  wire b1_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.15-55.17" *)
  input b2;
  wire b2_LUT3_I1_O;
  wire b2_LUT3_I1_O_LUT2_I0_O;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.22-76.29" *)
  wire b2_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.19-55.21" *)
  input b3;
  wire b3_LUT2_I1_O;
  wire b3_LUT2_I1_O_LUT2_I0_O;
  wire b3_LUT2_I1_O_LUT3_I0_1_O;
  wire b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q;
  wire b3_LUT2_I1_O_LUT3_I0_2_O;
  wire b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q;
  wire b3_LUT2_I1_O_LUT3_I0_3_O;
  wire b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q;
  wire b3_LUT2_I1_O_LUT3_I0_4_O;
  wire b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q;
  wire b3_LUT2_I1_O_LUT3_I0_5_O;
  wire b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q;
  wire b3_LUT2_I1_O_LUT3_I0_O;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:146.26-146.42|/root/symbiflow/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.35-76.42" *)
  wire b3_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.23-55.25" *)
  input b4;
  wire b4_LUT2_I1_O;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.48-76.55" *)
  wire b4_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:60.10-60.13" *)
  wire clk;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_1_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_2_D ;
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_3_D ;
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1 ;
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_D ;
  wire \mainclock.a_dff_Q_D_LUT3_O_I0 ;
  wire \mainclock.a_dff_Q_D_LUT3_O_I2 ;
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_1_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_2_D ;
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0 ;
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_3_D ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1 ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_D ;
  wire \mainclock.b_dff_Q_D_LUT3_O_I0 ;
  wire \mainclock.b_dff_Q_D_LUT3_O_I2 ;
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_1_D ;
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_2_D ;
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_3_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_1_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_2_D ;
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_3_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_D ;
  wire \mainclock.d_dff_Q_D_LUT3_O_I1 ;
  wire \mainclock.d_dff_Q_D_LUT3_O_I2 ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_1_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_2_D ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0 ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0 ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0 ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_3_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_D ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1 ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_1_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_2_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_3_D ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_D ;
  wire \mainclock.f_dff_Q_D_LUT3_O_I0 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(3) ;
  wire \mainclock.s1_mux8x0_A_S0 ;
  wire \mainclock.s1_mux8x0_A_S1 ;
  wire \mainclock.s1_mux8x0_A_S2 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(17) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(18) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(19) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(20) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(21) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(22) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(9) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:72.15-72.24" *)
  wire \mux_index(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:72.15-72.24" *)
  wire \mux_index(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:72.15-72.24" *)
  wire \mux_index(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_D(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_D(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_D(2) ;
  wire mux_index_dffe_Q_EN;
  wire mux_index_dffe_Q_EN_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O;
  wire mux_index_dffe_Q_EN_LUT3_O_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I2;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:75.9-75.15" *)
  wire paused;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8" *)
  wire paused_dffe_Q_D;
  wire paused_dffe_Q_EN;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(5) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:83.9-83.21" *)
  wire pulse_active;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire pulse_active_dff_Q_D;
  wire pulse_active_dff_Q_D_LUT2_O_I0;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(10) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(11) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(12) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(13) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(14) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(15) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(4) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(5) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(6) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(7) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(8) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(9) ;
  logic_1 _15_ (
    .a(_00_)
  );
  logic_0 _16_ (
    .a(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("5"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .P(b1),
    .Q(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .P(b2),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .P(b3),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _20_ (
    .P(b4),
    .Q(_04_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _21_ (
    .A(_05_),
    .P(\disp(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _22_ (
    .A(_06_),
    .P(\disp(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _23_ (
    .A(_07_),
    .P(\disp(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _24_ (
    .A(_08_),
    .P(\disp(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _25_ (
    .A(_09_),
    .P(\power(0) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _26_ (
    .A(_10_),
    .P(\power(1) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _27_ (
    .A(_11_),
    .P(\power(2) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _28_ (
    .A(_12_),
    .P(\power(3) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _29_ (
    .A(_13_),
    .P(\power(4) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X32Y3"),
    .IO_PAD("54"),
    .IO_TYPE("BIDIR")
  ) _30_ (
    .A(_14_),
    .P(\power(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff aclk_dff_Q (
    .CLK(clk),
    .D(aclk_dff_Q_D),
    .Q(aclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) aclk_dff_Q_D_LUT3_O (
    .I0(paused),
    .I1(aclk_dff_Q_D_LUT3_O_I1),
    .I2(aclk_dff_Q_D_LUT3_O_I2),
    .O(aclk_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dff_Q_D_LUT3_O_I1_LUT2_O (
    .I0(\power_dff_Q_D(5) ),
    .I1(mux_index_dffe_Q_EN),
    .O(aclk_dff_Q_D_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O (
    .I0(pulse_active),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1),
    .O(aclk_dff_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0 (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O (
    .I0(\pulse_remain(15) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O),
    .I2(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O (
    .I0(\pulse_remain(13) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1 (
    .I0(\pulse_remain(11) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2 (
    .I0(\pulse_remain(9) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0 (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1),
    .I1(\pulse_remain(10) ),
    .I2(\pulse_remain(9) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3 (
    .I0(\pulse_remain(8) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4 (
    .I0(\pulse_remain(7) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1),
    .I1(\pulse_remain(6) ),
    .I2(\pulse_remain(5) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5 (
    .I0(\pulse_remain(5) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0),
    .I1(\pulse_remain(4) ),
    .I2(\pulse_remain(3) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6 (
    .I0(\pulse_remain(3) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7 (
    .I0(\pulse_remain(1) ),
    .I1(\pulse_remain(0) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O),
    .I1(\pulse_remain(12) ),
    .I2(\pulse_remain(11) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O (
    .I0(\pulse_remain(14) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1),
    .I2(\pulse_remain(13) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1 (
    .I0(\pulse_remain(12) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O),
    .I2(\pulse_remain(11) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2 (
    .I0(\pulse_remain(10) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1),
    .I2(\pulse_remain(9) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3 (
    .I0(\pulse_remain(6) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1),
    .I2(\pulse_remain(5) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4 (
    .I0(\pulse_remain(4) ),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0),
    .I2(\pulse_remain(3) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a9)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5 (
    .I0(\pulse_remain(2) ),
    .I1(\pulse_remain(1) ),
    .I2(\pulse_remain(0) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0 (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0),
    .I1(\pulse_remain(8) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0),
    .I1(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O (
    .I0(\pulse_remain(2) ),
    .I1(\pulse_remain(1) ),
    .I2(\pulse_remain(0) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0),
    .I1(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0),
    .I1(\pulse_remain(9) ),
    .I2(\pulse_remain(8) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O (
    .I0(\pulse_remain(15) ),
    .I1(\pulse_remain(10) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O (
    .I0(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0),
    .I1(\pulse_remain(12) ),
    .I2(\pulse_remain(11) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O (
    .I0(\pulse_remain(14) ),
    .I1(\pulse_remain(13) ),
    .O(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b1_LUT2_I1 (
    .I0(b1_prev),
    .I1(_01_),
    .O(paused_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b1_prev_dff_Q (
    .CLK(clk),
    .D(_01_),
    .Q(b1_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) b2_LUT3_I1 (
    .I0(pulse_active),
    .I1(_02_),
    .I2(b2_prev),
    .O(b2_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) b2_LUT3_I1_O_LUT2_I0 (
    .I0(b2_LUT3_I1_O),
    .I1(aclk_dff_Q_D_LUT3_O_I2),
    .O(b2_LUT3_I1_O_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b2_prev_dff_Q (
    .CLK(clk),
    .D(_02_),
    .Q(b2_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1 (
    .I0(b3_prev),
    .I1(_03_),
    .O(b3_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) b3_LUT2_I1_O_LUT2_I0 (
    .I0(b3_LUT2_I1_O),
    .I1(b4_LUT2_I1_O),
    .O(b3_LUT2_I1_O_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) b3_LUT2_I1_O_LUT3_I0 (
    .I0(b3_LUT2_I1_O),
    .I1(b4_LUT2_I1_O),
    .I2(\pulse_remain(11) ),
    .O(b3_LUT2_I1_O_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) b3_LUT2_I1_O_LUT3_I0_1 (
    .I0(b3_LUT2_I1_O),
    .I1(b4_LUT2_I1_O),
    .I2(\pulse_remain(10) ),
    .O(b3_LUT2_I1_O_LUT3_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A (
    .A(b3_LUT2_I1_O_LUT3_I0_1_O),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) ),
    .D(\pulse_remain(10) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0 (
    .I0(b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) b3_LUT2_I1_O_LUT3_I0_2 (
    .I0(b3_LUT2_I1_O),
    .I1(b4_LUT2_I1_O),
    .I2(\pulse_remain(9) ),
    .O(b3_LUT2_I1_O_LUT3_I0_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A (
    .A(b3_LUT2_I1_O_LUT3_I0_2_O),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) ),
    .D(\pulse_remain(9) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0 (
    .I0(b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) b3_LUT2_I1_O_LUT3_I0_3 (
    .I0(b3_LUT2_I1_O),
    .I1(\pulse_remain(5) ),
    .I2(b4_LUT2_I1_O),
    .O(b3_LUT2_I1_O_LUT3_I0_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A (
    .A(b3_LUT2_I1_O_LUT3_I0_3_O),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) ),
    .D(\pulse_remain(5) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0 (
    .I0(b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) b3_LUT2_I1_O_LUT3_I0_4 (
    .I0(b3_LUT2_I1_O),
    .I1(\pulse_remain(3) ),
    .I2(b4_LUT2_I1_O),
    .O(b3_LUT2_I1_O_LUT3_I0_4_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A (
    .A(b3_LUT2_I1_O_LUT3_I0_4_O),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) ),
    .D(\pulse_remain(3) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0 (
    .I0(b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) b3_LUT2_I1_O_LUT3_I0_5 (
    .I0(b3_LUT2_I1_O),
    .I1(\pulse_remain(2) ),
    .I2(b4_LUT2_I1_O),
    .O(b3_LUT2_I1_O_LUT3_I0_5_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A (
    .A(b3_LUT2_I1_O_LUT3_I0_5_O),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) ),
    .D(\pulse_remain(2) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0 (
    .I0(b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A (
    .A(b3_LUT2_I1_O_LUT3_I0_O),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) ),
    .D(\pulse_remain(11) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) ),
    .D(\pulse_remain(14) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(14) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) ),
    .D(\pulse_remain(13) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(13) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) ),
    .D(\pulse_remain(12) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(12) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) ),
    .D(\pulse_remain(8) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(8) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) ),
    .D(\pulse_remain(7) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(7) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) ),
    .D(\pulse_remain(6) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(6) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) ),
    .D(\pulse_remain(4) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(4) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8 (
    .I0(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0),
    .I1(paused),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) ),
    .D(\pulse_remain(1) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(1) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9 (
    .I0(paused),
    .I1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1),
    .O(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A),
    .B(_00_),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) ),
    .D(\pulse_remain(0) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(0) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O (
    .I0(\pulse_remain(0) ),
    .O(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) ),
    .D(\pulse_remain(15) ),
    .Q(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O (
    .I0(\pulse_remain(15) ),
    .I1(b3_LUT2_I1_O_LUT2_I0_O),
    .O(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b3_prev_dff_Q (
    .CLK(clk),
    .D(_03_),
    .Q(b3_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) b4_LUT2_I1 (
    .I0(b4_prev),
    .I1(_04_),
    .O(b4_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff b4_prev_dff_Q (
    .CLK(clk),
    .D(_04_),
    .Q(b4_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff disp_dff_Q (
    .CLK(clk),
    .D(\disp_dff_Q_D(3) ),
    .Q(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff disp_dff_Q_1 (
    .CLK(clk),
    .D(\disp_dff_Q_D(2) ),
    .Q(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff disp_dff_Q_2 (
    .CLK(clk),
    .D(\disp_dff_Q_D(1) ),
    .Q(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff disp_dff_Q_3 (
    .CLK(clk),
    .D(\disp_dff_Q_D(0) ),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_D ),
    .Q(\mainclock.a(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_1_D ),
    .Q(\mainclock.a(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \mainclock.a_dff_Q_1_D_LUT2_O  (
    .I0(\mainclock.a(2) ),
    .I1(\mainclock.a_dff_Q_D_LUT3_O_I2 ),
    .O(\mainclock.a_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_2_D ),
    .Q(\mainclock.a(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \mainclock.a_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .I1(\mainclock.a_dff_Q_D_LUT3_O_I2 ),
    .I2(\mainclock.a_dff_Q_2_D_LUT3_O_I2 ),
    .O(\mainclock.a_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O  (
    .I0(\mainclock.a(1) ),
    .I1(\mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .I2(\mainclock.a(3) ),
    .O(\mainclock.a_dff_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.a_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_3_D ),
    .Q(\mainclock.a(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \mainclock.a_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.a(0) ),
    .I1(\mainclock.a_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ),
    .O(\mainclock.a_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1  (
    .I0(\mainclock.a(0) ),
    .I1(\mainclock.a_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ),
    .O(\mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O  (
    .I0(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\mainclock.b(3) ),
    .I2(\mainclock.b(1) ),
    .O(\mainclock.a_dff_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I1(\mainclock.b(2) ),
    .O(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \mainclock.a_dff_Q_D_LUT3_O  (
    .I0(\mainclock.a_dff_Q_D_LUT3_O_I0 ),
    .I1(\mainclock.a(2) ),
    .I2(\mainclock.a_dff_Q_D_LUT3_O_I2 ),
    .O(\mainclock.a_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.a(3) ),
    .I1(\mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\mainclock.a_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\mainclock.a(1) ),
    .I1(\mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\mainclock.a_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_D ),
    .Q(\mainclock.b(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_1_D ),
    .Q(\mainclock.b(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.b_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.b(2) ),
    .I1(\mainclock.b_dff_Q_D_LUT3_O_I2 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .O(\mainclock.b_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_2_D ),
    .Q(\mainclock.b(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.b_dff_Q_2_D_LUT2_O  (
    .I0(\mainclock.b_dff_Q_2_D_LUT2_O_I0 ),
    .I1(\mainclock.b_dff_Q_2_D_LUT2_O_I1 ),
    .O(\mainclock.b_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O  (
    .I0(\mainclock.b(1) ),
    .I1(\mainclock.b(0) ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1 ),
    .O(\mainclock.b_dff_Q_2_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .I1(\mainclock.b(3) ),
    .I2(\mainclock.b(1) ),
    .O(\mainclock.b_dff_Q_2_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.b_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_3_D ),
    .Q(\mainclock.b(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01c)
  ) \mainclock.b_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1 ),
    .I2(\mainclock.b(0) ),
    .O(\mainclock.b_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O  (
    .I0(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.c(0) ),
    .I1(\mainclock.c(1) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1  (
    .I0(\mainclock.b(1) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ),
    .I2(\mainclock.b(3) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1  (
    .I0(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0 ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2 ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O  (
    .I0(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0 ),
    .I1(\mainclock.a(3) ),
    .I2(\mainclock.a(2) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.a(1) ),
    .I1(\mainclock.a(0) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0  (
    .I0(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2 ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O  (
    .I0(\mainclock.d(0) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1 ),
    .I2(\mainclock.d(1) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O  (
    .I0(\mainclock.d(3) ),
    .I1(\mainclock.d(2) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2  (
    .I0(\mainclock.c(0) ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2 ),
    .I3(\mainclock.c(1) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\mainclock.c(2) ),
    .I1(\mainclock.c(3) ),
    .O(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \mainclock.b_dff_Q_D_LUT3_O  (
    .I0(\mainclock.b_dff_Q_D_LUT3_O_I0 ),
    .I1(\mainclock.b(2) ),
    .I2(\mainclock.b_dff_Q_D_LUT3_O_I2 ),
    .O(\mainclock.b_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\mainclock.b(3) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ),
    .I2(\mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .O(\mainclock.b_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\mainclock.b(1) ),
    .I1(\mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ),
    .O(\mainclock.b_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .I0(\mainclock.b(0) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ),
    .O(\mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_D ),
    .Q(\mainclock.c(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_1_D ),
    .Q(\mainclock.c(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \mainclock.c_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.c_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\mainclock.c_dff_Q_2_D_LUT3_O_I0 ),
    .I2(\mainclock.c(2) ),
    .O(\mainclock.c_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .O(\mainclock.c_dff_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_2_D ),
    .Q(\mainclock.c(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.c_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.c_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.c(1) ),
    .I2(\mainclock.c(2) ),
    .O(\mainclock.c_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.c(0) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O ),
    .O(\mainclock.c_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.c_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_3_D ),
    .Q(\mainclock.c(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.c_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.c(0) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .O(\mainclock.c_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.c_dff_Q_D_LUT2_O  (
    .I0(\mainclock.c(3) ),
    .I1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O ),
    .O(\mainclock.c_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_D ),
    .Q(\mainclock.d(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_1_D ),
    .Q(\mainclock.d(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \mainclock.d_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.d(2) ),
    .I1(\mainclock.d(1) ),
    .I2(\mainclock.d_dff_Q_2_D_LUT3_O_I0 ),
    .O(\mainclock.d_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_2_D ),
    .Q(\mainclock.d(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.d_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.d_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.d(1) ),
    .I2(\mainclock.d(3) ),
    .O(\mainclock.d_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.d_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_3_D ),
    .Q(\mainclock.d(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \mainclock.d_dff_Q_3_D_LUT3_O  (
    .I0(\mainclock.d(0) ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .O(\mainclock.d_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \mainclock.d_dff_Q_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ),
    .I1(\mainclock.d_dff_Q_D_LUT3_O_I1 ),
    .I2(\mainclock.d_dff_Q_D_LUT3_O_I2 ),
    .O(\mainclock.d_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\mainclock.d(1) ),
    .I1(\mainclock.d(2) ),
    .I2(\mainclock.d_dff_Q_2_D_LUT3_O_I0 ),
    .O(\mainclock.d_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\mainclock.d(3) ),
    .I1(\mainclock.d_dff_Q_2_D_LUT3_O_I0 ),
    .O(\mainclock.d_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_D ),
    .Q(\mainclock.e(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_1_D ),
    .Q(\mainclock.e(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \mainclock.e_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.e(1) ),
    .I2(\mainclock.e(2) ),
    .O(\mainclock.e_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_2_D ),
    .Q(\mainclock.e(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.e_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\mainclock.e(1) ),
    .I2(\mainclock.e(2) ),
    .O(\mainclock.e_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0 ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0 ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O  (
    .I0(\mainclock.e(2) ),
    .I1(\mainclock.e(1) ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2  (
    .I0(\mainclock.e(0) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0 ),
    .I3(\mainclock.e(3) ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1  (
    .I0(\mainclock.d(0) ),
    .I1(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O ),
    .O(\mainclock.d_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2  (
    .I0(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0 ),
    .I1(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ),
    .I2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O  (
    .I0(\mainclock.e(0) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.e_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.e_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_3_D ),
    .Q(\mainclock.e(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \mainclock.e_dff_Q_3_D_LUT2_O  (
    .I0(\mainclock.e(0) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.e_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.e_dff_Q_D_LUT2_O  (
    .I0(\mainclock.e(3) ),
    .I1(\mainclock.e_dff_Q_D_LUT2_O_I1 ),
    .O(\mainclock.e_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O  (
    .I0(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ),
    .I1(\mainclock.f(2) ),
    .O(\mainclock.e_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\mainclock.f(3) ),
    .I1(\mainclock.f(0) ),
    .I2(\mainclock.f(1) ),
    .O(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_D ),
    .Q(\mainclock.f(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_1_D ),
    .Q(\mainclock.f(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \mainclock.f_dff_Q_1_D_LUT3_O  (
    .I0(\mainclock.f(2) ),
    .I1(\mainclock.f(1) ),
    .I2(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_2_D ),
    .Q(\mainclock.f(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \mainclock.f_dff_Q_2_D_LUT3_O  (
    .I0(\mainclock.f(0) ),
    .I1(\mainclock.f(1) ),
    .I2(\mainclock.f(3) ),
    .O(\mainclock.f_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.f_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_3_D ),
    .Q(\mainclock.f(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \mainclock.f_dff_Q_3_D_LUT1_O  (
    .I0(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \mainclock.f_dff_Q_D_LUT3_O  (
    .I0(\mainclock.f_dff_Q_D_LUT3_O_I0 ),
    .I1(\mainclock.f(3) ),
    .I2(\mainclock.f(0) ),
    .O(\mainclock.f_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\mainclock.f(1) ),
    .I1(\mainclock.f(0) ),
    .I2(\mainclock.f(2) ),
    .O(\mainclock.f_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_D ),
    .Q(\h1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_1_D ),
    .Q(\h1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_2_D ),
    .Q(\h1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h1_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.b_dff_Q_3_D ),
    .Q(\h1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_D ),
    .Q(\h2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_1_D ),
    .Q(\h2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_2_D ),
    .Q(\h2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.h2_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.a_dff_Q_3_D ),
    .Q(\h2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_D ),
    .Q(\m1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_1_D ),
    .Q(\m1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_2_D ),
    .Q(\m1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m1_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.d_dff_Q_3_D ),
    .Q(\m1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_D ),
    .Q(\m2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_1_D ),
    .Q(\m2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_2_D ),
    .Q(\m2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.m2_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.c_dff_Q_3_D ),
    .Q(\m2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_D ),
    .Q(\mainclock.s1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_1_D ),
    .Q(\mainclock.s1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_2_D ),
    .Q(\mainclock.s1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s1_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.f_dff_Q_3_D ),
    .Q(\mainclock.s1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \mainclock.s1_mux8x0_A  (
    .A(\mainclock.s1(3) ),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\m1(3) ),
    .D(\mainclock.s2(3) ),
    .E(\h2(3) ),
    .F(\h2(3) ),
    .G(\h1(3) ),
    .H(\m2(3) ),
    .Q(\disp_dff_Q_D(3) ),
    .S0(\mainclock.s1_mux8x0_A_S0 ),
    .S1(\mainclock.s1_mux8x0_A_S1 ),
    .S2(\mainclock.s1_mux8x0_A_S2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \mainclock.s1_mux8x0_A_1  (
    .A(\mainclock.s1(2) ),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\m1(2) ),
    .D(\mainclock.s2(2) ),
    .E(\h2(2) ),
    .F(\h2(2) ),
    .G(\h1(2) ),
    .H(\m2(2) ),
    .Q(\disp_dff_Q_D(2) ),
    .S0(\mainclock.s1_mux8x0_A_S0 ),
    .S1(\mainclock.s1_mux8x0_A_S1 ),
    .S2(\mainclock.s1_mux8x0_A_S2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \mainclock.s1_mux8x0_A_2  (
    .A(\mainclock.s1(1) ),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\m1(1) ),
    .D(\mainclock.s2(1) ),
    .E(\h2(1) ),
    .F(\h2(1) ),
    .G(\h1(1) ),
    .H(\m2(1) ),
    .Q(\disp_dff_Q_D(1) ),
    .S0(\mainclock.s1_mux8x0_A_S0 ),
    .S1(\mainclock.s1_mux8x0_A_S1 ),
    .S2(\mainclock.s1_mux8x0_A_S2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \mainclock.s1_mux8x0_A_3  (
    .A(\mainclock.s1(0) ),
    .B(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ),
    .C(\m1(0) ),
    .D(\mainclock.s2(0) ),
    .E(\h2(0) ),
    .F(\h2(0) ),
    .G(\h1(0) ),
    .H(\m2(0) ),
    .Q(\disp_dff_Q_D(0) ),
    .S0(\mainclock.s1_mux8x0_A_S0 ),
    .S1(\mainclock.s1_mux8x0_A_S1 ),
    .S2(\mainclock.s1_mux8x0_A_S2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \mainclock.s1_mux8x0_A_S0_LUT3_O  (
    .I0(\mux_index(0) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(2) ),
    .O(\mainclock.s1_mux8x0_A_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \mainclock.s1_mux8x0_A_S1_LUT3_O  (
    .I0(\mux_index(2) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(0) ),
    .O(\mainclock.s1_mux8x0_A_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) \mainclock.s1_mux8x0_A_S2_LUT3_O  (
    .I0(\mux_index(1) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(0) ),
    .O(\mainclock.s1_mux8x0_A_S2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_D ),
    .Q(\mainclock.s2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q_1  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_1_D ),
    .Q(\mainclock.s2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q_2  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_2_D ),
    .Q(\mainclock.s2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \mainclock.s2_dff_Q_3  (
    .CLK(aclk),
    .D(\mainclock.e_dff_Q_3_D ),
    .Q(\mainclock.s2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) ),
    .Q(\mux_counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_1 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) ),
    .Q(\mux_counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_10 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) ),
    .Q(\mux_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_11 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) ),
    .Q(\mux_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_12 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) ),
    .Q(\mux_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_13 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) ),
    .Q(\mux_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_14 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) ),
    .Q(\mux_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_15 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) ),
    .Q(\mux_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_16 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) ),
    .Q(\mux_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_17 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) ),
    .Q(\mux_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_18 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) ),
    .Q(\mux_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_19 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) ),
    .Q(\mux_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_2 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) ),
    .Q(\mux_counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_20 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) ),
    .Q(\mux_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_21 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) ),
    .Q(\mux_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_22 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) ),
    .Q(\mux_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_3 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) ),
    .Q(\mux_counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_4 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) ),
    .Q(\mux_counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_5 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) ),
    .Q(\mux_counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_6 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) ),
    .Q(\mux_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_7 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) ),
    .Q(\mux_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_8 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) ),
    .Q(\mux_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff mux_counter_dff_Q_9 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) ),
    .Q(\mux_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mux_index_dffe_Q (
    .CLK(clk),
    .D(\mux_index_dffe_Q_D(2) ),
    .EN(mux_index_dffe_Q_EN),
    .Q(\mux_index(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mux_index_dffe_Q_1 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_D(1) ),
    .EN(mux_index_dffe_Q_EN),
    .Q(\mux_index(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe mux_index_dffe_Q_2 (
    .CLK(clk),
    .D(\mux_index_dffe_Q_D(0) ),
    .EN(mux_index_dffe_Q_EN),
    .Q(\mux_index(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) mux_index_dffe_Q_D_LUT1_O (
    .I0(\mux_index(0) ),
    .O(\mux_index_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) mux_index_dffe_Q_D_LUT3_O (
    .I0(\mux_index(0) ),
    .I1(\mux_index(2) ),
    .I2(\mux_index(1) ),
    .O(\mux_index_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) mux_index_dffe_Q_D_LUT3_O_1 (
    .I0(\mux_index(0) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(2) ),
    .O(\mux_index_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I1),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I2),
    .O(mux_index_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0),
    .I1(\mux_counter(9) ),
    .I2(\mux_counter(3) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0 (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0 (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O (
    .I0(\mux_counter(11) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1),
    .I2(\mux_counter(10) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0),
    .I1(\mux_counter(19) ),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1 (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2 (
    .I0(\mux_counter(8) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O (
    .I0(\mux_counter(7) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3 (
    .I0(\mux_counter(5) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O (
    .I0(\mux_counter(4) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4 (
    .I0(\mux_counter(3) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O (
    .I0(\mux_counter(2) ),
    .I1(\mux_counter(1) ),
    .I2(\mux_counter(0) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5 (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0),
    .I1(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O (
    .I0(\mux_counter(2) ),
    .I1(\mux_counter(1) ),
    .I2(\mux_counter(0) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6 (
    .I0(\mux_counter(1) ),
    .I1(\mux_counter(0) ),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7 (
    .I0(\mux_counter(0) ),
    .I1(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O (
    .I0(\mux_counter(17) ),
    .I1(\mux_counter(18) ),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O (
    .I0(\mux_counter(20) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1 (
    .I0(\mux_counter(18) ),
    .I1(\mux_counter(17) ),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2 (
    .I0(\mux_counter(17) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3 (
    .I0(\mux_counter(15) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4 (
    .I0(\mux_counter(10) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5 (
    .I0(\mux_counter(9) ),
    .I1(\mux_counter(8) ),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6 (
    .I0(\mux_counter(7) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3 (
    .I0(\mux_counter(7) ),
    .I1(\mux_counter(9) ),
    .I2(\mux_counter(8) ),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O (
    .I0(\mux_counter(6) ),
    .I1(\mux_counter(4) ),
    .I2(\mux_counter(5) ),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7 (
    .I0(\mux_counter(6) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O (
    .I0(\mux_counter(5) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8 (
    .I0(\mux_counter(4) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O (
    .I0(\mux_counter(2) ),
    .I1(\mux_counter(3) ),
    .I2(\mux_counter(1) ),
    .I3(\mux_counter(0) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O (
    .I0(\mux_counter(17) ),
    .I1(\mux_counter(19) ),
    .I2(\mux_counter(18) ),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6aaa)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O (
    .I0(\mux_counter(22) ),
    .I1(\mux_counter(21) ),
    .I2(\mux_counter(20) ),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1222)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1 (
    .I0(\mux_counter(21) ),
    .I1(mux_index_dffe_Q_EN),
    .I2(\mux_counter(20) ),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1 (
    .I0(\mux_counter(12) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2 (
    .I0(\mux_counter(13) ),
    .I1(\mux_counter(12) ),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O (
    .I0(\mux_counter(11) ),
    .I1(\mux_counter(10) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2 (
    .I0(\mux_counter(12) ),
    .I1(\mux_counter(13) ),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1 (
    .I0(\mux_counter(14) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1 (
    .I0(\mux_counter(16) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O),
    .I2(\mux_counter(15) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1 (
    .I0(\mux_counter(14) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .I2(mux_index_dffe_Q_EN),
    .O(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3 (
    .I0(\mux_counter(15) ),
    .I1(\mux_counter(14) ),
    .I2(\mux_counter(16) ),
    .I3(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .O(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0),
    .I1(\mux_counter(8) ),
    .I2(\mux_counter(5) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O (
    .I0(\mux_counter(1) ),
    .I1(\mux_counter(0) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O (
    .I0(\mux_counter(21) ),
    .I1(\mux_counter(20) ),
    .I2(\mux_counter(17) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O (
    .I0(\mux_counter(12) ),
    .I1(\mux_counter(7) ),
    .I2(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O (
    .I0(\mux_counter(15) ),
    .I1(\mux_counter(14) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O (
    .I0(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0),
    .I1(\mux_counter(16) ),
    .I2(\mux_counter(13) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O (
    .I0(\mux_counter(19) ),
    .I1(\mux_counter(18) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O (
    .I0(\mux_counter(2) ),
    .I1(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1),
    .I2(\mux_counter(22) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O (
    .I0(\mux_counter(6) ),
    .I1(\mux_counter(4) ),
    .O(mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe paused_dffe_Q (
    .CLK(clk),
    .D(paused_dffe_Q_D),
    .EN(paused_dffe_Q_EN),
    .Q(paused)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) paused_dffe_Q_D_LUT1_O (
    .I0(paused),
    .O(paused_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff power_dff_Q (
    .CLK(clk),
    .D(\power_dff_Q_D(5) ),
    .Q(_14_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff power_dff_Q_1 (
    .CLK(clk),
    .D(\power_dff_Q_D(4) ),
    .Q(_13_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff power_dff_Q_2 (
    .CLK(clk),
    .D(\power_dff_Q_D(3) ),
    .Q(_12_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff power_dff_Q_3 (
    .CLK(clk),
    .D(\power_dff_Q_D(2) ),
    .Q(_11_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff power_dff_Q_4 (
    .CLK(clk),
    .D(\power_dff_Q_D(1) ),
    .Q(_10_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff power_dff_Q_5 (
    .CLK(clk),
    .D(\power_dff_Q_D(0) ),
    .Q(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) power_dff_Q_D_LUT3_O (
    .I0(\mux_index(2) ),
    .I1(\mux_index(0) ),
    .I2(\mux_index(1) ),
    .O(\power_dff_Q_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) power_dff_Q_D_LUT3_O_1 (
    .I0(\mux_index(2) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(0) ),
    .O(\power_dff_Q_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) power_dff_Q_D_LUT3_O_2 (
    .I0(\mux_index(1) ),
    .I1(\mux_index(0) ),
    .I2(\mux_index(2) ),
    .O(\power_dff_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) power_dff_Q_D_LUT3_O_3 (
    .I0(\mux_index(1) ),
    .I1(\mux_index(0) ),
    .I2(\mux_index(2) ),
    .O(\power_dff_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) power_dff_Q_D_LUT3_O_4 (
    .I0(\mux_index(0) ),
    .I1(\mux_index(1) ),
    .I2(\mux_index(2) ),
    .O(\power_dff_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) power_dff_Q_D_LUT3_O_5 (
    .I0(\mux_index(1) ),
    .I1(\mux_index(0) ),
    .I2(\mux_index(2) ),
    .O(\power_dff_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_active_dff_Q (
    .CLK(clk),
    .D(pulse_active_dff_Q_D),
    .Q(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) pulse_active_dff_Q_D_LUT2_O (
    .I0(pulse_active_dff_Q_D_LUT2_O_I0),
    .I1(paused),
    .O(pulse_active_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q (
    .A(b3_LUT2_I1_O_LUT2_I0_O),
    .B(_00_),
    .C(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C),
    .D(_00_),
    .Q(pulse_active_dff_Q_D_LUT2_O_I0),
    .S0(b2_LUT3_I1_O_LUT2_I0_O),
    .S1(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h07f)
  ) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O (
    .I0(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0),
    .I1(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1),
    .I2(aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1),
    .O(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O (
    .I0(\pulse_remain(0) ),
    .I1(\pulse_remain(2) ),
    .I2(\pulse_remain(1) ),
    .O(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O (
    .I0(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0),
    .I1(\pulse_remain(4) ),
    .I2(\pulse_remain(3) ),
    .O(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O (
    .I0(\pulse_remain(7) ),
    .I1(\pulse_remain(6) ),
    .I2(\pulse_remain(5) ),
    .O(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) ),
    .Q(\pulse_remain(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_1 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) ),
    .Q(\pulse_remain(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_10 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) ),
    .Q(\pulse_remain(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_11 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) ),
    .Q(\pulse_remain(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_12 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) ),
    .Q(\pulse_remain(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_13 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) ),
    .Q(\pulse_remain(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_14 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) ),
    .Q(\pulse_remain(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_15 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) ),
    .Q(\pulse_remain(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_2 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) ),
    .Q(\pulse_remain(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_3 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) ),
    .Q(\pulse_remain(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_4 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) ),
    .Q(\pulse_remain(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_5 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) ),
    .Q(\pulse_remain(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_6 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) ),
    .Q(\pulse_remain(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_7 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) ),
    .Q(\pulse_remain(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_8 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) ),
    .Q(\pulse_remain(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff pulse_remain_dff_Q_9 (
    .CLK(clk),
    .D(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) ),
    .Q(\pulse_remain(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(clk)
  );
endmodule
