Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 17 00:02:37 2021
| Host         : DESKTOP-CE0C5LI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |             162 |           66 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             236 |          142 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                               |                               |                1 |              1 |         1.00 |
|  clk1kHz_BUFG    |                               |                               |                7 |              7 |         1.00 |
|  clk1kHz_BUFG    | CPU/SECOND/count[9]_i_2_n_0   | CPU/FD/IR/loop1[30].dff/SR[0] |                2 |             10 |         5.00 |
|  clk1kHz_BUFG    | CPU/SECOND/countstatus        | reset_IBUF                    |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG |                               | clear                         |                4 |             16 |         4.00 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/q_reg_3 | reset_IBUF                    |               13 |             32 |         2.46 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/q_reg_1 | reset_IBUF                    |               14 |             32 |         2.29 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/en      | reset_IBUF                    |               28 |             32 |         1.14 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/q_reg   | reset_IBUF                    |               21 |             32 |         1.52 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/q_reg_2 | reset_IBUF                    |               28 |             32 |         1.14 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/q_reg_4 | reset_IBUF                    |               14 |             32 |         2.29 |
| ~clk1kHz_BUFG    | RegisterFile/dec32/s4/q_reg_0 | reset_IBUF                    |               21 |             32 |         1.52 |
|  clk1kHz_BUFG    |                               | reset_IBUF                    |               66 |            162 |         2.45 |
+------------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


