<stg><name>im2col_2d_cl.1</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="5">
<![CDATA[
:2  %row_cast = zext i5 %row_read to i6

]]></Node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="5">
<![CDATA[
:3  %col_cast = zext i5 %col_read to i6

]]></Node>
<StgValue><ssdm name="col_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %index_1 = phi i5 [ 0, %0 ], [ %tmp_31, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:1  %kernel_row = phi i3 [ 0, %0 ], [ %kernel_row_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="kernel_row"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="3">
<![CDATA[
.loopexit:2  %kernel_row_cast = zext i3 %kernel_row to i6

]]></Node>
<StgValue><ssdm name="kernel_row_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %tmp_s = icmp eq i3 %kernel_row, -4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:5  %kernel_row_2 = add i3 %kernel_row, 1

]]></Node>
<StgValue><ssdm name="kernel_row_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %tmp_s, label %8, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %input_row = add i6 %kernel_row_cast, %row_cast

]]></Node>
<StgValue><ssdm name="input_row"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_31 = add i5 %index_1, 4

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %input_row, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:3  %tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %input_row, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %index_2 = phi i5 [ %index_1, %2 ], [ %index_4, %3 ]

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %kernel_col = phi i3 [ 0, %2 ], [ %kernel_col_2, %3 ]

]]></Node>
<StgValue><ssdm name="kernel_col"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="3">
<![CDATA[
:2  %kernel_col_cast = zext i3 %kernel_col to i6

]]></Node>
<StgValue><ssdm name="kernel_col_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_33 = icmp eq i3 %kernel_col, -4

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %kernel_col_2 = add i3 %kernel_col, 1

]]></Node>
<StgValue><ssdm name="kernel_col_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_33, label %.loopexit.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.0, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %input_col = add i6 %col_cast, %kernel_col_cast

]]></Node>
<StgValue><ssdm name="input_col"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="6">
<![CDATA[
:1  %input_col_cast_cast = zext i6 %input_col to i11

]]></Node>
<StgValue><ssdm name="input_col_cast_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %input_col, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_36 = zext i5 %index_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_35, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35.0, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_37 = add i11 %tmp_32, %input_col_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35.0:0  %data_col_V_addr_2 = getelementptr [16 x i14]* %data_col_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="data_col_V_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35.0:1  store i14 0, i14* %data_col_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35.0:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.0:0  %tmp_34 = zext i5 %index_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.0:1  %data_col_V_addr = getelementptr [16 x i14]* %data_col_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="data_col_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.0:2  store i14 0, i14* %data_col_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.0:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
:1  %tmp_38 = zext i11 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_V_addr = getelementptr [1024 x i14]* %data_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="10">
<![CDATA[
:3  %data_V_load = load i14* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="10">
<![CDATA[
:3  %data_V_load = load i14* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %data_col_V_addr_1 = getelementptr [16 x i14]* %data_col_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="data_col_V_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
:5  store i14 %data_V_load, i14* %data_col_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %index_4 = add i5 %index_2, 1

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="data_col_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_col_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="row" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="row"/></StgValue>
</port>
<port id="70" name="col" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="col"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i5" to="col_read" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="col" to="col_read" fromId="70" toId="7">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.i5" to="row_read" fromId="71" toId="8">
</dataflow>
<dataflow id="75" from="row" to="row_read" fromId="69" toId="8">
</dataflow>
<dataflow id="76" from="row_read" to="row_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="77" from="col_read" to="col_cast" fromId="7" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_78" to="index_1" fromId="78" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="StgValue_11" to="index_1" fromId="11" toId="12">
</dataflow>
<dataflow id="81" from="tmp_31" to="index_1" fromId="20" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="StgValue_46" to="index_1" fromId="46" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="84" from="StgValue_83" to="kernel_row" fromId="83" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="StgValue_11" to="kernel_row" fromId="11" toId="13">
</dataflow>
<dataflow id="86" from="kernel_row_2" to="kernel_row" fromId="17" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="StgValue_46" to="kernel_row" fromId="46" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="88" from="kernel_row" to="kernel_row_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="89" from="kernel_row" to="tmp_s" fromId="13" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp_s" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="92" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_94" to="empty" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_94" to="empty" fromId="94" toId="16">
</dataflow>
<dataflow id="98" from="kernel_row" to="kernel_row_2" fromId="13" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_99" to="kernel_row_2" fromId="99" toId="17">
</dataflow>
<dataflow id="101" from="tmp_s" to="StgValue_18" fromId="15" toId="18">
</dataflow>
<dataflow id="102" from="kernel_row_cast" to="input_row" fromId="14" toId="19">
</dataflow>
<dataflow id="103" from="row_cast" to="input_row" fromId="9" toId="19">
</dataflow>
<dataflow id="104" from="index_1" to="tmp_31" fromId="12" toId="20">
</dataflow>
<dataflow id="106" from="StgValue_105" to="tmp_31" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp" fromId="107" toId="21">
</dataflow>
<dataflow id="109" from="input_row" to="tmp" fromId="19" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="tmp" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_32" fromId="112" toId="22">
</dataflow>
<dataflow id="114" from="input_row" to="tmp_32" fromId="19" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_78" to="tmp_32" fromId="78" toId="22">
</dataflow>
<dataflow id="116" from="index_1" to="index_2" fromId="12" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_23" to="index_2" fromId="23" toId="25">
</dataflow>
<dataflow id="118" from="index_4" to="index_2" fromId="55" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="StgValue_56" to="index_2" fromId="56" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="120" from="StgValue_83" to="kernel_col" fromId="83" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="StgValue_23" to="kernel_col" fromId="23" toId="26">
</dataflow>
<dataflow id="122" from="kernel_col_2" to="kernel_col" fromId="30" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="StgValue_56" to="kernel_col" fromId="56" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="124" from="kernel_col" to="kernel_col_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="125" from="kernel_col" to="tmp_33" fromId="26" toId="28">
</dataflow>
<dataflow id="126" from="StgValue_90" to="tmp_33" fromId="90" toId="28">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="empty_42" fromId="92" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_94" to="empty_42" fromId="94" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_94" to="empty_42" fromId="94" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_94" to="empty_42" fromId="94" toId="29">
</dataflow>
<dataflow id="131" from="kernel_col" to="kernel_col_2" fromId="26" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_99" to="kernel_col_2" fromId="99" toId="30">
</dataflow>
<dataflow id="133" from="tmp_33" to="StgValue_31" fromId="28" toId="31">
</dataflow>
<dataflow id="134" from="tmp" to="StgValue_32" fromId="21" toId="32">
</dataflow>
<dataflow id="135" from="col_cast" to="input_col" fromId="10" toId="33">
</dataflow>
<dataflow id="136" from="kernel_col_cast" to="input_col" fromId="27" toId="33">
</dataflow>
<dataflow id="137" from="input_col" to="input_col_cast_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="138" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_35" fromId="107" toId="35">
</dataflow>
<dataflow id="139" from="input_col" to="tmp_35" fromId="33" toId="35">
</dataflow>
<dataflow id="140" from="StgValue_110" to="tmp_35" fromId="110" toId="35">
</dataflow>
<dataflow id="141" from="index_2" to="tmp_36" fromId="25" toId="36">
</dataflow>
<dataflow id="142" from="tmp_35" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="143" from="tmp_32" to="tmp_37" fromId="22" toId="38">
</dataflow>
<dataflow id="144" from="input_col_cast_cast" to="tmp_37" fromId="34" toId="38">
</dataflow>
<dataflow id="145" from="data_col_V" to="data_col_V_addr_2" fromId="68" toId="39">
</dataflow>
<dataflow id="147" from="StgValue_146" to="data_col_V_addr_2" fromId="146" toId="39">
</dataflow>
<dataflow id="148" from="tmp_36" to="data_col_V_addr_2" fromId="36" toId="39">
</dataflow>
<dataflow id="150" from="StgValue_149" to="StgValue_40" fromId="149" toId="40">
</dataflow>
<dataflow id="151" from="data_col_V_addr_2" to="StgValue_40" fromId="39" toId="40">
</dataflow>
<dataflow id="152" from="index_2" to="tmp_34" fromId="25" toId="42">
</dataflow>
<dataflow id="153" from="data_col_V" to="data_col_V_addr" fromId="68" toId="43">
</dataflow>
<dataflow id="154" from="StgValue_146" to="data_col_V_addr" fromId="146" toId="43">
</dataflow>
<dataflow id="155" from="tmp_34" to="data_col_V_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="156" from="StgValue_149" to="StgValue_44" fromId="149" toId="44">
</dataflow>
<dataflow id="157" from="data_col_V_addr" to="StgValue_44" fromId="43" toId="44">
</dataflow>
<dataflow id="158" from="tmp_37" to="tmp_38" fromId="38" toId="47">
</dataflow>
<dataflow id="159" from="data_V" to="data_V_addr" fromId="67" toId="48">
</dataflow>
<dataflow id="160" from="StgValue_146" to="data_V_addr" fromId="146" toId="48">
</dataflow>
<dataflow id="161" from="tmp_38" to="data_V_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="162" from="data_V_addr" to="data_V_load" fromId="48" toId="49">
</dataflow>
<dataflow id="163" from="data_V_addr" to="data_V_load" fromId="48" toId="50">
</dataflow>
<dataflow id="164" from="data_col_V" to="data_col_V_addr_1" fromId="68" toId="51">
</dataflow>
<dataflow id="165" from="StgValue_146" to="data_col_V_addr_1" fromId="146" toId="51">
</dataflow>
<dataflow id="166" from="tmp_36" to="data_col_V_addr_1" fromId="36" toId="51">
</dataflow>
<dataflow id="167" from="data_V_load" to="StgValue_52" fromId="50" toId="52">
</dataflow>
<dataflow id="168" from="data_col_V_addr_1" to="StgValue_52" fromId="51" toId="52">
</dataflow>
<dataflow id="169" from="index_2" to="index_4" fromId="25" toId="55">
</dataflow>
<dataflow id="171" from="StgValue_170" to="index_4" fromId="170" toId="55">
</dataflow>
<dataflow id="172" from="tmp_s" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="173" from="tmp_33" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="174" from="tmp" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="175" from="tmp_35" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="176" from="tmp" to="StgValue_6" fromId="21" toId="6">
</dataflow>
<dataflow id="177" from="tmp_35" to="StgValue_6" fromId="35" toId="6">
</dataflow>
</dataflows>


</stg>
