OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/adder/runs/auto_pnr/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/adder/src/adder.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adder
Die area:                 ( 0 0 ) ( 73420 84140 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     503
Number of terminals:      53
Number of snets:          2
Number of nets:           220

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 78.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7796.
[INFO DRT-0033] mcon shape region query size = 1056.
[INFO DRT-0033] met1 shape region query size = 1541.
[INFO DRT-0033] via shape region query size = 460.
[INFO DRT-0033] met2 shape region query size = 308.
[INFO DRT-0033] via2 shape region query size = 368.
[INFO DRT-0033] met3 shape region query size = 295.
[INFO DRT-0033] via3 shape region query size = 368.
[INFO DRT-0033] met4 shape region query size = 140.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 176 pins.
[INFO DRT-0081]   Complete 60 unique inst patterns.
[INFO DRT-0084]   Complete 121 groups.
#scanned instances     = 503
#unique  instances     = 78
#stdCellGenAp          = 1451
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 1035
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 521
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 114.87 (MB), peak = 114.87 (MB)

Number of guides:     1200

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 429.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 356.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 199.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 25.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 632 vertical wires in 1 frboxes and 381 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 64 vertical wires in 1 frboxes and 52 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.75 (MB), peak = 119.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.75 (MB), peak = 119.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 128.45 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 137.27 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 140.45 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 140.45 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1   met2   met3
Metal Spacing        9      0      8
Recheck              2      1      0
Short                5      0      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 493.52 (MB), peak = 493.52 (MB)
Total wire length = 3490 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1439 um.
Total wire length on LAYER met2 = 1865 um.
Total wire length on LAYER met3 = 136 um.
Total wire length on LAYER met4 = 49 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1024.
Up-via summary (total 1024):

-----------------------
 FR_MASTERSLICE       0
            li1     520
           met1     474
           met2      24
           met3       6
           met4       0
-----------------------
                   1024


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 493.52 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 493.52 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 493.52 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 493.52 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met3
Metal Spacing        1      5
Short                2      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 493.70 (MB), peak = 493.70 (MB)
Total wire length = 3478 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1430 um.
Total wire length on LAYER met2 = 1865 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 40 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1020.
Up-via summary (total 1020):

-----------------------
 FR_MASTERSLICE       0
            li1     520
           met1     469
           met2      25
           met3       6
           met4       0
-----------------------
                   1020


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 493.70 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.70 (MB), peak = 493.70 (MB)
Total wire length = 3466 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1420 um.
Total wire length on LAYER met2 = 1900 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1015.
Up-via summary (total 1015):

-----------------------
 FR_MASTERSLICE       0
            li1     520
           met1     472
           met2      21
           met3       2
           met4       0
-----------------------
                   1015


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 493.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 493.71 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 493.71 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 493.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 493.71 (MB), peak = 504.02 (MB)
Total wire length = 3467 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1421 um.
Total wire length on LAYER met2 = 1900 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1015.
Up-via summary (total 1015):

-----------------------
 FR_MASTERSLICE       0
            li1     520
           met1     472
           met2      21
           met3       2
           met4       0
-----------------------
                   1015


[INFO DRT-0198] Complete detail routing.
Total wire length = 3467 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1421 um.
Total wire length on LAYER met2 = 1900 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 21 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1015.
Up-via summary (total 1015):

-----------------------
 FR_MASTERSLICE       0
            li1     520
           met1     472
           met2      21
           met3       2
           met4       0
-----------------------
                   1015


[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 493.71 (MB), peak = 504.02 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/adder/runs/auto_pnr/results/routing/adder.odb'…
Writing netlist to '/openlane/designs/adder/runs/auto_pnr/results/routing/adder.nl.v'…
Writing powered netlist to '/openlane/designs/adder/runs/auto_pnr/results/routing/adder.pnl.v'…
Writing layout to '/openlane/designs/adder/runs/auto_pnr/results/routing/adder.def'…
