Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Dec  5 14:43:21 2021
| Host         : chilin-Sabre-15KV8 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   488 |
|    Minimum number of control sets                        |   436 |
|    Addition due to synthesis replication                 |    52 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   875 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   488 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     8 |
| >= 16              |   321 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2667 |          700 |
| No           | No                    | Yes                    |              49 |           19 |
| No           | Yes                   | No                     |            1826 |          758 |
| Yes          | No                    | No                     |            2283 |          664 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            8444 |         2682 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                               Enable Signal                                                                                                               |                                                                                                                          Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                                                                                |                2 |              2 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                          |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                   |                1 |              4 |         4.00 |
|  Clock_Generator/inst/clk_out2                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                          |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                  |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | UART/uart_rstate0_0                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                            |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         |                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/FSM_sequential_dS_reg[0][0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                   | Aquila_SoC/RISCV_CORE0/Fetch/pc_o1                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/FSM_sequential_dS_reg[0]_0[0]                                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                        |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                        |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/is_amo_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                    |                1 |              5 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/genblk1[3].TAG_BRAM/FSM_sequential_S_reg[1]                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                                          |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                            |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                                            |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                           |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                   |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                        |                1 |              5 |         5.00 |
|  Clock_Generator/inst/clk_out2                     |                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                     |                1 |              5 |         5.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Decode/we                                                                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                        | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                         |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                               |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                 |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                             |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                       | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | Aquila_SoC/RISCV_CORE0/Execute/FSM_sequential_dS_reg[0]_1                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                        | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                  |                2 |              6 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/cnt[5]_i_2_n_0                                                                                                                                                                                      | Aquila_SoC/RISCV_CORE0/Decode/SR[0]                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | UART/uart_rbaud[8]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                             |                3 |              7 |         2.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                   | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rst_reg                                                                                                              |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                       | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                       | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                    | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                    | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/sys_jump_r_reg_0[0]                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                3 |              8 |         2.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                            |                2 |              9 |         4.50 |
|  clk_BUFG                                          | synchronizer/IMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  clk_BUFG                                          | synchronizer/DMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                                     |                3 |              9 |         3.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | UART/uart_rbaud[15]_i_1_n_0                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                  | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[30]_3[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             11 |         5.50 |
|  Clock_Generator/inst/clk_out2                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                                    |                3 |             11 |         3.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg_0                                                                                                            | rst                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  Clock_Generator/inst/clk_out2                     | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                3 |             12 |         4.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             12 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                   |               12 |             12 |         1.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                   |                3 |             13 |         4.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                   |                4 |             13 |         3.25 |
|  Clock_Generator/inst/clk_out2                     |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                               |                5 |             13 |         2.60 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                      |                7 |             14 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_done__0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/sys_jump_r_reg_0[1]                                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  clk_BUFG                                          | synchronizer/IMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  clk_BUFG                                          | synchronizer/DMEM_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  clk_BUFG                                          | synchronizer/DMEM_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  Clock_Generator/inst/clk_out2                     |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                   |                4 |             16 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | UART/uart_xbaud[0]_i_1_n_0                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                               | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             17 |         3.40 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                     | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             17 |         2.83 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                    |                5 |             20 |         4.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                         |               14 |             20 |         1.43 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             21 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                7 |             21 |         3.00 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[30][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               14 |             23 |         1.64 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[3][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[2][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[29][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[28][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[31][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               17 |             23 |         1.35 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               17 |             23 |         1.35 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[9][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               16 |             23 |         1.44 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[8][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[7][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[6][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[5][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               13 |             23 |         1.77 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[4][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[13][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[14][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[15][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                3 |             23 |         7.67 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[16][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[17][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/genblk1[2].TAG_BRAM/cache_write[2]_141                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/genblk1[3].TAG_BRAM/cache_write[0]_142                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/genblk1[3].TAG_BRAM/cache_write[1]_143                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/genblk1[3].TAG_BRAM/cache_write[3]_144                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[0][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[10][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[11][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[12][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[22][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[23][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[24][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[25][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[26][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[27][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][0][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][1][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][2][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[19][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[1][3][22]_i_1_n_0                                                                                                                                                                                                 | rst                                                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][2][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                4 |             23 |         5.75 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[18][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][1][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                9 |             23 |         2.56 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[20][3][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                8 |             23 |         2.88 |
|  clk_BUFG                                          | Aquila_SoC/I_Cache/TAG_[21][0][22]_i_1_n_0                                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                          |                9 |             25 |         2.78 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/M_MEM_addr_o[26]_i_1_n_0                                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |                5 |             27 |         5.40 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_addr_i_1_n_0                                                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_addr_i_1_n_0                                                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                6 |             27 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                   |                6 |             27 |         4.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                   | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                5 |             27 |         5.40 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             28 |         3.50 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |               13 |             28 |         2.15 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |                5 |             30 |         6.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                   |                9 |             30 |         3.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                   |                9 |             30 |         3.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[28]_0                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |               15 |             30 |         2.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |         4.29 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                      |               13 |             31 |         2.38 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[10][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Decode/alu_muldiv_sel_o_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[11][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[21][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_24[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/FSM_onehot_S_reg_n_0_[2]                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_1[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/result[64]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/csr_irq_taken_r_reg_1[0]                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                   | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/rst_reg[0]                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_0                                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_1                                                                                                                                                                                            | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[2]_0[0]                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[31]_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_2[0]                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/addr_o_reg[3]_3[0]                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Fetch/p_0_in_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Fetch/rst_reg[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[10]_0[0]                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[0]_0[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[10]_0[1]                                                                                                                                                                               | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_0[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[31][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[3]_0[0]                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_1[0]                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[22][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[23][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[26][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_0[0]                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | synchronizer/rst_reg[0]                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[27][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_0[0]                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_1[0]                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_0[0]                                                                                                                                                                      | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[28][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[2][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[30][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[12][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[3][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[5][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[6][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[7][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[9][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/E[0]                                                                                                                                                                                        | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[14][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[15][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[16][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[17][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[18][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[19][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[1][31]_i_1_n_0                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/branch_pc_table[20][31]_i_1_n_0                                                                                                                                                             | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_30[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_17[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_18[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_19[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_2[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_20[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_21[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_22[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               26 |             32 |         1.23 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_23[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               23 |             32 |         1.39 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_25[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_26[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_27[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_28[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_29[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_3[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[6]_0[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_4[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_5[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  clk_BUFG                                          | data_read_reg_reg[31]_i_11_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_6[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_7[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_8[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_9[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/xcpt_valid_r_reg_0[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/xcpt_valid_r_reg_2[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/m_data[127]_i_1__0_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  clk_BUFG                                          | instruction_delay_reg[31]_i_3_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |               19 |             32 |         1.68 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_15[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_2[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_3[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_4[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_16[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_0[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               27 |             32 |         1.19 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_1[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_1[0]                                                                                                                                                                                    | rst                                                                                                                                                                                                                                                               |               23 |             32 |         1.39 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_10[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_11[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_0[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[6]_1[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_12[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  clk_BUFG                                          | Aquila_SoC/TCM/data_sel_r_reg[0][0]                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_13[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_2[0]                                                                                                                                                                                | rst                                                                                                                                                                                                                                                               |               12 |             32 |         2.67 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/regfile_we_r_reg_14[0]                                                                                                                                                                                   | rst                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry   | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               10 |             33 |         3.30 |
|  clk_BUFG                                          | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                         | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               11 |             33 |         3.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                                                   |                5 |             35 |         7.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                                                   |                5 |             35 |         7.00 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                8 |             36 |         4.50 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/datain_from_p                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |               21 |             37 |         1.76 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                      |               15 |             41 |         2.73 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                      |               19 |             43 |         2.26 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Decode/we                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                6 |             44 |         7.33 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                      |               16 |             46 |         2.88 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                     |               13 |             47 |         3.62 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                     |               16 |             47 |         2.94 |
|  clk_BUFG                                          | synchronizer/DMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                   |                7 |             52 |         7.43 |
|  clk_BUFG                                          | synchronizer/IMEM_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                   |                7 |             52 |         7.43 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Writeback/rst_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |               27 |             64 |         2.37 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/fast_result0                                                                                                                                                                                                                |               24 |             66 |         2.75 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                   | Aquila_SoC/RISCV_CORE0/Writeback/rst_reg[0]                                                                                                                                                                                                                       |               18 |             69 |         3.83 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               19 |             79 |         4.16 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                                                   |               10 |             80 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                   | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/SR[0]                                                                                                                                                                                                                       |               45 |             92 |         2.04 |
|  clk_BUFG                                          | Aquila_SoC/D_Cache/m_data[127]_i_1__0_n_0                                                                                                                                                                                                 | Aquila_SoC/D_Cache/m_data[95]_i_1_n_0                                                                                                                                                                                                                             |               55 |             96 |         1.75 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/mul00_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |               25 |             98 |         3.92 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                                                   |               13 |            100 |         7.69 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                                                   |               13 |            100 |         7.69 |
|  clk_BUFG                                          | synchronizer/IMEM_rd_data_i_1_n_0                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |               32 |            128 |         4.00 |
|  clk_BUFG                                          | synchronizer/DMEM_rd_data_i_2_n_0                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |               41 |            128 |         3.12 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | Aquila_SoC/RISCV_CORE0/Execute/p_0_out                                                                                                                                                                                                                            |               38 |            128 |         3.37 |
|  clk_BUFG                                          | synchronizer/DMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                   |               36 |            128 |         3.56 |
|  clk_BUFG                                          | Aquila_SoC/ATOM_U/m_data                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |               43 |            128 |         2.98 |
|  clk_BUFG                                          | synchronizer/IMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                   |               26 |            128 |         4.92 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | Memory_Arbiter/DMEM_WR_ready                                                                                                                                                                                                              | rst                                                                                                                                                                                                                                                               |               26 |            128 |         4.92 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                   |               22 |            128 |         5.82 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_wt_data_i_129_n_0                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |               25 |            128 |         5.12 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               33 |            128 |         3.88 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          | rst                                                                                                                                                                                                                                                               |               35 |            128 |         3.66 |
|  clk_BUFG                                          | synchronizer/DMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                            |                                                                                                                                                                                                                                                                   |               34 |            136 |         4.00 |
|  clk_BUFG                                          | synchronizer/IMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                            |                                                                                                                                                                                                                                                                   |               32 |            136 |         4.25 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                            |                                                                                                                                                                                                                                                                   |               30 |            136 |         4.53 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/E[0]                                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                                               |               31 |            157 |         5.06 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_0[0]                                                                                                                                                                                   | Aquila_SoC/RISCV_CORE0/Fetch/rst_reg_1                                                                                                                                                                                                                            |               67 |            166 |         2.48 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                                                                                   |               22 |            176 |         8.00 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                   |               24 |            184 |         7.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/IMEM_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                   |               24 |            184 |         7.67 |
|  clk_BUFG                                          | synchronizer/DMEM_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                   |               24 |            184 |         7.67 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |               24 |            192 |         8.00 |
|  clk_BUFG                                          | Aquila_SoC/RISCV_CORE0/Execute/MulDiv/E[0]                                                                                                                                                                                                | Aquila_SoC/RISCV_CORE0/Execute/we_o0                                                                                                                                                                                                                              |               75 |            197 |         2.63 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | synchronizer/DMEM_strobe_r_reg_0[0]                                                                                                                                                                                                       | rst                                                                                                                                                                                                                                                               |               71 |            286 |         4.03 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |              157 |            638 |         4.06 |
|  clk_BUFG                                          |                                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                                               |              367 |            710 |         1.93 |
|  MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |              541 |           2057 |         3.80 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


