--
--	Conversion of lesgo_g6.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Aug 20 01:16:03 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_302 : bit;
SIGNAL \motor_l_pwm:Net_107\ : bit;
SIGNAL \motor_l_pwm:Net_113\ : bit;
SIGNAL zero : bit;
SIGNAL Net_178 : bit;
SIGNAL \motor_l_pwm:Net_63\ : bit;
SIGNAL \motor_l_pwm:Net_57\ : bit;
SIGNAL \motor_l_pwm:Net_54\ : bit;
SIGNAL Net_2949 : bit;
SIGNAL Net_6436 : bit;
SIGNAL Net_6441 : bit;
SIGNAL \motor_l_pwm:Net_114\ : bit;
SIGNAL \motor_r_pwm:Net_107\ : bit;
SIGNAL \motor_r_pwm:Net_113\ : bit;
SIGNAL \motor_r_pwm:Net_63\ : bit;
SIGNAL \motor_r_pwm:Net_57\ : bit;
SIGNAL \motor_r_pwm:Net_54\ : bit;
SIGNAL Net_2948 : bit;
SIGNAL Net_6446 : bit;
SIGNAL Net_6451 : bit;
SIGNAL \motor_r_pwm:Net_114\ : bit;
SIGNAL tmpOE__motor_l_en_net_0 : bit;
SIGNAL tmpFB_0__motor_l_en_net_0 : bit;
SIGNAL tmpIO_0__motor_l_en_net_0 : bit;
TERMINAL tmpSIOVREF__motor_l_en_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__motor_l_en_net_0 : bit;
SIGNAL tmpOE__motor_r_en_net_0 : bit;
SIGNAL tmpFB_0__motor_r_en_net_0 : bit;
SIGNAL tmpIO_0__motor_r_en_net_0 : bit;
TERMINAL tmpSIOVREF__motor_r_en_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_r_en_net_0 : bit;
SIGNAL tmpOE__motor_l_in1_net_0 : bit;
SIGNAL tmpFB_0__motor_l_in1_net_0 : bit;
SIGNAL tmpIO_0__motor_l_in1_net_0 : bit;
TERMINAL tmpSIOVREF__motor_l_in1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_l_in1_net_0 : bit;
SIGNAL tmpOE__motor_l_in2_net_0 : bit;
SIGNAL tmpFB_0__motor_l_in2_net_0 : bit;
SIGNAL tmpIO_0__motor_l_in2_net_0 : bit;
TERMINAL tmpSIOVREF__motor_l_in2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_l_in2_net_0 : bit;
SIGNAL tmpOE__motor_r_in1_net_0 : bit;
SIGNAL tmpFB_0__motor_r_in1_net_0 : bit;
SIGNAL tmpIO_0__motor_r_in1_net_0 : bit;
TERMINAL tmpSIOVREF__motor_r_in1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_r_in1_net_0 : bit;
SIGNAL tmpOE__motor_r_in2_net_0 : bit;
SIGNAL tmpFB_0__motor_r_in2_net_0 : bit;
SIGNAL tmpIO_0__motor_r_in2_net_0 : bit;
TERMINAL tmpSIOVREF__motor_r_in2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_r_in2_net_0 : bit;
SIGNAL Net_2947 : bit;
SIGNAL \motor_l_quaddec:Net_1129\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_43\ : bit;
SIGNAL \motor_l_quaddec:Net_1275\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_49\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_82\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_89\ : bit;
SIGNAL \motor_l_quaddec:Net_1251\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_95\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_91\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:Net_102\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \motor_l_quaddec:Net_1260\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \motor_l_quaddec:Net_1264\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \motor_l_quaddec:Net_1203\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_l_quaddec:Net_1290\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:sync_clock\ : bit;
SIGNAL Net_271 : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:A_j\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:A_k\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_270 : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:B_j\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:B_k\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:index_filt\ : bit;
SIGNAL \motor_l_quaddec:Net_1232\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_2\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:error\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_3\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_1\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_0\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_0\ : bit;
SIGNAL \motor_l_quaddec:Net_530\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_1\ : bit;
SIGNAL \motor_l_quaddec:Net_611\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_2\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_3\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_4\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_5\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:status_6\ : bit;
SIGNAL \motor_l_quaddec:Net_1151\ : bit;
SIGNAL \motor_l_quaddec:Net_1248\ : bit;
SIGNAL \motor_l_quaddec:Net_1229\ : bit;
SIGNAL \motor_l_quaddec:Net_1272\ : bit;
SIGNAL \motor_l_quaddec:Net_1287\ : bit;
SIGNAL tmpOE__motor_l_phaseA_net_0 : bit;
SIGNAL tmpIO_0__motor_l_phaseA_net_0 : bit;
TERMINAL tmpSIOVREF__motor_l_phaseA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_l_phaseA_net_0 : bit;
SIGNAL tmpOE__motor_l_phaseB_net_0 : bit;
SIGNAL tmpIO_0__motor_l_phaseB_net_0 : bit;
TERMINAL tmpSIOVREF__motor_l_phaseB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_l_phaseB_net_0 : bit;
SIGNAL tmpOE__motor_r_phaseA_net_0 : bit;
SIGNAL Net_288 : bit;
SIGNAL tmpIO_0__motor_r_phaseA_net_0 : bit;
TERMINAL tmpSIOVREF__motor_r_phaseA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_r_phaseA_net_0 : bit;
SIGNAL Net_2945 : bit;
SIGNAL \motor_r_quaddec:Net_1129\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_43\ : bit;
SIGNAL \motor_r_quaddec:Net_1275\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_49\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_82\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_89\ : bit;
SIGNAL \motor_r_quaddec:Net_1251\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_95\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_91\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:Net_102\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \motor_r_quaddec:Net_1260\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \motor_r_quaddec:Net_1264\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \motor_r_quaddec:Net_1203\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \motor_r_quaddec:Net_1290\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:sync_clock\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:A_j\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:A_k\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_289 : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:B_j\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:B_k\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_B_filt\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:index_filt\ : bit;
SIGNAL \motor_r_quaddec:Net_1232\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_2\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:error\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_3\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_1\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_0\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_0\ : bit;
SIGNAL \motor_r_quaddec:Net_530\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_1\ : bit;
SIGNAL \motor_r_quaddec:Net_611\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_2\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_3\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_4\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_5\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:status_6\ : bit;
SIGNAL \motor_r_quaddec:Net_1151\ : bit;
SIGNAL \motor_r_quaddec:Net_1248\ : bit;
SIGNAL \motor_r_quaddec:Net_1229\ : bit;
SIGNAL \motor_r_quaddec:Net_1272\ : bit;
SIGNAL \motor_r_quaddec:Net_1287\ : bit;
SIGNAL tmpOE__motor_r_phaseB_net_0 : bit;
SIGNAL tmpIO_0__motor_r_phaseB_net_0 : bit;
TERMINAL tmpSIOVREF__motor_r_phaseB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__motor_r_phaseB_net_0 : bit;
SIGNAL Net_367 : bit;
SIGNAL Net_375 : bit;
SIGNAL \p_controller_timer:Net_260\ : bit;
SIGNAL \p_controller_timer:Net_266\ : bit;
SIGNAL \p_controller_timer:Net_51\ : bit;
SIGNAL \p_controller_timer:Net_261\ : bit;
SIGNAL \p_controller_timer:Net_57\ : bit;
SIGNAL Net_2942 : bit;
SIGNAL \p_controller_timer:Net_102\ : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_544 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_3061 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_3057 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_3060 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_545 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3054 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \color_sensor_pwm:PWMUDB:km_run\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_188 : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:control_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_enable\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:prevCapture\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:capt_rising\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:capt_falling\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:hwCapture\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:hwEnable\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_last\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_rise\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_fall\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_out\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:runmode_enable\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:tc_i\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_disable\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_311 : bit;
SIGNAL \color_sensor_pwm:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_enable\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sc_kill\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:min_kill\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_kill\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:km_tc\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:db_tc\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_sel\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:status_0\ : bit;
SIGNAL \color_sensor_pwm:Net_55\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:prevCompare1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_status\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_status\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_kill_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:fifo_full\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cs_addr_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cs_addr_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cs_addr_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_capture\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:nc2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:nc3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:nc1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:nc4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:nc5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:nc6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:nc7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_eq\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_less\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_eq\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_less\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:fifo_nempty\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_pwm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_pwm:PWMUDB:compare1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:compare2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm_i\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm1_i\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm2_i\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:tc_i_reg\ : bit;
SIGNAL \color_sensor_pwm:Net_101\ : bit;
SIGNAL \color_sensor_pwm:Net_96\ : bit;
SIGNAL Net_6459 : bit;
SIGNAL Net_6460 : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm_temp\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODIN5_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODIN5_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_35 : bit;
SIGNAL Net_2818 : bit;
SIGNAL Net_6461 : bit;
SIGNAL \color_sensor_pwm:Net_113\ : bit;
SIGNAL \color_sensor_pwm:Net_107\ : bit;
SIGNAL \color_sensor_pwm:Net_114\ : bit;
SIGNAL Net_2813 : bit;
SIGNAL \color_sensor_counter:Net_43\ : bit;
SIGNAL Net_2814 : bit;
SIGNAL \color_sensor_counter:Net_49\ : bit;
SIGNAL \color_sensor_counter:Net_82\ : bit;
SIGNAL \color_sensor_counter:Net_89\ : bit;
SIGNAL \color_sensor_counter:Net_95\ : bit;
SIGNAL \color_sensor_counter:Net_91\ : bit;
SIGNAL \color_sensor_counter:Net_102\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_7\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_6\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_5\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_4\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_3\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:control_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:prevCapture\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:capt_rising\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:capt_falling\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:hwCapture\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:reload\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:reload_tc\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:final_enable\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:disable_run_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:overflow_status\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:underflow_status\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:counter_enable\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:per_zero\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_3\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_4\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_5\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:fifo_full\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:status_6\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:overflow\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:dp_dir\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:per_equal\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:underflow\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:tc_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cmp_less\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:prevCompare\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_2810 : bit;
SIGNAL \color_sensor_counter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \color_sensor_counter:CounterUDB:count_enable\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc26\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc29\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc7\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc15\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc8\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc9\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:nc38\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc41\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc25\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc28\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc14\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc4\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc6\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:nc37\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc40\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc24\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc27\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc13\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc3\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc5\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:nc36\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc39\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:nc45\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:per_FF\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \color_sensor_counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \color_sensor_creg:clk\ : bit;
SIGNAL \color_sensor_creg:rst\ : bit;
SIGNAL \color_sensor_creg:control_out_0\ : bit;
SIGNAL Net_2820 : bit;
SIGNAL \color_sensor_creg:control_out_1\ : bit;
SIGNAL Net_2821 : bit;
SIGNAL \color_sensor_creg:control_out_2\ : bit;
SIGNAL Net_2822 : bit;
SIGNAL \color_sensor_creg:control_out_3\ : bit;
SIGNAL Net_2823 : bit;
SIGNAL \color_sensor_creg:control_out_4\ : bit;
SIGNAL Net_2824 : bit;
SIGNAL \color_sensor_creg:control_out_5\ : bit;
SIGNAL Net_2825 : bit;
SIGNAL \color_sensor_creg:control_out_6\ : bit;
SIGNAL Net_2826 : bit;
SIGNAL \color_sensor_creg:control_out_7\ : bit;
SIGNAL \color_sensor_creg:control_7\ : bit;
SIGNAL \color_sensor_creg:control_6\ : bit;
SIGNAL \color_sensor_creg:control_5\ : bit;
SIGNAL \color_sensor_creg:control_4\ : bit;
SIGNAL \color_sensor_creg:control_3\ : bit;
SIGNAL \color_sensor_creg:control_2\ : bit;
SIGNAL \color_sensor_creg:control_1\ : bit;
SIGNAL \color_sensor_creg:control_0\ : bit;
SIGNAL tmpOE__color_sensor_out_net_0 : bit;
SIGNAL tmpIO_0__color_sensor_out_net_0 : bit;
TERMINAL tmpSIOVREF__color_sensor_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__color_sensor_out_net_0 : bit;
SIGNAL tmpOE__color_sensor_led_net_0 : bit;
SIGNAL tmpFB_0__color_sensor_led_net_0 : bit;
SIGNAL tmpIO_0__color_sensor_led_net_0 : bit;
TERMINAL tmpSIOVREF__color_sensor_led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__color_sensor_led_net_0 : bit;
SIGNAL tmpOE__color_sensor_s3_net_0 : bit;
SIGNAL tmpFB_0__color_sensor_s3_net_0 : bit;
SIGNAL tmpIO_0__color_sensor_s3_net_0 : bit;
TERMINAL tmpSIOVREF__color_sensor_s3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__color_sensor_s3_net_0 : bit;
SIGNAL tmpOE__color_sensor_s2_net_0 : bit;
SIGNAL tmpFB_0__color_sensor_s2_net_0 : bit;
SIGNAL tmpIO_0__color_sensor_s2_net_0 : bit;
TERMINAL tmpSIOVREF__color_sensor_s2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__color_sensor_s2_net_0 : bit;
SIGNAL tmpOE__color_sensor_s1_net_0 : bit;
SIGNAL tmpFB_0__color_sensor_s1_net_0 : bit;
SIGNAL tmpIO_0__color_sensor_s1_net_0 : bit;
TERMINAL tmpSIOVREF__color_sensor_s1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__color_sensor_s1_net_0 : bit;
SIGNAL tmpOE__color_sensor_s0_net_0 : bit;
SIGNAL tmpFB_0__color_sensor_s0_net_0 : bit;
SIGNAL tmpIO_0__color_sensor_s0_net_0 : bit;
TERMINAL tmpSIOVREF__color_sensor_s0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__color_sensor_s0_net_0 : bit;
SIGNAL Net_1943 : bit;
SIGNAL tmpOE__us_b_echo_net_0 : bit;
SIGNAL Net_1940 : bit;
SIGNAL tmpIO_0__us_b_echo_net_0 : bit;
TERMINAL tmpSIOVREF__us_b_echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__us_b_echo_net_0 : bit;
SIGNAL \us_b_timer:Net_260\ : bit;
SIGNAL \us_b_timer:Net_55\ : bit;
SIGNAL Net_2694 : bit;
SIGNAL \us_b_timer:Net_53\ : bit;
SIGNAL Net_2144 : bit;
SIGNAL \us_b_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \us_b_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_7\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_6\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_5\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_4\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_3\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_2\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:control_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \us_b_timer:TimerUDB:capture_last\ : bit;
SIGNAL \us_b_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \us_b_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \us_b_timer:TimerUDB:run_mode\ : bit;
SIGNAL \us_b_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_tc\ : bit;
SIGNAL \us_b_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \us_b_timer:TimerUDB:per_zero\ : bit;
SIGNAL \us_b_timer:TimerUDB:tc_i\ : bit;
SIGNAL \us_b_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \us_b_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \us_b_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2693 : bit;
SIGNAL \us_b_timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_1275 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL add_vv_vv_MODGEN_8_1 : bit;
SIGNAL \us_b_timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_8_0 : bit;
SIGNAL \us_b_timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \us_b_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sIntCapCount:MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \us_b_timer:TimerUDB:trig_disable\ : bit;
SIGNAL \us_b_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_6\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_5\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_4\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_2\ : bit;
SIGNAL \us_b_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \us_b_timer:TimerUDB:status_3\ : bit;
SIGNAL \us_b_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \us_b_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \us_b_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:zeros_3\ : bit;
SIGNAL \us_b_timer:TimerUDB:zeros_2\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:nc0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:nc3\ : bit;
SIGNAL \us_b_timer:TimerUDB:nc4\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_b_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_b_timer:Net_102\ : bit;
SIGNAL \us_b_timer:Net_266\ : bit;
SIGNAL Net_1261 : bit;
SIGNAL tmpOE__us_f_echo_net_0 : bit;
SIGNAL Net_1457 : bit;
SIGNAL tmpIO_0__us_f_echo_net_0 : bit;
TERMINAL tmpSIOVREF__us_f_echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__us_f_echo_net_0 : bit;
SIGNAL \us_f_timer:Net_260\ : bit;
SIGNAL \us_f_timer:Net_55\ : bit;
SIGNAL Net_2691 : bit;
SIGNAL \us_f_timer:Net_53\ : bit;
SIGNAL \us_f_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \us_f_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_7\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_6\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_5\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_4\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_3\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_2\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:control_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \us_f_timer:TimerUDB:capture_last\ : bit;
SIGNAL \us_f_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \us_f_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \us_f_timer:TimerUDB:run_mode\ : bit;
SIGNAL \us_f_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_tc\ : bit;
SIGNAL \us_f_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \us_f_timer:TimerUDB:per_zero\ : bit;
SIGNAL \us_f_timer:TimerUDB:tc_i\ : bit;
SIGNAL \us_f_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \us_f_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \us_f_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2690 : bit;
SIGNAL \us_f_timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL add_vv_vv_MODGEN_10_1 : bit;
SIGNAL \us_f_timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_10_0 : bit;
SIGNAL \us_f_timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \us_f_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:neq\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sIntCapCount:MODULE_9:neq\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \us_f_timer:TimerUDB:trig_disable\ : bit;
SIGNAL \us_f_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_6\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_5\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_4\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_2\ : bit;
SIGNAL \us_f_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \us_f_timer:TimerUDB:status_3\ : bit;
SIGNAL \us_f_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \us_f_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \us_f_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:zeros_3\ : bit;
SIGNAL \us_f_timer:TimerUDB:zeros_2\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:nc0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:nc3\ : bit;
SIGNAL \us_f_timer:TimerUDB:nc4\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_f_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_f_timer:Net_102\ : bit;
SIGNAL \us_f_timer:Net_266\ : bit;
SIGNAL Net_64 : bit;
SIGNAL \us_trigger_pwm:Net_107\ : bit;
SIGNAL \us_trigger_pwm:Net_113\ : bit;
SIGNAL \us_trigger_pwm:Net_63\ : bit;
SIGNAL \us_trigger_pwm:Net_57\ : bit;
SIGNAL \us_trigger_pwm:Net_54\ : bit;
SIGNAL Net_6366 : bit;
SIGNAL Net_6371 : bit;
SIGNAL \us_trigger_pwm:Net_114\ : bit;
SIGNAL Net_884 : bit;
SIGNAL tmpOE__us_r_echo_net_0 : bit;
SIGNAL Net_1650 : bit;
SIGNAL tmpIO_0__us_r_echo_net_0 : bit;
TERMINAL tmpSIOVREF__us_r_echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__us_r_echo_net_0 : bit;
SIGNAL \us_r_timer:Net_260\ : bit;
SIGNAL \us_r_timer:Net_55\ : bit;
SIGNAL Net_2678 : bit;
SIGNAL \us_r_timer:Net_53\ : bit;
SIGNAL \us_r_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \us_r_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_7\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_6\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_5\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_4\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_3\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_2\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:control_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \us_r_timer:TimerUDB:capture_last\ : bit;
SIGNAL \us_r_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \us_r_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \us_r_timer:TimerUDB:run_mode\ : bit;
SIGNAL \us_r_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_tc\ : bit;
SIGNAL \us_r_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \us_r_timer:TimerUDB:per_zero\ : bit;
SIGNAL \us_r_timer:TimerUDB:tc_i\ : bit;
SIGNAL \us_r_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \us_r_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \us_r_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2677 : bit;
SIGNAL \us_r_timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL add_vv_vv_MODGEN_12_1 : bit;
SIGNAL \us_r_timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_12_0 : bit;
SIGNAL \us_r_timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \us_r_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:neq\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sIntCapCount:MODULE_11:neq\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \us_r_timer:TimerUDB:trig_disable\ : bit;
SIGNAL \us_r_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_6\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_5\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_4\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_2\ : bit;
SIGNAL \us_r_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \us_r_timer:TimerUDB:status_3\ : bit;
SIGNAL \us_r_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \us_r_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \us_r_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:zeros_3\ : bit;
SIGNAL \us_r_timer:TimerUDB:zeros_2\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:nc0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:nc3\ : bit;
SIGNAL \us_r_timer:TimerUDB:nc4\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_r_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_r_timer:Net_102\ : bit;
SIGNAL \us_r_timer:Net_266\ : bit;
SIGNAL Net_2674 : bit;
SIGNAL tmpOE__us_l_echo_net_0 : bit;
SIGNAL Net_659 : bit;
SIGNAL tmpIO_0__us_l_echo_net_0 : bit;
TERMINAL tmpSIOVREF__us_l_echo_net_0 : bit;
SIGNAL tmpINTERRUPT_0__us_l_echo_net_0 : bit;
SIGNAL tmpOE__us_trigger_net_0 : bit;
SIGNAL tmpFB_0__us_trigger_net_0 : bit;
SIGNAL tmpIO_0__us_trigger_net_0 : bit;
TERMINAL tmpSIOVREF__us_trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__us_trigger_net_0 : bit;
SIGNAL \us_l_timer:Net_260\ : bit;
SIGNAL \us_l_timer:Net_55\ : bit;
SIGNAL Net_2675 : bit;
SIGNAL \us_l_timer:Net_53\ : bit;
SIGNAL \us_l_timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \us_l_timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_7\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_6\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_5\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_4\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_3\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_2\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:control_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \us_l_timer:TimerUDB:capture_last\ : bit;
SIGNAL \us_l_timer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \us_l_timer:TimerUDB:timer_enable\ : bit;
SIGNAL \us_l_timer:TimerUDB:run_mode\ : bit;
SIGNAL \us_l_timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_tc\ : bit;
SIGNAL \us_l_timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \us_l_timer:TimerUDB:per_zero\ : bit;
SIGNAL \us_l_timer:TimerUDB:tc_i\ : bit;
SIGNAL \us_l_timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \us_l_timer:TimerUDB:hwEnable\ : bit;
SIGNAL \us_l_timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2673 : bit;
SIGNAL \us_l_timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \us_l_timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODIN15_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODIN15_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODIN16_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODIN16_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:lt\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:lt\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:gt\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:gt\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:gte\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:gte\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:lte\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:lte\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:neq\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sIntCapCount:MODULE_13:neq\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODIN17_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODIN17_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \us_l_timer:TimerUDB:trig_disable\ : bit;
SIGNAL \us_l_timer:TimerUDB:trig_reg\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_6\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_5\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_4\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_2\ : bit;
SIGNAL \us_l_timer:TimerUDB:fifo_full\ : bit;
SIGNAL \us_l_timer:TimerUDB:status_3\ : bit;
SIGNAL \us_l_timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \us_l_timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \us_l_timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:zeros_3\ : bit;
SIGNAL \us_l_timer:TimerUDB:zeros_2\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:nc0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:nc3\ : bit;
SIGNAL \us_l_timer:TimerUDB:nc4\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \us_l_timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \us_l_timer:Net_102\ : bit;
SIGNAL \us_l_timer:Net_266\ : bit;
SIGNAL tmpOE__ir_l_out_net_0 : bit;
SIGNAL Net_6463 : bit;
SIGNAL tmpIO_0__ir_l_out_net_0 : bit;
TERMINAL tmpSIOVREF__ir_l_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ir_l_out_net_0 : bit;
SIGNAL Net_6464 : bit;
SIGNAL Net_6531 : bit;
SIGNAL \ir_l_debouncer:op_clk\ : bit;
SIGNAL \ir_l_debouncer:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_6483 : bit;
SIGNAL Net_6505 : bit;
SIGNAL Net_6538 : bit;
SIGNAL tmpOE__ir_r_out_net_0 : bit;
SIGNAL Net_6471 : bit;
SIGNAL tmpIO_0__ir_r_out_net_0 : bit;
TERMINAL tmpSIOVREF__ir_r_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ir_r_out_net_0 : bit;
SIGNAL Net_6472 : bit;
SIGNAL \ir_r_debouncer:op_clk\ : bit;
SIGNAL \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_6510 : bit;
SIGNAL Net_6506 : bit;
SIGNAL Net_6539 : bit;
SIGNAL tmpOE__ir_side_out_net_0 : bit;
SIGNAL Net_6477 : bit;
SIGNAL tmpIO_0__ir_side_out_net_0 : bit;
TERMINAL tmpSIOVREF__ir_side_out_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ir_side_out_net_0 : bit;
SIGNAL Net_6478 : bit;
SIGNAL \ir_side_debouncer:op_clk\ : bit;
SIGNAL \ir_side_debouncer:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_6521 : bit;
SIGNAL Net_6507 : bit;
SIGNAL Net_6540 : bit;
SIGNAL \ir_l_sreg:status_0\ : bit;
SIGNAL \ir_l_sreg:status_1\ : bit;
SIGNAL \ir_l_sreg:status_2\ : bit;
SIGNAL \ir_l_sreg:status_3\ : bit;
SIGNAL \ir_l_sreg:status_4\ : bit;
SIGNAL \ir_l_sreg:status_5\ : bit;
SIGNAL \ir_l_sreg:status_6\ : bit;
SIGNAL \ir_l_sreg:status_7\ : bit;
SIGNAL \ir_r_sreg:status_0\ : bit;
SIGNAL \ir_r_sreg:status_1\ : bit;
SIGNAL \ir_r_sreg:status_2\ : bit;
SIGNAL \ir_r_sreg:status_3\ : bit;
SIGNAL \ir_r_sreg:status_4\ : bit;
SIGNAL \ir_r_sreg:status_5\ : bit;
SIGNAL \ir_r_sreg:status_6\ : bit;
SIGNAL \ir_r_sreg:status_7\ : bit;
SIGNAL \ir_side_sreg:status_0\ : bit;
SIGNAL \ir_side_sreg:status_1\ : bit;
SIGNAL \ir_side_sreg:status_2\ : bit;
SIGNAL \ir_side_sreg:status_3\ : bit;
SIGNAL \ir_side_sreg:status_4\ : bit;
SIGNAL \ir_side_sreg:status_5\ : bit;
SIGNAL \ir_side_sreg:status_6\ : bit;
SIGNAL \ir_side_sreg:status_7\ : bit;
SIGNAL \motor_l_quaddec:Net_1251\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \motor_l_quaddec:Net_1203\\D\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_2\\D\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_3\\D\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_1\\D\ : bit;
SIGNAL \motor_l_quaddec:bQuadDec:state_0\\D\ : bit;
SIGNAL \motor_r_quaddec:Net_1251\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \motor_r_quaddec:Net_1203\\D\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_2\\D\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_3\\D\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_1\\D\ : bit;
SIGNAL \motor_r_quaddec:bQuadDec:state_0\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_3060D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_last\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \color_sensor_pwm:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \color_sensor_counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \us_b_timer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \us_f_timer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \us_r_timer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \us_l_timer:TimerUDB:trig_disable\\D\ : bit;
SIGNAL Net_6464D : bit;
SIGNAL \ir_l_debouncer:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_6505D : bit;
SIGNAL Net_6538D : bit;
SIGNAL Net_6472D : bit;
SIGNAL \ir_r_debouncer:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_6506D : bit;
SIGNAL Net_6539D : bit;
SIGNAL Net_6478D : bit;
SIGNAL \ir_side_debouncer:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_6507D : bit;
SIGNAL Net_6540D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__motor_l_en_net_0 <=  ('1') ;

\motor_l_quaddec:Cnt16:CounterUDB:reload\ <= (\motor_l_quaddec:Cnt16:CounterUDB:overflow\
	OR \motor_l_quaddec:Cnt16:CounterUDB:status_1\
	OR \motor_l_quaddec:Net_1260\);

\motor_l_quaddec:Cnt16:CounterUDB:status_0\ <= ((not \motor_l_quaddec:Cnt16:CounterUDB:prevCompare\ and \motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\));

\motor_l_quaddec:Cnt16:CounterUDB:status_2\ <= ((not \motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\ and \motor_l_quaddec:Cnt16:CounterUDB:overflow\));

\motor_l_quaddec:Cnt16:CounterUDB:status_3\ <= ((not \motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\ and \motor_l_quaddec:Cnt16:CounterUDB:status_1\));

\motor_l_quaddec:Cnt16:CounterUDB:count_enable\ <= ((not \motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\ and \motor_l_quaddec:Cnt16:CounterUDB:control_7\ and \motor_l_quaddec:Net_1203\));

\motor_l_quaddec:Cnt16:CounterUDB:reload_tc\ <= (\motor_l_quaddec:Cnt16:CounterUDB:status_1\
	OR \motor_l_quaddec:Cnt16:CounterUDB:overflow\);

\motor_l_quaddec:bQuadDec:quad_A_filt\\D\ <= ((\motor_l_quaddec:bQuadDec:quad_A_delayed_0\ and \motor_l_quaddec:bQuadDec:quad_A_delayed_1\ and \motor_l_quaddec:bQuadDec:quad_A_delayed_2\)
	OR (\motor_l_quaddec:bQuadDec:quad_A_delayed_2\ and \motor_l_quaddec:bQuadDec:quad_A_filt\)
	OR (\motor_l_quaddec:bQuadDec:quad_A_delayed_1\ and \motor_l_quaddec:bQuadDec:quad_A_filt\)
	OR (\motor_l_quaddec:bQuadDec:quad_A_delayed_0\ and \motor_l_quaddec:bQuadDec:quad_A_filt\));

\motor_l_quaddec:bQuadDec:quad_B_filt\\D\ <= ((\motor_l_quaddec:bQuadDec:quad_B_delayed_0\ and \motor_l_quaddec:bQuadDec:quad_B_delayed_1\ and \motor_l_quaddec:bQuadDec:quad_B_delayed_2\)
	OR (\motor_l_quaddec:bQuadDec:quad_B_delayed_2\ and \motor_l_quaddec:bQuadDec:quad_B_filt\)
	OR (\motor_l_quaddec:bQuadDec:quad_B_delayed_1\ and \motor_l_quaddec:bQuadDec:quad_B_filt\)
	OR (\motor_l_quaddec:bQuadDec:quad_B_delayed_0\ and \motor_l_quaddec:bQuadDec:quad_B_filt\));

\motor_l_quaddec:bQuadDec:state_3\\D\ <= ((not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:quad_B_filt\));

\motor_l_quaddec:bQuadDec:state_2\\D\ <= ((\motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (\motor_l_quaddec:Net_1260\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (\motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (\motor_l_quaddec:Net_1260\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (\motor_l_quaddec:Net_1260\ and \motor_l_quaddec:bQuadDec:error\));

\motor_l_quaddec:bQuadDec:state_1\\D\ <= ((not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_A_filt\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:error\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:state_1\));

\motor_l_quaddec:bQuadDec:state_0\\D\ <= ((not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_B_filt\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:error\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_0\));

\motor_l_quaddec:Net_1251\\D\ <= ((not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:Net_1251\ and \motor_l_quaddec:bQuadDec:error\)
	OR (not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_B_filt\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:Net_1251\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:Net_1251\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:Net_1251\ and \motor_l_quaddec:bQuadDec:quad_B_filt\)
	OR (not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:Net_1251\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:Net_1251\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:Net_1251\ and \motor_l_quaddec:bQuadDec:quad_B_filt\));

\motor_l_quaddec:Net_1203\\D\ <= ((not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:Net_1203\ and \motor_l_quaddec:bQuadDec:error\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_1\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:Net_1260\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and \motor_l_quaddec:bQuadDec:quad_A_filt\ and \motor_l_quaddec:bQuadDec:quad_B_filt\ and \motor_l_quaddec:bQuadDec:state_0\)
	OR (not \motor_l_quaddec:bQuadDec:quad_B_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_A_filt\)
	OR (not \motor_l_quaddec:bQuadDec:quad_A_filt\ and not \motor_l_quaddec:bQuadDec:error\ and not \motor_l_quaddec:bQuadDec:state_1\ and not \motor_l_quaddec:bQuadDec:state_0\ and \motor_l_quaddec:bQuadDec:quad_B_filt\));

\motor_l_quaddec:Net_530\ <= ((not \motor_l_quaddec:Net_1264\ and \motor_l_quaddec:Net_1275\ and \motor_l_quaddec:Net_1251\));

\motor_l_quaddec:Net_611\ <= ((not \motor_l_quaddec:Net_1251\ and not \motor_l_quaddec:Net_1264\ and \motor_l_quaddec:Net_1275\));

\motor_r_quaddec:Cnt16:CounterUDB:reload\ <= (\motor_r_quaddec:Cnt16:CounterUDB:overflow\
	OR \motor_r_quaddec:Cnt16:CounterUDB:status_1\
	OR \motor_r_quaddec:Net_1260\);

\motor_r_quaddec:Cnt16:CounterUDB:status_0\ <= ((not \motor_r_quaddec:Cnt16:CounterUDB:prevCompare\ and \motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\));

\motor_r_quaddec:Cnt16:CounterUDB:status_2\ <= ((not \motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\ and \motor_r_quaddec:Cnt16:CounterUDB:overflow\));

\motor_r_quaddec:Cnt16:CounterUDB:status_3\ <= ((not \motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\ and \motor_r_quaddec:Cnt16:CounterUDB:status_1\));

\motor_r_quaddec:Cnt16:CounterUDB:count_enable\ <= ((not \motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\ and \motor_r_quaddec:Cnt16:CounterUDB:control_7\ and \motor_r_quaddec:Net_1203\));

\motor_r_quaddec:Cnt16:CounterUDB:reload_tc\ <= (\motor_r_quaddec:Cnt16:CounterUDB:status_1\
	OR \motor_r_quaddec:Cnt16:CounterUDB:overflow\);

\motor_r_quaddec:bQuadDec:quad_A_filt\\D\ <= ((\motor_r_quaddec:bQuadDec:quad_A_delayed_0\ and \motor_r_quaddec:bQuadDec:quad_A_delayed_1\ and \motor_r_quaddec:bQuadDec:quad_A_delayed_2\)
	OR (\motor_r_quaddec:bQuadDec:quad_A_delayed_2\ and \motor_r_quaddec:bQuadDec:quad_A_filt\)
	OR (\motor_r_quaddec:bQuadDec:quad_A_delayed_1\ and \motor_r_quaddec:bQuadDec:quad_A_filt\)
	OR (\motor_r_quaddec:bQuadDec:quad_A_delayed_0\ and \motor_r_quaddec:bQuadDec:quad_A_filt\));

\motor_r_quaddec:bQuadDec:quad_B_filt\\D\ <= ((\motor_r_quaddec:bQuadDec:quad_B_delayed_0\ and \motor_r_quaddec:bQuadDec:quad_B_delayed_1\ and \motor_r_quaddec:bQuadDec:quad_B_delayed_2\)
	OR (\motor_r_quaddec:bQuadDec:quad_B_delayed_2\ and \motor_r_quaddec:bQuadDec:quad_B_filt\)
	OR (\motor_r_quaddec:bQuadDec:quad_B_delayed_1\ and \motor_r_quaddec:bQuadDec:quad_B_filt\)
	OR (\motor_r_quaddec:bQuadDec:quad_B_delayed_0\ and \motor_r_quaddec:bQuadDec:quad_B_filt\));

\motor_r_quaddec:bQuadDec:state_3\\D\ <= ((not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:quad_B_filt\));

\motor_r_quaddec:bQuadDec:state_2\\D\ <= ((\motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (\motor_r_quaddec:Net_1260\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (\motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (\motor_r_quaddec:Net_1260\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (\motor_r_quaddec:Net_1260\ and \motor_r_quaddec:bQuadDec:error\));

\motor_r_quaddec:bQuadDec:state_1\\D\ <= ((not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_A_filt\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:error\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:state_1\));

\motor_r_quaddec:bQuadDec:state_0\\D\ <= ((not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_B_filt\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:error\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_0\));

\motor_r_quaddec:Net_1251\\D\ <= ((not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:Net_1251\ and \motor_r_quaddec:bQuadDec:error\)
	OR (not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_B_filt\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:Net_1251\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:Net_1251\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:Net_1251\ and \motor_r_quaddec:bQuadDec:quad_B_filt\)
	OR (not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:Net_1251\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:Net_1251\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:Net_1251\ and \motor_r_quaddec:bQuadDec:quad_B_filt\));

\motor_r_quaddec:Net_1203\\D\ <= ((not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:Net_1203\ and \motor_r_quaddec:bQuadDec:error\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_1\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:Net_1260\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and \motor_r_quaddec:bQuadDec:quad_A_filt\ and \motor_r_quaddec:bQuadDec:quad_B_filt\ and \motor_r_quaddec:bQuadDec:state_0\)
	OR (not \motor_r_quaddec:bQuadDec:quad_B_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_A_filt\)
	OR (not \motor_r_quaddec:bQuadDec:quad_A_filt\ and not \motor_r_quaddec:bQuadDec:error\ and not \motor_r_quaddec:bQuadDec:state_1\ and not \motor_r_quaddec:bQuadDec:state_0\ and \motor_r_quaddec:bQuadDec:quad_B_filt\));

\motor_r_quaddec:Net_530\ <= ((not \motor_r_quaddec:Net_1264\ and \motor_r_quaddec:Net_1275\ and \motor_r_quaddec:Net_1251\));

\motor_r_quaddec:Net_611\ <= ((not \motor_r_quaddec:Net_1251\ and not \motor_r_quaddec:Net_1264\ and \motor_r_quaddec:Net_1275\));

Net_544 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_3060D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_545 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_545 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_545)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_545 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_545 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_545 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_545 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_545 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_545));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\color_sensor_pwm:PWMUDB:runmode_enable\\D\ <= ((not \color_sensor_pwm:PWMUDB:runmode_enable\ and not \color_sensor_pwm:PWMUDB:trig_disable\ and \color_sensor_pwm:PWMUDB:control_7\)
	OR (not \color_sensor_pwm:PWMUDB:tc_i\ and \color_sensor_pwm:PWMUDB:control_7\ and \color_sensor_pwm:PWMUDB:runmode_enable\));

\color_sensor_pwm:PWMUDB:trig_disable\\D\ <= ((\color_sensor_pwm:PWMUDB:control_7\ and \color_sensor_pwm:PWMUDB:runmode_enable\ and \color_sensor_pwm:PWMUDB:tc_i\)
	OR \color_sensor_pwm:PWMUDB:trig_disable\);

\color_sensor_pwm:PWMUDB:sc_kill_tmp\\D\ <= (not \color_sensor_pwm:PWMUDB:tc_i\);

\color_sensor_pwm:PWMUDB:dith_count_1\\D\ <= ((not \color_sensor_pwm:PWMUDB:dith_count_1\ and \color_sensor_pwm:PWMUDB:tc_i\ and \color_sensor_pwm:PWMUDB:dith_count_0\)
	OR (not \color_sensor_pwm:PWMUDB:dith_count_0\ and \color_sensor_pwm:PWMUDB:dith_count_1\)
	OR (not \color_sensor_pwm:PWMUDB:tc_i\ and \color_sensor_pwm:PWMUDB:dith_count_1\));

\color_sensor_pwm:PWMUDB:dith_count_0\\D\ <= ((not \color_sensor_pwm:PWMUDB:dith_count_0\ and \color_sensor_pwm:PWMUDB:tc_i\)
	OR (not \color_sensor_pwm:PWMUDB:tc_i\ and \color_sensor_pwm:PWMUDB:dith_count_0\));

\color_sensor_pwm:PWMUDB:cmp1_status\ <= ((not \color_sensor_pwm:PWMUDB:prevCompare1\ and \color_sensor_pwm:PWMUDB:cmp1_less\));

\color_sensor_pwm:PWMUDB:status_2\ <= ((\color_sensor_pwm:PWMUDB:runmode_enable\ and \color_sensor_pwm:PWMUDB:tc_i\));

\color_sensor_pwm:PWMUDB:pwm_i\ <= ((\color_sensor_pwm:PWMUDB:runmode_enable\ and \color_sensor_pwm:PWMUDB:cmp1_less\));

\color_sensor_counter:CounterUDB:hwCapture\ <= ((not \color_sensor_counter:CounterUDB:prevCapture\ and Net_35));

\color_sensor_counter:CounterUDB:reload\ <= ((not \color_sensor_counter:CounterUDB:prevCapture\ and Net_35)
	OR \color_sensor_counter:CounterUDB:per_equal\
	OR Net_311);

\color_sensor_counter:CounterUDB:disable_run_i\\D\ <= ((not Net_311 and not \color_sensor_counter:CounterUDB:overflow_reg_i\ and \color_sensor_counter:CounterUDB:per_equal\)
	OR (not Net_311 and \color_sensor_counter:CounterUDB:disable_run_i\));

\color_sensor_counter:CounterUDB:status_0\ <= ((not \color_sensor_counter:CounterUDB:prevCompare\ and \color_sensor_counter:CounterUDB:cmp_out_i\));

\color_sensor_counter:CounterUDB:overflow_status\ <= ((not \color_sensor_counter:CounterUDB:overflow_reg_i\ and \color_sensor_counter:CounterUDB:per_equal\));

\color_sensor_counter:CounterUDB:count_enable\ <= ((not \color_sensor_counter:CounterUDB:disable_run_i\ and not \color_sensor_counter:CounterUDB:count_stored_i\ and \color_sensor_counter:CounterUDB:control_7\ and Net_39));

\us_b_timer:TimerUDB:capt_fifo_load\ <= ((not Net_1940 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\));

\us_b_timer:TimerUDB:status_tc\ <= ((\us_b_timer:TimerUDB:run_mode\ and \us_b_timer:TimerUDB:per_zero\));

\us_b_timer:TimerUDB:hwEnable\ <= ((Net_1940 and \us_b_timer:TimerUDB:control_7\));

\us_b_timer:TimerUDB:int_capt_count_1\\D\ <= ((not Net_1940 and not Net_1275 and not MODIN6_1 and not MODIN7_0 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN6_0)
	OR (not Net_1940 and not Net_1275 and not MODIN6_1 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN6_0 and MODIN7_1)
	OR (not Net_1275 and not MODIN6_0 and MODIN6_1 and MODIN7_0)
	OR (not Net_1275 and not MODIN6_0 and not MODIN7_1 and MODIN6_1)
	OR (not \us_b_timer:TimerUDB:timer_enable\ and not Net_1275 and MODIN6_1)
	OR (not \us_b_timer:TimerUDB:capture_last\ and not Net_1275 and MODIN6_1)
	OR (not Net_1275 and Net_1940 and MODIN6_1));

\us_b_timer:TimerUDB:int_capt_count_0\\D\ <= ((not Net_1940 and not Net_1275 and not MODIN6_0 and not MODIN7_1 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN6_1)
	OR (not Net_1940 and not Net_1275 and not MODIN6_1 and not MODIN6_0 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN7_1)
	OR (not Net_1940 and not Net_1275 and not MODIN6_0 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN7_0)
	OR (not \us_b_timer:TimerUDB:timer_enable\ and not Net_1275 and MODIN6_0)
	OR (not \us_b_timer:TimerUDB:capture_last\ and not Net_1275 and MODIN6_0)
	OR (not Net_1275 and Net_1940 and MODIN6_0));

\us_b_timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_1940 and not Net_1275 and not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\)
	OR (not Net_1940 and not Net_1275 and not MODIN6_0 and not MODIN7_0 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN6_1 and MODIN7_1)
	OR (not Net_1940 and not Net_1275 and not MODIN6_1 and not MODIN7_1 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN6_0 and MODIN7_0)
	OR (not Net_1940 and not Net_1275 and \us_b_timer:TimerUDB:capture_last\ and \us_b_timer:TimerUDB:timer_enable\ and MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

\us_b_timer:TimerUDB:runmode_enable\\D\ <= ((not \us_b_timer:TimerUDB:per_zero\ and not Net_1275 and not \us_b_timer:TimerUDB:trig_disable\ and Net_1940 and \us_b_timer:TimerUDB:control_7\)
	OR (not \us_b_timer:TimerUDB:run_mode\ and not Net_1275 and not \us_b_timer:TimerUDB:trig_disable\ and Net_1940 and \us_b_timer:TimerUDB:control_7\)
	OR (not \us_b_timer:TimerUDB:timer_enable\ and not Net_1275 and not \us_b_timer:TimerUDB:trig_disable\ and Net_1940 and \us_b_timer:TimerUDB:control_7\));

\us_b_timer:TimerUDB:trig_disable\\D\ <= ((not Net_1275 and \us_b_timer:TimerUDB:timer_enable\ and \us_b_timer:TimerUDB:run_mode\ and \us_b_timer:TimerUDB:per_zero\)
	OR (not Net_1275 and \us_b_timer:TimerUDB:trig_disable\));

\us_f_timer:TimerUDB:capt_fifo_load\ <= ((not Net_1457 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\));

\us_f_timer:TimerUDB:status_tc\ <= ((\us_f_timer:TimerUDB:run_mode\ and \us_f_timer:TimerUDB:per_zero\));

\us_f_timer:TimerUDB:hwEnable\ <= ((Net_1457 and \us_f_timer:TimerUDB:control_7\));

\us_f_timer:TimerUDB:int_capt_count_1\\D\ <= ((not Net_1275 and not Net_1457 and not MODIN9_1 and not MODIN10_0 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN9_0)
	OR (not Net_1275 and not Net_1457 and not MODIN9_1 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN9_0 and MODIN10_1)
	OR (not Net_1275 and not MODIN9_0 and MODIN9_1 and MODIN10_0)
	OR (not Net_1275 and not MODIN9_0 and not MODIN10_1 and MODIN9_1)
	OR (not Net_1275 and not \us_f_timer:TimerUDB:timer_enable\ and MODIN9_1)
	OR (not Net_1275 and not \us_f_timer:TimerUDB:capture_last\ and MODIN9_1)
	OR (not Net_1275 and Net_1457 and MODIN9_1));

\us_f_timer:TimerUDB:int_capt_count_0\\D\ <= ((not Net_1275 and not Net_1457 and not MODIN9_0 and not MODIN10_1 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN9_1)
	OR (not Net_1275 and not Net_1457 and not MODIN9_1 and not MODIN9_0 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN10_1)
	OR (not Net_1275 and not Net_1457 and not MODIN9_0 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN10_0)
	OR (not Net_1275 and not \us_f_timer:TimerUDB:timer_enable\ and MODIN9_0)
	OR (not Net_1275 and not \us_f_timer:TimerUDB:capture_last\ and MODIN9_0)
	OR (not Net_1275 and Net_1457 and MODIN9_0));

\us_f_timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_1275 and not Net_1457 and not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\)
	OR (not Net_1275 and not Net_1457 and not MODIN9_0 and not MODIN10_0 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN9_1 and MODIN10_1)
	OR (not Net_1275 and not Net_1457 and not MODIN9_1 and not MODIN10_1 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN9_0 and MODIN10_0)
	OR (not Net_1275 and not Net_1457 and \us_f_timer:TimerUDB:capture_last\ and \us_f_timer:TimerUDB:timer_enable\ and MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

\us_f_timer:TimerUDB:runmode_enable\\D\ <= ((not Net_1275 and not \us_f_timer:TimerUDB:per_zero\ and not \us_f_timer:TimerUDB:trig_disable\ and Net_1457 and \us_f_timer:TimerUDB:control_7\)
	OR (not Net_1275 and not \us_f_timer:TimerUDB:run_mode\ and not \us_f_timer:TimerUDB:trig_disable\ and Net_1457 and \us_f_timer:TimerUDB:control_7\)
	OR (not Net_1275 and not \us_f_timer:TimerUDB:timer_enable\ and not \us_f_timer:TimerUDB:trig_disable\ and Net_1457 and \us_f_timer:TimerUDB:control_7\));

\us_f_timer:TimerUDB:trig_disable\\D\ <= ((not Net_1275 and \us_f_timer:TimerUDB:timer_enable\ and \us_f_timer:TimerUDB:run_mode\ and \us_f_timer:TimerUDB:per_zero\)
	OR (not Net_1275 and \us_f_timer:TimerUDB:trig_disable\));

\us_r_timer:TimerUDB:capt_fifo_load\ <= ((not Net_1650 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\));

\us_r_timer:TimerUDB:status_tc\ <= ((\us_r_timer:TimerUDB:run_mode\ and \us_r_timer:TimerUDB:per_zero\));

\us_r_timer:TimerUDB:hwEnable\ <= ((Net_1650 and \us_r_timer:TimerUDB:control_7\));

\us_r_timer:TimerUDB:int_capt_count_1\\D\ <= ((not Net_1275 and not Net_1650 and not MODIN12_1 and not MODIN13_0 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN12_0)
	OR (not Net_1275 and not Net_1650 and not MODIN12_1 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN12_0 and MODIN13_1)
	OR (not Net_1275 and not MODIN12_0 and MODIN12_1 and MODIN13_0)
	OR (not Net_1275 and not MODIN12_0 and not MODIN13_1 and MODIN12_1)
	OR (not Net_1275 and not \us_r_timer:TimerUDB:timer_enable\ and MODIN12_1)
	OR (not Net_1275 and not \us_r_timer:TimerUDB:capture_last\ and MODIN12_1)
	OR (not Net_1275 and Net_1650 and MODIN12_1));

\us_r_timer:TimerUDB:int_capt_count_0\\D\ <= ((not Net_1275 and not Net_1650 and not MODIN12_0 and not MODIN13_1 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN12_1)
	OR (not Net_1275 and not Net_1650 and not MODIN12_1 and not MODIN12_0 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN13_1)
	OR (not Net_1275 and not Net_1650 and not MODIN12_0 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN13_0)
	OR (not Net_1275 and not \us_r_timer:TimerUDB:timer_enable\ and MODIN12_0)
	OR (not Net_1275 and not \us_r_timer:TimerUDB:capture_last\ and MODIN12_0)
	OR (not Net_1275 and Net_1650 and MODIN12_0));

\us_r_timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_1275 and not Net_1650 and not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\)
	OR (not Net_1275 and not Net_1650 and not MODIN12_0 and not MODIN13_0 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN12_1 and MODIN13_1)
	OR (not Net_1275 and not Net_1650 and not MODIN12_1 and not MODIN13_1 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN12_0 and MODIN13_0)
	OR (not Net_1275 and not Net_1650 and \us_r_timer:TimerUDB:capture_last\ and \us_r_timer:TimerUDB:timer_enable\ and MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

\us_r_timer:TimerUDB:runmode_enable\\D\ <= ((not Net_1275 and not \us_r_timer:TimerUDB:per_zero\ and not \us_r_timer:TimerUDB:trig_disable\ and Net_1650 and \us_r_timer:TimerUDB:control_7\)
	OR (not Net_1275 and not \us_r_timer:TimerUDB:run_mode\ and not \us_r_timer:TimerUDB:trig_disable\ and Net_1650 and \us_r_timer:TimerUDB:control_7\)
	OR (not Net_1275 and not \us_r_timer:TimerUDB:timer_enable\ and not \us_r_timer:TimerUDB:trig_disable\ and Net_1650 and \us_r_timer:TimerUDB:control_7\));

\us_r_timer:TimerUDB:trig_disable\\D\ <= ((not Net_1275 and \us_r_timer:TimerUDB:timer_enable\ and \us_r_timer:TimerUDB:run_mode\ and \us_r_timer:TimerUDB:per_zero\)
	OR (not Net_1275 and \us_r_timer:TimerUDB:trig_disable\));

\us_l_timer:TimerUDB:capt_fifo_load\ <= ((not Net_659 and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\));

\us_l_timer:TimerUDB:status_tc\ <= ((\us_l_timer:TimerUDB:run_mode\ and \us_l_timer:TimerUDB:per_zero\));

\us_l_timer:TimerUDB:hwEnable\ <= ((Net_659 and \us_l_timer:TimerUDB:control_7\));

\us_l_timer:TimerUDB:int_capt_count_1\\D\ <= ((not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:control_0\ and not \us_l_timer:TimerUDB:int_capt_count_1\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:int_capt_count_1\ and \us_l_timer:TimerUDB:control_1\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:control_0\ and \us_l_timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:control_1\ and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1275 and Net_659 and \us_l_timer:TimerUDB:int_capt_count_1\));

\us_l_timer:TimerUDB:int_capt_count_0\\D\ <= ((not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:int_capt_count_1\ and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:control_1\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\)
	OR (not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:control_1\ and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:control_0\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1275 and Net_659 and \us_l_timer:TimerUDB:int_capt_count_0\));

\us_l_timer:TimerUDB:capt_int_temp\\D\ <= ((not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:control_1\ and not \us_l_timer:TimerUDB:control_0\ and not \us_l_timer:TimerUDB:int_capt_count_1\ and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\)
	OR (not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:control_0\ and not \us_l_timer:TimerUDB:int_capt_count_0\ and \us_l_timer:TimerUDB:control_1\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_1\)
	OR (not Net_1275 and not Net_659 and not \us_l_timer:TimerUDB:control_1\ and not \us_l_timer:TimerUDB:int_capt_count_1\ and \us_l_timer:TimerUDB:control_0\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_0\)
	OR (not Net_1275 and not Net_659 and \us_l_timer:TimerUDB:control_1\ and \us_l_timer:TimerUDB:control_0\ and \us_l_timer:TimerUDB:capture_last\ and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:int_capt_count_1\ and \us_l_timer:TimerUDB:int_capt_count_0\));

\us_l_timer:TimerUDB:runmode_enable\\D\ <= ((not Net_1275 and not \us_l_timer:TimerUDB:per_zero\ and not \us_l_timer:TimerUDB:trig_disable\ and Net_659 and \us_l_timer:TimerUDB:control_7\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:run_mode\ and not \us_l_timer:TimerUDB:trig_disable\ and Net_659 and \us_l_timer:TimerUDB:control_7\)
	OR (not Net_1275 and not \us_l_timer:TimerUDB:timer_enable\ and not \us_l_timer:TimerUDB:trig_disable\ and Net_659 and \us_l_timer:TimerUDB:control_7\));

\us_l_timer:TimerUDB:trig_disable\\D\ <= ((not Net_1275 and \us_l_timer:TimerUDB:timer_enable\ and \us_l_timer:TimerUDB:run_mode\ and \us_l_timer:TimerUDB:per_zero\)
	OR (not Net_1275 and \us_l_timer:TimerUDB:trig_disable\));

Net_6464D <= ((not \ir_l_debouncer:DEBOUNCER[0]:d_sync_1\ and Net_6483));

Net_6472D <= ((not \ir_r_debouncer:DEBOUNCER[0]:d_sync_1\ and Net_6510));

Net_6478D <= ((not \ir_side_debouncer:DEBOUNCER[0]:d_sync_1\ and Net_6521));

\motor_l_pwm:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_302,
		kill=>zero,
		enable=>tmpOE__motor_l_en_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\motor_l_pwm:Net_63\,
		compare=>Net_2949,
		interrupt=>\motor_l_pwm:Net_54\);
\motor_r_pwm:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_302,
		kill=>zero,
		enable=>tmpOE__motor_l_en_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\motor_r_pwm:Net_63\,
		compare=>Net_2948,
		interrupt=>\motor_r_pwm:Net_54\);
motor_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"302c9eb5-5eb5-494e-82f9-b45e0132924e",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_302,
		dig_domain_out=>open);
motor_l_en:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>Net_2949,
		fb=>(tmpFB_0__motor_l_en_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_l_en_net_0),
		siovref=>(tmpSIOVREF__motor_l_en_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_l_en_net_0);
motor_r_en:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"89ce0435-faeb-4930-84e3-906995031d71",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>Net_2948,
		fb=>(tmpFB_0__motor_r_en_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_r_en_net_0),
		siovref=>(tmpSIOVREF__motor_r_en_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_r_en_net_0);
motor_l_in1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ef2e0e5-1261-4953-8405-6928e03f286c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__motor_l_in1_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_l_in1_net_0),
		siovref=>(tmpSIOVREF__motor_l_in1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_l_in1_net_0);
motor_l_in2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44b70976-4ffa-4fde-a186-072b5ffc9beb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__motor_l_in2_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_l_in2_net_0),
		siovref=>(tmpSIOVREF__motor_l_in2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_l_in2_net_0);
motor_r_in1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"20d7d154-2d4f-4484-9a51-74eacfdfda3b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__motor_r_in1_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_r_in1_net_0),
		siovref=>(tmpSIOVREF__motor_r_in1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_r_in1_net_0);
motor_r_in2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ed61270-8082-463b-a810-c9328e7a45c0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__motor_r_in2_net_0),
		analog=>(open),
		io=>(tmpIO_0__motor_r_in2_net_0),
		siovref=>(tmpSIOVREF__motor_r_in2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_r_in2_net_0);
\motor_l_quaddec:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2947);
\motor_l_quaddec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_302,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_302,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\motor_l_quaddec:Cnt16:CounterUDB:Clk_Ctl_i\);
\motor_l_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motor_l_quaddec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\motor_l_quaddec:Cnt16:CounterUDB:control_7\, \motor_l_quaddec:Cnt16:CounterUDB:control_6\, \motor_l_quaddec:Cnt16:CounterUDB:control_5\, \motor_l_quaddec:Cnt16:CounterUDB:control_4\,
			\motor_l_quaddec:Cnt16:CounterUDB:control_3\, \motor_l_quaddec:Cnt16:CounterUDB:control_2\, \motor_l_quaddec:Cnt16:CounterUDB:control_1\, \motor_l_quaddec:Cnt16:CounterUDB:control_0\));
\motor_l_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\motor_l_quaddec:Net_1260\,
		clock=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\motor_l_quaddec:Cnt16:CounterUDB:status_6\, \motor_l_quaddec:Cnt16:CounterUDB:status_5\, zero, \motor_l_quaddec:Cnt16:CounterUDB:status_3\,
			\motor_l_quaddec:Cnt16:CounterUDB:status_2\, \motor_l_quaddec:Cnt16:CounterUDB:status_1\, \motor_l_quaddec:Cnt16:CounterUDB:status_0\),
		interrupt=>\motor_l_quaddec:Cnt16:Net_43\);
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor_l_quaddec:Net_1251\, \motor_l_quaddec:Cnt16:CounterUDB:count_enable\, \motor_l_quaddec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor_l_quaddec:Cnt16:CounterUDB:nc16\,
		cl0=>\motor_l_quaddec:Cnt16:CounterUDB:nc17\,
		z0=>\motor_l_quaddec:Cnt16:CounterUDB:nc1\,
		ff0=>\motor_l_quaddec:Cnt16:CounterUDB:nc10\,
		ce1=>\motor_l_quaddec:Cnt16:CounterUDB:nc2\,
		cl1=>\motor_l_quaddec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\motor_l_quaddec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\motor_l_quaddec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor_l_quaddec:Net_1251\, \motor_l_quaddec:Cnt16:CounterUDB:count_enable\, \motor_l_quaddec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor_l_quaddec:Cnt16:CounterUDB:per_equal\,
		cl0=>\motor_l_quaddec:Cnt16:CounterUDB:nc43\,
		z0=>\motor_l_quaddec:Cnt16:CounterUDB:status_1\,
		ff0=>\motor_l_quaddec:Cnt16:CounterUDB:overflow\,
		ce1=>\motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\motor_l_quaddec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\motor_l_quaddec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\motor_l_quaddec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\motor_l_quaddec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_l_quaddec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_302,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\motor_l_quaddec:bQuadDec:sync_clock\);
\motor_l_quaddec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_271,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_A_delayed_0\);
\motor_l_quaddec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:quad_A_delayed_0\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_A_delayed_1\);
\motor_l_quaddec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:quad_A_delayed_1\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_A_delayed_2\);
\motor_l_quaddec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_270,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_B_delayed_0\);
\motor_l_quaddec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:quad_B_delayed_0\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_B_delayed_1\);
\motor_l_quaddec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:quad_B_delayed_1\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_B_delayed_2\);
\motor_l_quaddec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\motor_l_quaddec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \motor_l_quaddec:bQuadDec:error\,
			\motor_l_quaddec:Net_1260\, \motor_l_quaddec:Net_611\, \motor_l_quaddec:Net_530\),
		interrupt=>Net_2947);
motor_l_phaseA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_271,
		analog=>(open),
		io=>(tmpIO_0__motor_l_phaseA_net_0),
		siovref=>(tmpSIOVREF__motor_l_phaseA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_l_phaseA_net_0);
motor_l_phaseB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15272328-8b58-4615-957b-b7300f3e2be2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_270,
		analog=>(open),
		io=>(tmpIO_0__motor_l_phaseB_net_0),
		siovref=>(tmpSIOVREF__motor_l_phaseB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_l_phaseB_net_0);
motor_r_phaseA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"91c9bcb8-b7cd-461b-8f4a-7f6e98eb6d90",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_288,
		analog=>(open),
		io=>(tmpIO_0__motor_r_phaseA_net_0),
		siovref=>(tmpSIOVREF__motor_r_phaseA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_r_phaseA_net_0);
\motor_r_quaddec:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2945);
\motor_r_quaddec:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_302,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_302,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\motor_r_quaddec:Cnt16:CounterUDB:Clk_Ctl_i\);
\motor_r_quaddec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\motor_r_quaddec:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\motor_r_quaddec:Cnt16:CounterUDB:control_7\, \motor_r_quaddec:Cnt16:CounterUDB:control_6\, \motor_r_quaddec:Cnt16:CounterUDB:control_5\, \motor_r_quaddec:Cnt16:CounterUDB:control_4\,
			\motor_r_quaddec:Cnt16:CounterUDB:control_3\, \motor_r_quaddec:Cnt16:CounterUDB:control_2\, \motor_r_quaddec:Cnt16:CounterUDB:control_1\, \motor_r_quaddec:Cnt16:CounterUDB:control_0\));
\motor_r_quaddec:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\motor_r_quaddec:Net_1260\,
		clock=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\motor_r_quaddec:Cnt16:CounterUDB:status_6\, \motor_r_quaddec:Cnt16:CounterUDB:status_5\, zero, \motor_r_quaddec:Cnt16:CounterUDB:status_3\,
			\motor_r_quaddec:Cnt16:CounterUDB:status_2\, \motor_r_quaddec:Cnt16:CounterUDB:status_1\, \motor_r_quaddec:Cnt16:CounterUDB:status_0\),
		interrupt=>\motor_r_quaddec:Cnt16:Net_43\);
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor_r_quaddec:Net_1251\, \motor_r_quaddec:Cnt16:CounterUDB:count_enable\, \motor_r_quaddec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor_r_quaddec:Cnt16:CounterUDB:nc16\,
		cl0=>\motor_r_quaddec:Cnt16:CounterUDB:nc17\,
		z0=>\motor_r_quaddec:Cnt16:CounterUDB:nc1\,
		ff0=>\motor_r_quaddec:Cnt16:CounterUDB:nc10\,
		ce1=>\motor_r_quaddec:Cnt16:CounterUDB:nc2\,
		cl1=>\motor_r_quaddec:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\motor_r_quaddec:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\motor_r_quaddec:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\motor_r_quaddec:Net_1251\, \motor_r_quaddec:Cnt16:CounterUDB:count_enable\, \motor_r_quaddec:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\motor_r_quaddec:Cnt16:CounterUDB:per_equal\,
		cl0=>\motor_r_quaddec:Cnt16:CounterUDB:nc43\,
		z0=>\motor_r_quaddec:Cnt16:CounterUDB:status_1\,
		ff0=>\motor_r_quaddec:Cnt16:CounterUDB:overflow\,
		ce1=>\motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\motor_r_quaddec:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\motor_r_quaddec:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\motor_r_quaddec:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\motor_r_quaddec:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\motor_r_quaddec:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_302,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\motor_r_quaddec:bQuadDec:sync_clock\);
\motor_r_quaddec:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_288,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_A_delayed_0\);
\motor_r_quaddec:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:quad_A_delayed_0\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_A_delayed_1\);
\motor_r_quaddec:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:quad_A_delayed_1\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_A_delayed_2\);
\motor_r_quaddec:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_289,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_B_delayed_0\);
\motor_r_quaddec:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:quad_B_delayed_0\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_B_delayed_1\);
\motor_r_quaddec:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:quad_B_delayed_1\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_B_delayed_2\);
\motor_r_quaddec:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\motor_r_quaddec:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \motor_r_quaddec:bQuadDec:error\,
			\motor_r_quaddec:Net_1260\, \motor_r_quaddec:Net_611\, \motor_r_quaddec:Net_530\),
		interrupt=>Net_2945);
motor_r_phaseB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"38aa9e18-abff-4278-bb2a-a4b08d99609c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_289,
		analog=>(open),
		io=>(tmpIO_0__motor_r_phaseB_net_0),
		siovref=>(tmpSIOVREF__motor_r_phaseB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__motor_r_phaseB_net_0);
p_controller_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_367);
\p_controller_timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_302,
		kill=>zero,
		enable=>tmpOE__motor_l_en_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\p_controller_timer:Net_51\,
		compare=>\p_controller_timer:Net_261\,
		interrupt=>Net_367);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__motor_l_en_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_545,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>Net_544,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\color_sensor_pwm:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_188,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\);
\color_sensor_pwm:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		control=>(\color_sensor_pwm:PWMUDB:control_7\, \color_sensor_pwm:PWMUDB:control_6\, \color_sensor_pwm:PWMUDB:control_5\, \color_sensor_pwm:PWMUDB:control_4\,
			\color_sensor_pwm:PWMUDB:control_3\, \color_sensor_pwm:PWMUDB:control_2\, \color_sensor_pwm:PWMUDB:control_1\, \color_sensor_pwm:PWMUDB:control_0\));
\color_sensor_pwm:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_311,
		clock=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \color_sensor_pwm:PWMUDB:status_5\, zero, \color_sensor_pwm:PWMUDB:status_3\,
			\color_sensor_pwm:PWMUDB:status_2\, \color_sensor_pwm:PWMUDB:status_1\, \color_sensor_pwm:PWMUDB:status_0\),
		interrupt=>Net_2818);
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\color_sensor_pwm:PWMUDB:tc_i\, \color_sensor_pwm:PWMUDB:runmode_enable\, Net_311),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\color_sensor_pwm:PWMUDB:nc2\,
		cl0=>\color_sensor_pwm:PWMUDB:nc3\,
		z0=>\color_sensor_pwm:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\color_sensor_pwm:PWMUDB:nc4\,
		cl1=>\color_sensor_pwm:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\color_sensor_pwm:PWMUDB:nc6\,
		f1_blk_stat=>\color_sensor_pwm:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_eq_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_lt_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_zero_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_ff_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cap_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\color_sensor_pwm:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\color_sensor_pwm:PWMUDB:tc_i\, \color_sensor_pwm:PWMUDB:runmode_enable\, Net_311),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\color_sensor_pwm:PWMUDB:cmp1_eq\,
		cl0=>\color_sensor_pwm:PWMUDB:cmp1_less\,
		z0=>\color_sensor_pwm:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\color_sensor_pwm:PWMUDB:cmp2_eq\,
		cl1=>\color_sensor_pwm:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\color_sensor_pwm:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\color_sensor_pwm:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_eq_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_lt_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_zero_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_ff_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\color_sensor_pwm:PWMUDB:sP16:pwmdp:cap_1\, \color_sensor_pwm:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\color_sensor_pwm:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\color_sensor_pwm:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\color_sensor_counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_188,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\);
\color_sensor_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_188,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\color_sensor_counter:CounterUDB:Clk_Ctl_i\);
\color_sensor_counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\color_sensor_counter:CounterUDB:Clk_Ctl_i\,
		control=>(\color_sensor_counter:CounterUDB:control_7\, \color_sensor_counter:CounterUDB:control_6\, \color_sensor_counter:CounterUDB:control_5\, \color_sensor_counter:CounterUDB:control_4\,
			\color_sensor_counter:CounterUDB:control_3\, \color_sensor_counter:CounterUDB:control_2\, \color_sensor_counter:CounterUDB:control_1\, \color_sensor_counter:CounterUDB:control_0\));
\color_sensor_counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_311,
		clock=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\color_sensor_counter:CounterUDB:status_6\, \color_sensor_counter:CounterUDB:status_5\, \color_sensor_counter:CounterUDB:hwCapture\, zero,
			\color_sensor_counter:CounterUDB:overflow_status\, \color_sensor_counter:CounterUDB:status_1\, \color_sensor_counter:CounterUDB:status_0\),
		interrupt=>\color_sensor_counter:Net_43\);
\color_sensor_counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__motor_l_en_net_0, \color_sensor_counter:CounterUDB:count_enable\, \color_sensor_counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\color_sensor_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\color_sensor_counter:CounterUDB:nc26\,
		cl0=>\color_sensor_counter:CounterUDB:nc29\,
		z0=>\color_sensor_counter:CounterUDB:nc7\,
		ff0=>\color_sensor_counter:CounterUDB:nc15\,
		ce1=>\color_sensor_counter:CounterUDB:nc8\,
		cl1=>\color_sensor_counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\color_sensor_counter:CounterUDB:nc38\,
		f0_blk_stat=>\color_sensor_counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\color_sensor_counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\color_sensor_counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cap0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\color_sensor_counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\color_sensor_counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__motor_l_en_net_0, \color_sensor_counter:CounterUDB:count_enable\, \color_sensor_counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\color_sensor_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\color_sensor_counter:CounterUDB:nc25\,
		cl0=>\color_sensor_counter:CounterUDB:nc28\,
		z0=>\color_sensor_counter:CounterUDB:nc2\,
		ff0=>\color_sensor_counter:CounterUDB:nc14\,
		ce1=>\color_sensor_counter:CounterUDB:nc4\,
		cl1=>\color_sensor_counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\color_sensor_counter:CounterUDB:nc37\,
		f0_blk_stat=>\color_sensor_counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\color_sensor_counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\color_sensor_counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\color_sensor_counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\color_sensor_counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cap0_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cap1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\color_sensor_counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\color_sensor_counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\color_sensor_counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__motor_l_en_net_0, \color_sensor_counter:CounterUDB:count_enable\, \color_sensor_counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\color_sensor_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\color_sensor_counter:CounterUDB:nc24\,
		cl0=>\color_sensor_counter:CounterUDB:nc27\,
		z0=>\color_sensor_counter:CounterUDB:nc1\,
		ff0=>\color_sensor_counter:CounterUDB:nc13\,
		ce1=>\color_sensor_counter:CounterUDB:nc3\,
		cl1=>\color_sensor_counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\color_sensor_counter:CounterUDB:nc36\,
		f0_blk_stat=>\color_sensor_counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\color_sensor_counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\color_sensor_counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\color_sensor_counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\color_sensor_counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cap1_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cap2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\color_sensor_counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\color_sensor_counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\color_sensor_counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__motor_l_en_net_0, \color_sensor_counter:CounterUDB:count_enable\, \color_sensor_counter:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\color_sensor_counter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\color_sensor_counter:CounterUDB:per_equal\,
		cl0=>\color_sensor_counter:CounterUDB:nc45\,
		z0=>\color_sensor_counter:CounterUDB:status_1\,
		ff0=>\color_sensor_counter:CounterUDB:per_FF\,
		ce1=>\color_sensor_counter:CounterUDB:cmp_equal\,
		cl1=>\color_sensor_counter:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\color_sensor_counter:CounterUDB:status_6\,
		f0_blk_stat=>\color_sensor_counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\color_sensor_counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\color_sensor_counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\color_sensor_counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\color_sensor_counter:CounterUDB:sC32:counterdp:cap2_1\, \color_sensor_counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\color_sensor_counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\color_sensor_creg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\color_sensor_creg:control_7\, \color_sensor_creg:control_6\, \color_sensor_creg:control_5\, \color_sensor_creg:control_4\,
			\color_sensor_creg:control_3\, \color_sensor_creg:control_2\, \color_sensor_creg:control_1\, Net_311));
color_sensor_ready_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2818);
color_sensor_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1aa5323b-b325-4e5f-99a2-c00aae19cad1",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_188,
		dig_domain_out=>open);
color_sensor_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c18e60bc-f19d-4f21-bca3-a4df88b8ce49",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_39,
		analog=>(open),
		io=>(tmpIO_0__color_sensor_out_net_0),
		siovref=>(tmpSIOVREF__color_sensor_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__color_sensor_out_net_0);
color_sensor_led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bd14d1b3-e29c-475b-876d-9fc61ebc4b5f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__color_sensor_led_net_0),
		analog=>(open),
		io=>(tmpIO_0__color_sensor_led_net_0),
		siovref=>(tmpSIOVREF__color_sensor_led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__color_sensor_led_net_0);
color_sensor_s3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84afa804-37f3-475f-a88d-b5412a32c903",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__color_sensor_s3_net_0),
		analog=>(open),
		io=>(tmpIO_0__color_sensor_s3_net_0),
		siovref=>(tmpSIOVREF__color_sensor_s3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__color_sensor_s3_net_0);
color_sensor_s2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac931421-c24d-45be-80b3-13c61010909c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__color_sensor_s2_net_0),
		analog=>(open),
		io=>(tmpIO_0__color_sensor_s2_net_0),
		siovref=>(tmpSIOVREF__color_sensor_s2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__color_sensor_s2_net_0);
color_sensor_s1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8161d85-6649-49f8-a7ac-523c4453c422",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__color_sensor_s1_net_0),
		analog=>(open),
		io=>(tmpIO_0__color_sensor_s1_net_0),
		siovref=>(tmpSIOVREF__color_sensor_s1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__color_sensor_s1_net_0);
color_sensor_s0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"493ab9e5-c43d-45f3-b779-ce13ba60151c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>(tmpFB_0__color_sensor_s0_net_0),
		analog=>(open),
		io=>(tmpIO_0__color_sensor_s0_net_0),
		siovref=>(tmpSIOVREF__color_sensor_s0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__color_sensor_s0_net_0);
us_b_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1943);
us_b_echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b077a6e-5bab-4607-a777-642e77324fc4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_1940,
		analog=>(open),
		io=>(tmpIO_0__us_b_echo_net_0),
		siovref=>(tmpSIOVREF__us_b_echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__us_b_echo_net_0);
\us_b_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\);
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_b_timer:TimerUDB:Clk_Ctl_i\);
\us_b_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\us_b_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\us_b_timer:TimerUDB:control_7\, \us_b_timer:TimerUDB:control_6\, \us_b_timer:TimerUDB:control_5\, \us_b_timer:TimerUDB:control_4\,
			\us_b_timer:TimerUDB:control_3\, \us_b_timer:TimerUDB:control_2\, MODIN7_1, MODIN7_0));
\us_b_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1275,
		clock=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \us_b_timer:TimerUDB:status_3\,
			\us_b_timer:TimerUDB:status_2\, \us_b_timer:TimerUDB:capt_int_temp\, \us_b_timer:TimerUDB:status_tc\),
		interrupt=>Net_1943);
\us_b_timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_b_timer:TimerUDB:timer_enable\, \us_b_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_b_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_b_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_b_timer:TimerUDB:nc3\,
		f0_blk_stat=>\us_b_timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\us_b_timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\us_b_timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\us_b_timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\us_b_timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\us_b_timer:TimerUDB:sT16:timerdp:cap_1\, \us_b_timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\us_b_timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\us_b_timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_b_timer:TimerUDB:timer_enable\, \us_b_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_b_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_b_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_b_timer:TimerUDB:status_3\,
		f0_blk_stat=>\us_b_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\us_b_timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\us_b_timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\us_b_timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\us_b_timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\us_b_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_b_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\us_b_timer:TimerUDB:sT16:timerdp:cap_1\, \us_b_timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\us_b_timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
us_f_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1261);
us_f_echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90ebf862-24f9-4e24-8fde-40728217fff8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_1457,
		analog=>(open),
		io=>(tmpIO_0__us_f_echo_net_0),
		siovref=>(tmpSIOVREF__us_f_echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__us_f_echo_net_0);
\us_f_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\);
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_f_timer:TimerUDB:Clk_Ctl_i\);
\us_f_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\us_f_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\us_f_timer:TimerUDB:control_7\, \us_f_timer:TimerUDB:control_6\, \us_f_timer:TimerUDB:control_5\, \us_f_timer:TimerUDB:control_4\,
			\us_f_timer:TimerUDB:control_3\, \us_f_timer:TimerUDB:control_2\, MODIN10_1, MODIN10_0));
\us_f_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1275,
		clock=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \us_f_timer:TimerUDB:status_3\,
			\us_f_timer:TimerUDB:status_2\, \us_f_timer:TimerUDB:capt_int_temp\, \us_f_timer:TimerUDB:status_tc\),
		interrupt=>Net_1261);
\us_f_timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_f_timer:TimerUDB:timer_enable\, \us_f_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_f_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_f_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_f_timer:TimerUDB:nc3\,
		f0_blk_stat=>\us_f_timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\us_f_timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\us_f_timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\us_f_timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\us_f_timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\us_f_timer:TimerUDB:sT16:timerdp:cap_1\, \us_f_timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\us_f_timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\us_f_timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_f_timer:TimerUDB:timer_enable\, \us_f_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_f_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_f_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_f_timer:TimerUDB:status_3\,
		f0_blk_stat=>\us_f_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\us_f_timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\us_f_timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\us_f_timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\us_f_timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\us_f_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_f_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\us_f_timer:TimerUDB:sT16:timerdp:cap_1\, \us_f_timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\us_f_timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\us_trigger_pwm:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2144,
		kill=>zero,
		enable=>tmpOE__motor_l_en_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\us_trigger_pwm:Net_63\,
		compare=>Net_1275,
		interrupt=>\us_trigger_pwm:Net_54\);
us_r_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_884);
us_r_echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1a50ca2-df2c-45e6-83a9-75e02ce947da",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_1650,
		analog=>(open),
		io=>(tmpIO_0__us_r_echo_net_0),
		siovref=>(tmpSIOVREF__us_r_echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__us_r_echo_net_0);
\us_r_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\);
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_r_timer:TimerUDB:Clk_Ctl_i\);
\us_r_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\us_r_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\us_r_timer:TimerUDB:control_7\, \us_r_timer:TimerUDB:control_6\, \us_r_timer:TimerUDB:control_5\, \us_r_timer:TimerUDB:control_4\,
			\us_r_timer:TimerUDB:control_3\, \us_r_timer:TimerUDB:control_2\, MODIN13_1, MODIN13_0));
\us_r_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1275,
		clock=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \us_r_timer:TimerUDB:status_3\,
			\us_r_timer:TimerUDB:status_2\, \us_r_timer:TimerUDB:capt_int_temp\, \us_r_timer:TimerUDB:status_tc\),
		interrupt=>Net_884);
\us_r_timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_r_timer:TimerUDB:timer_enable\, \us_r_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_r_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_r_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_r_timer:TimerUDB:nc3\,
		f0_blk_stat=>\us_r_timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\us_r_timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\us_r_timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\us_r_timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\us_r_timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\us_r_timer:TimerUDB:sT16:timerdp:cap_1\, \us_r_timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\us_r_timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\us_r_timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_r_timer:TimerUDB:timer_enable\, \us_r_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_r_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_r_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_r_timer:TimerUDB:status_3\,
		f0_blk_stat=>\us_r_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\us_r_timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\us_r_timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\us_r_timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\us_r_timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\us_r_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_r_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\us_r_timer:TimerUDB:sT16:timerdp:cap_1\, \us_r_timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\us_r_timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
us_l_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2674);
us_l_echo:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"979d9229-80ba-48a8-b8ed-d75feec26d2a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_659,
		analog=>(open),
		io=>(tmpIO_0__us_l_echo_net_0),
		siovref=>(tmpSIOVREF__us_l_echo_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__us_l_echo_net_0);
us_trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c592e383-bed3-477b-9833-10db27d5efbc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>Net_1275,
		fb=>(tmpFB_0__us_trigger_net_0),
		analog=>(open),
		io=>(tmpIO_0__us_trigger_net_0),
		siovref=>(tmpSIOVREF__us_trigger_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__us_trigger_net_0);
\us_l_timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\);
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2144,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\us_l_timer:TimerUDB:Clk_Ctl_i\);
\us_l_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\us_l_timer:TimerUDB:Clk_Ctl_i\,
		control=>(\us_l_timer:TimerUDB:control_7\, \us_l_timer:TimerUDB:control_6\, \us_l_timer:TimerUDB:control_5\, \us_l_timer:TimerUDB:control_4\,
			\us_l_timer:TimerUDB:control_3\, \us_l_timer:TimerUDB:control_2\, \us_l_timer:TimerUDB:control_1\, \us_l_timer:TimerUDB:control_0\));
\us_l_timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1275,
		clock=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \us_l_timer:TimerUDB:status_3\,
			\us_l_timer:TimerUDB:status_2\, \us_l_timer:TimerUDB:capt_int_temp\, \us_l_timer:TimerUDB:status_tc\),
		interrupt=>Net_2674);
\us_l_timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_l_timer:TimerUDB:timer_enable\, \us_l_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_l_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_l_timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_l_timer:TimerUDB:nc3\,
		f0_blk_stat=>\us_l_timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\us_l_timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\us_l_timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\us_l_timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\us_l_timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\us_l_timer:TimerUDB:sT16:timerdp:cap_1\, \us_l_timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\us_l_timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\us_l_timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1275, \us_l_timer:TimerUDB:timer_enable\, \us_l_timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\us_l_timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\us_l_timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\us_l_timer:TimerUDB:status_3\,
		f0_blk_stat=>\us_l_timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\us_l_timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\us_l_timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\us_l_timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\us_l_timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\us_l_timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \us_l_timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\us_l_timer:TimerUDB:sT16:timerdp:cap_1\, \us_l_timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\us_l_timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
us_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2144,
		dig_domain_out=>open);
ir_l_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c3bbdcf-6844-439d-95a8-ba331b02fa8e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_6463,
		analog=>(open),
		io=>(tmpIO_0__ir_l_out_net_0),
		siovref=>(tmpSIOVREF__ir_l_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ir_l_out_net_0);
ir_l_posedge_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6464);
\ir_l_debouncer:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6531,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\ir_l_debouncer:op_clk\);
ir_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3525d646-fc9a-4dfe-b7eb-42e1c4313803",
		source_clock_id=>"",
		divisor=>0,
		period=>"12500000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6531,
		dig_domain_out=>open);
ir_r_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"28da7efd-8480-44dd-b25c-df199d7df581",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_6471,
		analog=>(open),
		io=>(tmpIO_0__ir_r_out_net_0),
		siovref=>(tmpSIOVREF__ir_r_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ir_r_out_net_0);
ir_r_posedge_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6472);
\ir_r_debouncer:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6531,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\ir_r_debouncer:op_clk\);
ir_side_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dc5dbf0-e129-42c9-8689-a386d42f4b12",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__motor_l_en_net_0),
		y=>(zero),
		fb=>Net_6477,
		analog=>(open),
		io=>(tmpIO_0__ir_side_out_net_0),
		siovref=>(tmpSIOVREF__ir_side_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__motor_l_en_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__motor_l_en_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ir_side_out_net_0);
ir_side_posedge_isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6478);
\ir_side_debouncer:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6531,
		enable=>tmpOE__motor_l_en_net_0,
		clock_out=>\ir_side_debouncer:op_clk\);
\ir_l_sreg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_6531,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_6483));
\ir_r_sreg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_6531,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_6510));
\ir_side_sreg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_6531,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_6521));
\motor_l_quaddec:Net_1251\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Net_1251\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:Net_1251\);
\motor_l_quaddec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Cnt16:CounterUDB:prevCapture\);
\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Cnt16:CounterUDB:overflow\,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Cnt16:CounterUDB:overflow_reg_i\);
\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Cnt16:CounterUDB:status_1\,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Cnt16:CounterUDB:underflow_reg_i\);
\motor_l_quaddec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Cnt16:CounterUDB:reload_tc\,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Net_1275\);
\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Cnt16:CounterUDB:prevCompare\);
\motor_l_quaddec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Net_1264\);
\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Net_1203\,
		clk=>\motor_l_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_l_quaddec:Cnt16:CounterUDB:count_stored_i\);
\motor_l_quaddec:Net_1203\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:Net_1203\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:Net_1203\);
\motor_l_quaddec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:quad_A_filt\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_A_filt\);
\motor_l_quaddec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:quad_B_filt\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:quad_B_filt\);
\motor_l_quaddec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:state_2\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:Net_1260\);
\motor_l_quaddec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:state_3\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:error\);
\motor_l_quaddec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:state_1\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:state_1\);
\motor_l_quaddec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\motor_l_quaddec:bQuadDec:state_0\\D\,
		clk=>\motor_l_quaddec:bQuadDec:sync_clock\,
		q=>\motor_l_quaddec:bQuadDec:state_0\);
\motor_r_quaddec:Net_1251\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Net_1251\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:Net_1251\);
\motor_r_quaddec:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Cnt16:CounterUDB:prevCapture\);
\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Cnt16:CounterUDB:overflow\,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Cnt16:CounterUDB:overflow_reg_i\);
\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Cnt16:CounterUDB:status_1\,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Cnt16:CounterUDB:underflow_reg_i\);
\motor_r_quaddec:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Cnt16:CounterUDB:reload_tc\,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Net_1275\);
\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Cnt16:CounterUDB:prevCompare\);
\motor_r_quaddec:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Net_1264\);
\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Net_1203\,
		clk=>\motor_r_quaddec:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\motor_r_quaddec:Cnt16:CounterUDB:count_stored_i\);
\motor_r_quaddec:Net_1203\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:Net_1203\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:Net_1203\);
\motor_r_quaddec:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:quad_A_filt\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_A_filt\);
\motor_r_quaddec:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:quad_B_filt\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:quad_B_filt\);
\motor_r_quaddec:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:state_2\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:Net_1260\);
\motor_r_quaddec:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:state_3\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:error\);
\motor_r_quaddec:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:state_1\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:state_1\);
\motor_r_quaddec:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\motor_r_quaddec:bQuadDec:state_0\\D\,
		clk=>\motor_r_quaddec:bQuadDec:sync_clock\,
		q=>\motor_r_quaddec:bQuadDec:state_0\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_3060:cy_dff
	PORT MAP(d=>Net_3060D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_3060);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\color_sensor_pwm:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__motor_l_en_net_0,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:min_kill_reg\);
\color_sensor_pwm:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:prevCapture\);
\color_sensor_pwm:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:trig_last\);
\color_sensor_pwm:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:runmode_enable\);
\color_sensor_pwm:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:trig_disable\);
\color_sensor_pwm:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:sc_kill_tmp\\D\,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:sc_kill_tmp\);
\color_sensor_pwm:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__motor_l_en_net_0,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:ltch_kill_reg\);
\color_sensor_pwm:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:dith_count_1\);
\color_sensor_pwm:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:dith_count_0\);
\color_sensor_pwm:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:cmp1_less\,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:prevCompare1\);
\color_sensor_pwm:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:status_0\);
\color_sensor_pwm:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:status_1\);
\color_sensor_pwm:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_311,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:status_5\);
\color_sensor_pwm:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:pwm_i\,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_35);
\color_sensor_pwm:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:pwm1_i_reg\);
\color_sensor_pwm:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:pwm2_i_reg\);
\color_sensor_pwm:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\color_sensor_pwm:PWMUDB:status_2\,
		clk=>\color_sensor_pwm:PWMUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_pwm:PWMUDB:tc_i_reg\);
\color_sensor_counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_35,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:prevCapture\);
\color_sensor_counter:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\color_sensor_counter:CounterUDB:disable_run_i\\D\,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:disable_run_i\);
\color_sensor_counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\color_sensor_counter:CounterUDB:per_equal\,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:overflow_reg_i\);
\color_sensor_counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:underflow_reg_i\);
\color_sensor_counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\color_sensor_counter:CounterUDB:per_equal\,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:tc_reg_i\);
\color_sensor_counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\color_sensor_counter:CounterUDB:cmp_out_i\,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:prevCompare\);
\color_sensor_counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\color_sensor_counter:CounterUDB:cmp_out_i\,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:cmp_out_reg_i\);
\color_sensor_counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_39,
		clk=>\color_sensor_counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\color_sensor_counter:CounterUDB:count_stored_i\);
\us_b_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1940,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:capture_last\);
\us_b_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:hwEnable\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:run_mode\);
\us_b_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:status_tc\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:tc_reg_i\);
\us_b_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:capt_fifo_load\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:capture_out_reg_i\);
\us_b_timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN6_1);
\us_b_timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN6_0);
\us_b_timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:capt_int_temp\\D\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:capt_int_temp\);
\us_b_timer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:runmode_enable\\D\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:timer_enable\);
\us_b_timer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\us_b_timer:TimerUDB:trig_disable\\D\,
		clk=>\us_b_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_b_timer:TimerUDB:trig_disable\);
\us_f_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1457,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:capture_last\);
\us_f_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:hwEnable\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:run_mode\);
\us_f_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:status_tc\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:tc_reg_i\);
\us_f_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:capt_fifo_load\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:capture_out_reg_i\);
\us_f_timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN9_1);
\us_f_timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN9_0);
\us_f_timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:capt_int_temp\\D\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:capt_int_temp\);
\us_f_timer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:runmode_enable\\D\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:timer_enable\);
\us_f_timer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\us_f_timer:TimerUDB:trig_disable\\D\,
		clk=>\us_f_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_f_timer:TimerUDB:trig_disable\);
\us_r_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1650,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:capture_last\);
\us_r_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:hwEnable\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:run_mode\);
\us_r_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:status_tc\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:tc_reg_i\);
\us_r_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:capt_fifo_load\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:capture_out_reg_i\);
\us_r_timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN12_1);
\us_r_timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN12_0);
\us_r_timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:capt_int_temp\\D\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:capt_int_temp\);
\us_r_timer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:runmode_enable\\D\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:timer_enable\);
\us_r_timer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\us_r_timer:TimerUDB:trig_disable\\D\,
		clk=>\us_r_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_r_timer:TimerUDB:trig_disable\);
\us_l_timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_659,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:capture_last\);
\us_l_timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:hwEnable\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:run_mode\);
\us_l_timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:status_tc\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:tc_reg_i\);
\us_l_timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:capt_fifo_load\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:capture_out_reg_i\);
\us_l_timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:int_capt_count_1\);
\us_l_timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:int_capt_count_0\);
\us_l_timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:capt_int_temp\\D\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:capt_int_temp\);
\us_l_timer:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:runmode_enable\\D\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:timer_enable\);
\us_l_timer:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\us_l_timer:TimerUDB:trig_disable\\D\,
		clk=>\us_l_timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\us_l_timer:TimerUDB:trig_disable\);
Net_6464:cy_dff
	PORT MAP(d=>Net_6464D,
		clk=>\ir_l_debouncer:op_clk\,
		q=>Net_6464);
\ir_l_debouncer:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_6463,
		clk=>\ir_l_debouncer:op_clk\,
		q=>Net_6483);
\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_6483,
		clk=>\ir_l_debouncer:op_clk\,
		q=>\ir_l_debouncer:DEBOUNCER[0]:d_sync_1\);
Net_6505:cy_dff
	PORT MAP(d=>zero,
		clk=>\ir_l_debouncer:op_clk\,
		q=>Net_6505);
Net_6538:cy_dff
	PORT MAP(d=>zero,
		clk=>\ir_l_debouncer:op_clk\,
		q=>Net_6538);
Net_6472:cy_dff
	PORT MAP(d=>Net_6472D,
		clk=>\ir_r_debouncer:op_clk\,
		q=>Net_6472);
\ir_r_debouncer:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_6471,
		clk=>\ir_r_debouncer:op_clk\,
		q=>Net_6510);
\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_6510,
		clk=>\ir_r_debouncer:op_clk\,
		q=>\ir_r_debouncer:DEBOUNCER[0]:d_sync_1\);
Net_6506:cy_dff
	PORT MAP(d=>zero,
		clk=>\ir_r_debouncer:op_clk\,
		q=>Net_6506);
Net_6539:cy_dff
	PORT MAP(d=>zero,
		clk=>\ir_r_debouncer:op_clk\,
		q=>Net_6539);
Net_6478:cy_dff
	PORT MAP(d=>Net_6478D,
		clk=>\ir_side_debouncer:op_clk\,
		q=>Net_6478);
\ir_side_debouncer:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_6477,
		clk=>\ir_side_debouncer:op_clk\,
		q=>Net_6521);
\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_6521,
		clk=>\ir_side_debouncer:op_clk\,
		q=>\ir_side_debouncer:DEBOUNCER[0]:d_sync_1\);
Net_6507:cy_dff
	PORT MAP(d=>zero,
		clk=>\ir_side_debouncer:op_clk\,
		q=>Net_6507);
Net_6540:cy_dff
	PORT MAP(d=>zero,
		clk=>\ir_side_debouncer:op_clk\,
		q=>Net_6540);

END R_T_L;
