
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.29000000000000000000;
2.29000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32  166244.4      1.36     455.0   30971.5                          
    0:00:32  166244.4      1.36     455.0   30971.5                          
    0:00:33  166289.1      1.36     455.0   30971.5                          
    0:00:33  166333.8      1.36     455.0   30971.5                          
    0:00:33  166378.5      1.36     455.0   30971.5                          
    0:00:33  166423.2      1.36     455.0   30971.5                          
    0:00:33  166460.1      1.36     455.0   30969.2                          
    0:00:33  166987.1      1.36     454.9   20922.4                          
    0:00:34  167496.2      1.36     454.9   10889.8                          
    0:00:54  162282.1      0.64     145.2     956.8                          
    0:00:55  162266.6      0.64     145.2     956.8                          
    0:00:55  162266.6      0.64     145.2     956.8                          
    0:00:55  162266.9      0.64     145.2     956.8                          
    0:00:56  162266.9      0.64     145.2     956.8                          
    0:01:07  139800.0      0.67     101.5     171.4                          
    0:01:09  139736.2      0.64      99.9     145.2                          
    0:01:12  139747.9      0.63      97.8     133.5                          
    0:01:13  139750.3      0.61      95.9     126.0                          
    0:01:13  139760.4      0.60      94.1     113.1                          
    0:01:16  139770.0      0.60      93.5      97.7                          
    0:01:17  139773.2      0.57      92.3      84.8                          
    0:01:17  139781.7      0.57      90.3      79.5                          
    0:01:18  139793.9      0.55      88.5      76.0                          
    0:01:19  139803.5      0.54      87.2      72.8                          
    0:01:19  139809.3      0.53      85.8      64.4                          
    0:01:20  139824.0      0.52      85.1      64.4                          
    0:01:20  139835.4      0.51      84.6      57.7                          
    0:01:21  139664.9      0.51      84.6      57.7                          
    0:01:21  139664.9      0.51      84.6      57.7                          
    0:01:21  139664.4      0.51      84.6      16.9                          
    0:01:22  139664.6      0.51      84.6       0.0                          
    0:01:22  139664.6      0.51      84.6       0.0                          
    0:01:22  139664.6      0.51      84.6       0.0                          
    0:01:22  139664.6      0.51      84.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22  139664.6      0.51      84.6       0.0                          
    0:01:22  139697.6      0.49      82.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:22  139715.2      0.47      81.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:23  139732.2      0.47      81.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:23  139753.5      0.46      80.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:23  139778.5      0.46      79.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23  139799.8      0.45      79.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:23  139833.0      0.45      76.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  139865.7      0.45      74.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  139896.6      0.45      72.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  139924.5      0.44      70.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:23  139950.3      0.44      68.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23  139967.1      0.44      67.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:24  139992.9      0.43      67.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140024.0      0.43      66.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140039.2      0.42      66.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140054.8      0.42      65.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140071.1      0.42      65.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140078.8      0.42      65.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140085.2      0.41      64.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24  140095.0      0.41      64.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:24  140103.8      0.41      64.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25  140126.1      0.41      62.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140142.1      0.41      61.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140167.6      0.40      61.1       0.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25  140185.7      0.40      59.8       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140195.6      0.40      59.4       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140205.4      0.40      58.7       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140228.8      0.40      58.4       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140241.0      0.40      58.2       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140250.6      0.39      57.9       0.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140259.7      0.39      57.6       0.3 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:25  140282.5      0.39      57.0       0.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140296.9      0.39      56.5       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140312.9      0.39      56.0       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140319.5      0.39      55.7       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140325.6      0.38      55.5       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140331.2      0.38      54.9       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:26  140348.0      0.38      54.1       0.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140359.4      0.37      54.0       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140379.4      0.37      53.7       0.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26  140390.0      0.37      53.4       0.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140398.5      0.36      53.3       0.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:26  140427.0      0.36      52.0       1.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140448.0      0.36      51.3       1.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140467.4      0.36      50.7       1.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140484.4      0.36      50.4       1.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140505.2      0.35      49.7       1.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27  140523.5      0.35      49.3       1.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140535.2      0.35      49.1       1.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140549.1      0.35      48.9       1.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140559.7      0.35      48.4       1.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:27  140565.0      0.34      47.9       0.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140576.7      0.34      47.5       0.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140593.5      0.34      47.0       0.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140599.1      0.34      46.9       0.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140604.9      0.34      46.7       0.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140618.2      0.34      46.3       0.7 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140626.2      0.34      46.0       0.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140647.5      0.34      44.5       0.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140663.5      0.33      43.9       0.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140681.0      0.33      43.1       0.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  140699.4      0.33      42.3       0.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140720.6      0.33      41.3       0.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28  140747.2      0.32      39.8       0.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140762.4      0.32      39.4       0.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140785.8      0.32      38.9       1.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140791.7      0.32      38.8       1.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140819.3      0.32      37.2       1.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140828.1      0.31      36.8       1.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140834.2      0.31      36.7       1.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:29  140843.5      0.31      36.6       1.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29  140858.2      0.31      36.0       1.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29  140870.1      0.30      35.5       1.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140884.8      0.30      35.2       1.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  140891.2      0.30      35.1       1.3 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:30  140895.7      0.30      34.9       1.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140901.5      0.29      34.8       1.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140908.2      0.29      34.8       1.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  140925.5      0.29      34.4       1.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140937.7      0.29      34.3       1.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  140965.9      0.28      33.4       1.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  140971.2      0.28      33.3       1.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30  140976.8      0.28      33.2       1.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  140986.4      0.28      33.1       1.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141014.8      0.28      32.4       1.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141017.8      0.28      32.4       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141026.8      0.28      32.2       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141028.9      0.28      32.2       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141028.9      0.27      32.2       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:31  141039.3      0.27      32.1       1.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141049.4      0.27      32.0       1.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141063.5      0.27      31.4       1.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141065.1      0.27      31.4       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:31  141068.3      0.27      31.3       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141075.0      0.27      31.1       1.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141101.6      0.27      30.5       2.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141107.7      0.27      30.4       2.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141117.3      0.26      30.1       2.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141122.6      0.26      30.0       2.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141130.0      0.26      30.0       2.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141131.6      0.26      30.0       2.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:32  141142.0      0.26      29.9       2.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141148.4      0.26      29.8       2.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141154.5      0.26      29.7       2.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:32  141156.1      0.26      29.3       1.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141163.5      0.26      29.2       1.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141166.7      0.26      29.2       1.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141179.0      0.25      28.9       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141188.0      0.25      28.7       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141191.2      0.25      28.6       1.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141197.6      0.25      28.5       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141206.4      0.25      27.9       1.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141214.3      0.25      27.5       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141227.1      0.25      27.0       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141234.6      0.25      26.9       1.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141244.1      0.24      26.3       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141252.4      0.24      26.2       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141260.9      0.24      25.7       1.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141261.2      0.24      25.6       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141273.9      0.24      25.1       1.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141276.1      0.24      25.1       1.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141276.9      0.23      25.0       1.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141285.9      0.23      24.7       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141297.1      0.23      24.5       1.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141301.3      0.23      24.4       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141312.8      0.22      24.2       1.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141323.4      0.22      24.0       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141331.4      0.22      23.7       1.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141340.4      0.22      23.4       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141351.9      0.21      23.1       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141361.7      0.21      22.7       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141366.0      0.21      22.5       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141373.1      0.21      22.3       1.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141383.5      0.21      22.0       1.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141390.4      0.20      21.9       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141395.0      0.20      21.8       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141400.3      0.20      21.6       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141408.0      0.20      21.4       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141414.4      0.20      21.2       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141422.6      0.20      21.0       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141425.0      0.20      21.0       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141434.9      0.20      20.7       1.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141441.2      0.19      20.4       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141447.6      0.19      20.4       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141452.1      0.19      20.1       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141460.1      0.19      19.9       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141468.4      0.19      19.6       1.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141474.8      0.19      19.4       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141481.4      0.19      19.1       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141488.9      0.18      18.9       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141494.4      0.18      18.8       1.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141501.4      0.18      18.7       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141504.0      0.18      18.6       1.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141510.7      0.18      18.4       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141516.5      0.18      18.3       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141527.4      0.18      18.0       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141532.5      0.18      18.0       1.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141536.7      0.18      17.8       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141542.9      0.18      17.7       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141548.2      0.17      17.4       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141557.7      0.17      17.3       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141562.8      0.17      17.2       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141567.6      0.17      17.1       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141574.0      0.17      17.0       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141583.0      0.17      16.8       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141589.1      0.17      16.7       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141595.5      0.17      16.5       1.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141596.6      0.17      16.4       1.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141600.8      0.17      16.3       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141606.2      0.17      16.2       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141608.0      0.16      16.1       1.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141613.3      0.16      16.0       1.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141617.6      0.16      15.9       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141620.5      0.16      15.8       1.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141623.5      0.16      15.7       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141626.4      0.16      15.7       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141629.8      0.16      15.6       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141631.4      0.16      15.5       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141634.9      0.16      15.5       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141638.9      0.16      15.4       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141645.3      0.16      15.4       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141651.6      0.16      15.4       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141654.3      0.16      15.2       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141658.8      0.16      15.2       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141662.0      0.16      15.1       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141668.9      0.16      15.0       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141676.9      0.16      15.0       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141681.2      0.16      14.8       1.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141685.4      0.16      14.6       1.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141689.7      0.15      14.6       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141694.2      0.15      14.6       1.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141695.5      0.15      14.6       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141697.4      0.15      14.5       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141701.1      0.15      14.4       1.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141707.8      0.15      14.3       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:40  141713.6      0.15      14.2       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141716.8      0.15      14.1       1.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141719.5      0.15      14.0       1.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141721.6      0.15      13.9       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141724.5      0.15      13.9       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141725.6      0.15      13.8       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141728.8      0.15      13.7       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141733.3      0.15      13.7       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141737.6      0.15      13.7       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:41  141743.7      0.15      13.5       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:41  141750.6      0.15      13.4       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141756.7      0.14      13.3       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141759.4      0.14      13.2       1.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141762.6      0.14      13.2       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141772.7      0.14      13.1       1.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141775.9      0.14      12.9       1.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141779.3      0.14      12.9       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141779.9      0.14      12.9       1.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141786.5      0.14      12.7       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141791.8      0.14      12.5       1.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141794.8      0.14      12.4       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141799.5      0.14      12.4       1.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141806.5      0.14      12.4       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141812.8      0.14      12.3       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141817.1      0.14      12.3       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141824.0      0.14      12.2       1.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141824.8      0.13      12.2       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141826.4      0.13      12.1       1.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141830.9      0.13      12.1       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141834.9      0.13      12.1       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141838.6      0.13      12.0       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141844.5      0.13      11.9       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141847.4      0.13      11.8       1.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141849.8      0.13      11.7       1.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141852.7      0.13      11.7       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141854.1      0.13      11.7       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141858.6      0.13      11.6       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141863.4      0.13      11.6       1.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141866.8      0.13      11.5       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141873.8      0.13      11.4       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141876.4      0.13      11.4       1.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141876.2      0.13      11.4       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141879.6      0.13      11.4       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:43  141883.6      0.13      11.4       1.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141885.7      0.13      11.3       1.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141888.9      0.13      11.3       1.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141892.6      0.13      11.2       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141900.1      0.13      11.2       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141900.6      0.13      11.2       1.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141907.0      0.13      11.1       1.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141912.3      0.12      10.9       1.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141914.2      0.12      10.9       1.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141917.1      0.12      10.9       1.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141919.0      0.12      10.8       1.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141921.1      0.12      10.8       1.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141922.4      0.12      10.7       1.6 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141927.0      0.12      10.7       1.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141931.2      0.12      10.7       1.6 path/path/path/genblk1.add_in_reg[38]/D
    0:01:44  141934.1      0.12      10.7       1.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141937.9      0.12      10.6       1.6 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141940.0      0.12      10.6       1.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141941.6      0.12      10.5       1.6 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141942.4      0.12      10.5       1.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141948.5      0.12      10.4       1.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141948.5      0.12      10.4       1.6                          
    0:01:46  141927.0      0.12      10.4       1.6                          
    0:01:46  141926.4      0.12      10.4       1.6                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:46  141926.4      0.12      10.4       1.6                          
    0:01:46  141887.6      0.12      10.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141891.3      0.12      10.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141895.3      0.12      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141900.9      0.12      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141906.5      0.12      10.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141913.7      0.12      10.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:47  141924.8      0.12      10.2       0.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141930.1      0.12      10.1       0.3 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141937.1      0.12      10.0       0.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141943.7      0.12       9.9       0.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141946.4      0.12       9.9       0.3 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141949.8      0.12       9.9       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141951.2      0.12       9.9       0.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141954.4      0.12       9.8       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141963.1      0.12       9.8       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141970.8      0.12       9.6       0.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141977.2      0.12       9.5       0.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141981.0      0.12       9.5       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141989.2      0.11       9.4       0.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141996.6      0.11       9.3       0.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142005.4      0.11       9.3       0.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142010.2      0.11       9.3       0.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142019.0      0.11       9.2       0.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142025.4      0.11       9.1       0.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142036.3      0.11       8.9       0.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  142039.7      0.11       8.9       0.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142045.9      0.11       8.8       0.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142039.7      0.11       8.8       0.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142043.5      0.11       8.8       0.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142052.5      0.11       8.7       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142059.2      0.11       8.6       0.3 path/path/path/genblk1.add_in_reg[38]/D
    0:01:49  142062.6      0.11       8.6       0.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142062.6      0.11       8.6       0.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142063.9      0.11       8.6       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142072.7      0.11       8.5       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142074.6      0.11       8.5       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142081.8      0.11       8.4       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142082.8      0.11       8.4       0.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142084.4      0.11       8.4       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142094.3      0.11       8.4       0.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142098.0      0.11       8.4       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142104.4      0.11       8.3       0.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142106.2      0.11       8.3       0.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142107.3      0.11       8.3       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142112.9      0.11       8.3       0.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142115.0      0.11       8.2       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142118.2      0.10       8.2       0.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142112.1      0.10       8.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142112.9      0.10       8.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142123.3      0.10       8.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142131.2      0.10       8.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142132.6      0.10       8.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142139.5      0.10       7.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142142.4      0.10       7.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142145.3      0.10       7.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142155.5      0.10       7.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142155.2      0.10       7.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142164.5      0.10       7.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142165.0      0.10       7.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142170.6      0.10       7.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142171.4      0.10       7.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142183.9      0.10       7.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142191.6      0.10       7.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142192.4      0.10       7.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  142195.9      0.10       7.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142199.3      0.10       7.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142200.7      0.10       7.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142203.6      0.10       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142207.3      0.10       7.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142213.2      0.10       7.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142217.7      0.10       7.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142224.6      0.10       7.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142235.5      0.10       7.0       0.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142237.6      0.09       6.9       0.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142242.4      0.09       6.9       0.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142234.5      0.09       6.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142241.6      0.09       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142242.4      0.09       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142242.4      0.09       6.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142249.1      0.09       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142250.9      0.09       6.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142261.9      0.09       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142266.9      0.09       6.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142273.6      0.09       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142280.2      0.09       6.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142283.7      0.09       6.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142288.5      0.09       6.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142290.3      0.09       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142293.2      0.09       6.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142297.8      0.09       6.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142300.7      0.09       6.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142307.9      0.09       6.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142311.9      0.09       6.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142318.5      0.09       6.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142322.0      0.09       6.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142327.0      0.08       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142328.4      0.08       6.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142345.6      0.08       5.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142348.0      0.08       5.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142352.3      0.08       5.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142357.1      0.08       5.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:55  142364.3      0.08       5.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142364.3      0.08       5.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142364.3      0.08       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142370.1      0.08       5.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142371.2      0.08       5.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142375.7      0.08       5.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142381.6      0.08       5.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142389.3      0.08       5.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142391.1      0.08       5.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142391.1      0.08       5.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142395.1      0.08       5.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142399.1      0.08       5.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142401.5      0.08       5.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142403.1      0.08       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142403.4      0.08       5.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142406.0      0.08       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142406.0      0.08       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142407.1      0.08       5.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142407.1      0.08       5.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142407.1      0.08       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142407.1      0.08       5.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142411.1      0.08       5.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142419.3      0.08       5.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142426.2      0.07       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142432.4      0.07       5.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142438.2      0.07       5.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142440.1      0.07       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142448.3      0.07       5.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142456.6      0.07       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57  142460.3      0.07       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57  142465.9      0.07       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142472.5      0.07       5.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142479.4      0.07       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142485.6      0.07       5.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142491.7      0.07       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142491.7      0.07       4.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142491.7      0.07       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142499.4      0.07       4.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142501.0      0.07       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142503.9      0.07       4.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142506.3      0.07       4.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142513.8      0.07       4.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142519.6      0.07       4.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142526.0      0.07       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142528.1      0.07       4.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142531.0      0.07       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142535.6      0.07       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142552.1      0.07       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142553.7      0.06       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142556.6      0.06       4.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142565.4      0.06       4.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142569.1      0.06       4.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142570.4      0.06       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142571.2      0.06       4.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142575.5      0.06       4.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142575.5      0.06       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142579.7      0.06       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142586.1      0.06       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142586.1      0.06       4.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142596.7      0.06       4.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142605.5      0.06       4.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142617.5      0.06       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142619.1      0.06       4.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142619.6      0.06       4.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142619.4      0.06       4.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142623.3      0.06       4.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142626.5      0.06       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142625.7      0.06       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142630.5      0.06       4.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142634.5      0.06       3.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142642.2      0.06       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142643.8      0.06       3.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142643.8      0.06       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142645.7      0.06       3.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01  142647.6      0.06       3.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142648.9      0.06       3.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142656.6      0.06       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142664.0      0.06       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142670.2      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02  142676.0      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142678.7      0.06       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142686.9      0.06       3.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142689.8      0.06       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142695.2      0.06       3.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142703.9      0.06       3.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142706.1      0.06       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142719.4      0.05       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142719.4      0.05       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142723.1      0.05       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142726.3      0.05       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142734.0      0.05       3.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142736.1      0.05       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142736.9      0.05       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142741.7      0.05       3.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142747.3      0.05       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142754.0      0.05       3.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:03  142759.0      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142758.7      0.05       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142765.4      0.05       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142767.5      0.05       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142775.2      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142780.8      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142782.7      0.05       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142784.3      0.05       3.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142787.7      0.05       3.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142791.5      0.05       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142795.4      0.05       3.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:04  142796.2      0.05       3.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142797.6      0.05       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142800.8      0.05       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142803.2      0.05       3.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142805.3      0.05       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142806.1      0.05       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142809.8      0.05       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142813.3      0.05       3.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142817.3      0.05       3.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05  142819.4      0.05       3.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142823.6      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142824.7      0.05       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142827.6      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142832.7      0.05       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142840.1      0.04       2.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142844.4      0.04       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142847.8      0.04       2.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142851.3      0.04       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:05  142852.4      0.04       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142854.8      0.04       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142858.0      0.04       2.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142860.6      0.04       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05  142863.5      0.04       2.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142869.4      0.04       2.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142873.4      0.04       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142874.2      0.04       2.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142876.3      0.04       2.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142882.2      0.04       2.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142884.3      0.04       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142884.8      0.04       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:06  142892.3      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142898.1      0.04       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142902.6      0.04       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142905.3      0.04       2.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142906.1      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142908.5      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142912.5      0.04       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142913.8      0.04       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142921.3      0.04       2.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  142925.8      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142931.4      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142934.8      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142936.7      0.04       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142942.0      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142946.0      0.04       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142948.1      0.04       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142952.4      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142954.5      0.03       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:07  142957.7      0.03       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142960.6      0.03       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142962.5      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142967.5      0.03       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  142973.4      0.03       1.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142979.0      0.03       1.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142984.0      0.03       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142992.0      0.03       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142993.1      0.03       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142993.9      0.03       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142997.6      0.03       1.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142998.7      0.03       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142999.5      0.03       1.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143005.3      0.03       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143006.1      0.03       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143006.4      0.03       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143010.4      0.03       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143012.8      0.03       1.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143015.2      0.03       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143016.0      0.03       1.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143017.0      0.03       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143019.2      0.03       1.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143020.0      0.03       1.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143021.5      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143023.1      0.03       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143024.7      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143027.4      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143028.2      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143030.6      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143032.2      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143034.0      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143038.0      0.03       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143041.0      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:10  143041.5      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  143041.5      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143045.2      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143051.1      0.03       1.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143057.5      0.03       1.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  143061.7      0.03       1.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:10  143061.7      0.03       1.4       0.0                          
    0:02:10  143061.7      0.03       1.4       0.0                          
    0:02:14  142778.7      0.03       1.4       0.0                          
    0:02:15  142696.0      0.03       1.4       0.0                          
    0:02:16  142656.3      0.03       1.4       0.0                          
    0:02:17  142622.8      0.03       1.4       0.0                          
    0:02:17  142594.6      0.03       1.4       0.0                          
    0:02:18  142571.2      0.03       1.4       0.0                          
    0:02:18  142549.4      0.03       1.4       0.0                          
    0:02:19  142527.6      0.03       1.4       0.0                          
    0:02:19  142516.4      0.03       1.4       0.0                          
    0:02:20  142497.8      0.03       1.4       0.0                          
    0:02:20  142487.2      0.03       1.4       0.0                          
    0:02:21  142476.5      0.03       1.4       0.0                          
    0:02:21  142465.9      0.03       1.4       0.0                          
    0:02:21  142455.2      0.03       1.4       0.0                          
    0:02:22  142444.6      0.03       1.4       0.0                          
    0:02:22  142434.0      0.03       1.4       0.0                          
    0:02:22  142434.0      0.03       1.4       0.0                          
    0:02:22  142439.0      0.03       1.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  142459.5      0.03       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:23  142468.0      0.03       1.2       0.0                          
    0:02:24  142354.7      0.06       1.5       0.0                          
    0:02:24  142344.3      0.06       1.4       0.0                          
    0:02:24  142344.3      0.06       1.4       0.0                          
    0:02:24  142344.3      0.06       1.4       0.0                          
    0:02:24  142344.3      0.06       1.4       0.0                          
    0:02:24  142344.3      0.06       1.4       0.0                          
    0:02:24  142344.3      0.06       1.4       0.0                          
    0:02:25  142352.0      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:25  142354.7      0.03       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:25  142360.5      0.03       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:25  142361.1      0.03       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  142366.1      0.02       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:25  142367.7      0.02       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:25  142370.4      0.02       1.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  142370.4      0.02       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  142372.0      0.02       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  142372.8      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:26  142375.4      0.02       1.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  142382.3      0.02       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  142390.6      0.02       1.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  142391.9      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  142396.7      0.02       1.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  142396.4      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:26  142400.4      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:26  142405.0      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:26  142408.2      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:26  142416.9      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  142417.5      0.02       0.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  142420.7      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:26  142422.0      0.02       0.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142426.8      0.02       0.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142427.6      0.02       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142431.3      0.02       0.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142433.4      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142433.4      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142437.4      0.02       0.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142436.6      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142439.5      0.02       0.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142448.6      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142451.8      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142456.3      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142457.4      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:27  142466.1      0.02       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142474.7      0.02       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  142476.8      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:28  142481.3      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:28  142486.9      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:28  142486.6      0.02       0.6       0.0                          
    0:02:28  142484.2      0.02       0.6       0.0                          
    0:02:28  142456.8      0.02       0.6       0.0                          
    0:02:28  142411.1      0.02       0.6       0.0                          
    0:02:29  142366.7      0.02       0.6       0.0                          
    0:02:29  142330.7      0.02       0.6       0.0                          
    0:02:29  142282.3      0.02       0.6       0.0                          
    0:02:29  142245.1      0.02       0.6       0.0                          
    0:02:29  142202.8      0.02       0.6       0.0                          
    0:02:29  142161.0      0.02       0.6       0.0                          
    0:02:30  142120.3      0.02       0.6       0.0                          
    0:02:30  142074.3      0.02       0.6       0.0                          
    0:02:30  142043.7      0.02       0.6       0.0                          
    0:02:32  141957.5      0.02       0.6       0.0                          
    0:02:32  141844.2      0.02       0.7       0.0                          
    0:02:33  141720.5      0.02       0.7       0.0                          
    0:02:33  141600.8      0.02       0.7       0.0                          
    0:02:33  141470.0      0.02       0.7       0.0                          
    0:02:34  141353.5      0.02       0.7       0.0                          
    0:02:35  141231.4      0.02       0.7       0.0                          
    0:02:35  141197.3      0.02       0.7       0.0                          
    0:02:35  141188.3      0.02       0.7       0.0                          
    0:02:35  141153.4      0.02       0.7       0.0                          
    0:02:36  141098.4      0.02       0.7       0.0                          
    0:02:37  141055.8      0.02       0.7       0.0                          
    0:02:37  141055.3      0.02       0.7       0.0                          
    0:02:38  141051.3      0.02       0.7       0.0                          
    0:02:38  141048.9      0.02       0.7       0.0                          
    0:02:38  141046.5      0.02       0.7       0.0                          
    0:02:38  141046.0      0.02       0.7       0.0                          
    0:02:38  141039.0      0.02       0.7       0.0                          
    0:02:40  141032.7      0.02       0.7       0.0                          
    0:02:41  140998.9      0.05       0.9       0.0                          
    0:02:41  140997.6      0.05       0.9       0.0                          
    0:02:41  140997.6      0.05       0.9       0.0                          
    0:02:41  140997.6      0.05       0.9       0.0                          
    0:02:41  140997.6      0.05       0.9       0.0                          
    0:02:41  140997.6      0.05       0.9       0.0                          
    0:02:41  140997.6      0.05       0.9       0.0                          
    0:02:41  141000.2      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141002.9      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141006.1      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:41  141007.4      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141010.1      0.02       0.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141014.3      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141014.8      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141017.0      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:42  141018.8      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141019.6      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141021.2      0.02       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:42  141021.8      0.02       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:42  141025.5      0.02       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141027.3      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141027.1      0.02       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:42  141031.6      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  141032.9      0.02       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141035.9      0.02       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:43  141035.6      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141036.1      0.02       0.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141037.5      0.01       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141041.2      0.01       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141043.3      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141044.6      0.01       0.5       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:43  141048.9      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141051.3      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:43  141050.8      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141050.8      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  141051.3      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141058.7      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  141063.5      0.01       0.4       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:44  141064.3      0.01       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:44  141067.2      0.01       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  141069.1      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141074.7      0.01       0.4       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:44  141075.0      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141079.2      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:44  141087.5      0.01       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  141089.3      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:44  141091.7      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:44  141091.7      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141094.4      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141097.6      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:45  141097.8      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141099.2      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141100.0      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141101.3      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141102.6      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141105.3      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:45  141105.3      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:46  141105.8      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141106.6      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141107.4      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141109.3      0.01       0.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141113.0      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141113.8      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:46  141115.4      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141113.8      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  141113.8      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141118.6      0.01       0.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  141119.1      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141125.5      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:46  141127.9      0.01       0.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  141129.5      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141131.4      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141135.1      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141138.3      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141142.0      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141141.2      0.01       0.2       0.0                          
    0:02:47  141140.7      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141149.2      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141150.0      0.01       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  141153.7      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141157.4      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  141158.2      0.01       0.1       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:48  141159.5      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:48  141162.7      0.01       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  141167.3      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141169.9      0.00       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141171.0      0.00       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  141173.1      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  141175.5      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141176.3      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141179.0      0.00       0.0       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:49  141181.1      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141184.3      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  141186.9      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:49  141188.3      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  141191.7      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141192.0      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141194.4      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141198.1      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141204.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:49  141205.3      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  141209.3      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141213.5      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  141214.3      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:11:00 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70248.206290
Buf/Inv area:                     3963.665995
Noncombinational area:           70966.137566
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141214.343857
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:11:07 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  33.4626 mW   (88%)
  Net Switching Power  =   4.7726 mW   (12%)
                         ---------
Total Dynamic Power    =  38.2352 mW  (100%)

Cell Leakage Power     =   2.9085 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.1032e+04          592.3770        1.1878e+06        3.2812e+04  (  79.75%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.4305e+03        4.1801e+03        1.7207e+06        8.3315e+03  (  20.25%)
--------------------------------------------------------------------------------------------------
Total          3.3463e+04 uW     4.7725e+03 uW     2.9085e+06 nW     4.1144e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 09:11:07 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[14].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri[11]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out[11] (memory_b20_SIZE16_LOGSIZE4_4)
                                                          0.00       0.21 f
  path/genblk1[14].path/Mat_a_Mem/data_out[11] (seqMemory_b20_SIZE16_4)
                                                          0.00       0.21 f
  path/genblk1[14].path/path/in0[11] (mac_b20_g1_2)       0.00       0.21 f
  path/genblk1[14].path/path/mult_21/a[11] (mac_b20_g1_2_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[14].path/path/mult_21/U1493/Z (XOR2_X1)
                                                          0.09       0.30 f
  path/genblk1[14].path/path/mult_21/U1147/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[14].path/path/mult_21/U1145/Z (CLKBUF_X3)
                                                          0.06       0.40 r
  path/genblk1[14].path/path/mult_21/U1751/ZN (OAI22_X1)
                                                          0.04       0.44 f
  path/genblk1[14].path/path/mult_21/U418/S (FA_X1)       0.12       0.57 f
  path/genblk1[14].path/path/mult_21/U416/S (FA_X1)       0.15       0.72 r
  path/genblk1[14].path/path/mult_21/U415/S (FA_X1)       0.11       0.83 f
  path/genblk1[14].path/path/mult_21/U1281/ZN (NAND2_X1)
                                                          0.04       0.87 r
  path/genblk1[14].path/path/mult_21/U1263/ZN (INV_X1)
                                                          0.03       0.89 f
  path/genblk1[14].path/path/mult_21/U1578/ZN (AOI21_X1)
                                                          0.04       0.94 r
  path/genblk1[14].path/path/mult_21/U1705/ZN (OAI21_X1)
                                                          0.04       0.97 f
  path/genblk1[14].path/path/mult_21/U1118/ZN (AOI21_X1)
                                                          0.04       1.02 r
  path/genblk1[14].path/path/mult_21/U1813/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[14].path/path/mult_21/U1233/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[14].path/path/mult_21/U1701/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[14].path/path/mult_21/U1700/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[14].path/path/mult_21/U1859/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[14].path/path/mult_21/U1212/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[14].path/path/mult_21/U1214/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[14].path/path/mult_21/U1210/ZN (AOI21_X1)
                                                          0.04       1.31 r
  path/genblk1[14].path/path/mult_21/U1755/ZN (OAI21_X1)
                                                          0.03       1.35 f
  path/genblk1[14].path/path/mult_21/U1758/ZN (AOI21_X1)
                                                          0.04       1.39 r
  path/genblk1[14].path/path/mult_21/U1762/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[14].path/path/mult_21/U1198/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[14].path/path/mult_21/U1858/ZN (OAI21_X1)
                                                          0.04       1.50 f
  path/genblk1[14].path/path/mult_21/U1134/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[14].path/path/mult_21/U1136/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[14].path/path/mult_21/U1055/ZN (NAND2_X1)
                                                          0.03       1.61 r
  path/genblk1[14].path/path/mult_21/U1015/ZN (NAND3_X1)
                                                          0.04       1.65 f
  path/genblk1[14].path/path/mult_21/U1151/ZN (NAND2_X1)
                                                          0.04       1.69 r
  path/genblk1[14].path/path/mult_21/U1075/ZN (NAND3_X1)
                                                          0.04       1.72 f
  path/genblk1[14].path/path/mult_21/U1123/ZN (NAND2_X1)
                                                          0.04       1.76 r
  path/genblk1[14].path/path/mult_21/U1074/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[14].path/path/mult_21/U1160/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[14].path/path/mult_21/U1163/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[14].path/path/mult_21/U1168/ZN (NAND2_X1)
                                                          0.03       1.90 r
  path/genblk1[14].path/path/mult_21/U1170/ZN (NAND3_X1)
                                                          0.04       1.94 f
  path/genblk1[14].path/path/mult_21/U1179/ZN (NAND2_X1)
                                                          0.04       1.98 r
  path/genblk1[14].path/path/mult_21/U1181/ZN (NAND3_X1)
                                                          0.04       2.02 f
  path/genblk1[14].path/path/mult_21/U1186/ZN (NAND2_X1)
                                                          0.04       2.06 r
  path/genblk1[14].path/path/mult_21/U1018/ZN (NAND3_X1)
                                                          0.04       2.10 f
  path/genblk1[14].path/path/mult_21/U1045/ZN (NAND2_X1)
                                                          0.04       2.13 r
  path/genblk1[14].path/path/mult_21/U1020/ZN (NAND3_X1)
                                                          0.04       2.17 f
  path/genblk1[14].path/path/mult_21/U1049/ZN (NAND2_X1)
                                                          0.03       2.20 r
  path/genblk1[14].path/path/mult_21/U1041/ZN (AND3_X1)
                                                          0.05       2.25 r
  path/genblk1[14].path/path/mult_21/product[39] (mac_b20_g1_2_DW_mult_tc_1)
                                                          0.00       2.25 r
  path/genblk1[14].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.29       2.29
  clock network delay (ideal)                             0.00       2.29
  path/genblk1[14].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.29 r
  library setup time                                     -0.03       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
