
/* Autogenrated by the excel file. Don't change manually !!!! */
#include "mtlkinc.h"
#include "rdlim.h"
#include "mhi_ieee_address.h"
#include "mhi_mib_id.h"

static const struct hw_lim_table_entry hw_lim_gpb317[] = {
 { MIB_REG_DOMAIN_FCC, 2447, 40, 120 },
 { 0,                  0,    0,  0   }
};

static const struct hw_lim_table_entry hw_lim_gpb304[] = {
 { MIB_REG_DOMAIN_FCC, 2452, 40, 120 },
 { MIB_REG_DOMAIN_GERMANY, 2412, 20, 80 },
 { MIB_REG_DOMAIN_GERMANY, 2417, 20, 80 },
 { MIB_REG_DOMAIN_GERMANY, 2422, 20, 80 },
 { MIB_REG_DOMAIN_GERMANY, 2427, 20, 80 },
 { MIB_REG_DOMAIN_GERMANY, 2432, 20, 80 },
 { MIB_REG_DOMAIN_GERMANY, 2437, 20, 80 },
 { MIB_REG_DOMAIN_GERMANY, 2442, 20, 96 },
 { MIB_REG_DOMAIN_GERMANY, 2447, 20, 96 },
 { MIB_REG_DOMAIN_GERMANY, 2452, 20, 96 },
 { MIB_REG_DOMAIN_GERMANY, 2457, 20, 96 },
 { MIB_REG_DOMAIN_GERMANY, 2462, 20, 96 },
 { MIB_REG_DOMAIN_GERMANY, 2422, 40, 88 },
 { MIB_REG_DOMAIN_GERMANY, 2427, 40, 88 },
 { MIB_REG_DOMAIN_GERMANY, 2432, 40, 88 },
 { MIB_REG_DOMAIN_GERMANY, 2437, 40, 104 },
 { MIB_REG_DOMAIN_GERMANY, 2442, 40, 104 },
 { MIB_REG_DOMAIN_GERMANY, 2447, 40, 104 },
 { MIB_REG_DOMAIN_GERMANY, 2452, 40, 104 },
 { MIB_REG_DOMAIN_ETSI, 2412, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2417, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2422, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2427, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2432, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2437, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2442, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2447, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2452, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2457, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2462, 20, 120 },
 { MIB_REG_DOMAIN_ETSI, 2422, 40, 120 },
 { MIB_REG_DOMAIN_ETSI, 2427, 40, 120 },
 { MIB_REG_DOMAIN_ETSI, 2432, 40, 120 },
 { MIB_REG_DOMAIN_ETSI, 2437, 40, 120 },
 { MIB_REG_DOMAIN_ETSI, 2442, 40, 120 },
 { MIB_REG_DOMAIN_ETSI, 2447, 40, 120 },
 { MIB_REG_DOMAIN_ETSI, 2452, 40, 120 },
 { MIB_REG_DOMAIN_FCC, 5180, 20, 104 },
 { MIB_REG_DOMAIN_FCC, 5200, 20, 104 },
 { MIB_REG_DOMAIN_FCC, 5220, 20, 104 },
 { MIB_REG_DOMAIN_FCC, 5240, 20, 104 },
 { MIB_REG_DOMAIN_FCC, 5260, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5280, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5300, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5320, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5500, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5520, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5540, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5560, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5580, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5600, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5620, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5640, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5660, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5680, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5700, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5745, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5765, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5785, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5805, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5825, 20, 144 },
 { MIB_REG_DOMAIN_FCC, 5190, 40, 104 },
 { MIB_REG_DOMAIN_FCC, 5230, 40, 104 },
 { MIB_REG_DOMAIN_FCC, 5270, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5310, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5510, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5550, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5590, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5630, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5670, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5755, 40, 144 },
 { MIB_REG_DOMAIN_FCC, 5795, 40, 144 },
 { 0,                  0,    0,  0   }
};

static const struct hw_lim_table_entry hw_lim_pace_2g[] = {
 { MIB_REG_DOMAIN_ETSI, 2412, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2417, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2422, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2427, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2432, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2437, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2442, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2447, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2452, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2457, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2462, 20, 96 },
 { MIB_REG_DOMAIN_ETSI, 2422, 40, 96 },
 { MIB_REG_DOMAIN_ETSI, 2427, 40, 96 },
 { MIB_REG_DOMAIN_ETSI, 2432, 40, 96 },
 { MIB_REG_DOMAIN_ETSI, 2437, 40, 96 },
 { MIB_REG_DOMAIN_ETSI, 2442, 40, 96 },
 { MIB_REG_DOMAIN_ETSI, 2447, 40, 96 },
 { MIB_REG_DOMAIN_ETSI, 2452, 40, 96 },
 { MIB_REG_DOMAIN_APAC, 2412, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2417, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2422, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2427, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2432, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2437, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2442, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2447, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2452, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2457, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2462, 20, 112 },
 { MIB_REG_DOMAIN_APAC, 2422, 40, 112 },
 { MIB_REG_DOMAIN_APAC, 2427, 40, 112 },
 { MIB_REG_DOMAIN_APAC, 2432, 40, 112 },
 { MIB_REG_DOMAIN_APAC, 2437, 40, 112 },
 { MIB_REG_DOMAIN_APAC, 2442, 40, 112 },
 { MIB_REG_DOMAIN_APAC, 2447, 40, 112 },
 { MIB_REG_DOMAIN_APAC, 2452, 40, 112 },
 { 0,                  0,    0,  0   }
};

static const struct hw_lim_table_entry hw_lim_pace_5g[] = {
 { MIB_REG_DOMAIN_APAC, 5180, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5200, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5220, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5240, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5260, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5280, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5300, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5320, 20, 184 },
 { MIB_REG_DOMAIN_APAC, 5500, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5520, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5540, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5560, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5580, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5600, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5620, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5640, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5660, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5680, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5700, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5745, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5765, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5785, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5805, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5825, 20, 240 },
 { MIB_REG_DOMAIN_APAC, 5190, 40, 184 },
 { MIB_REG_DOMAIN_APAC, 5230, 40, 184 },
 { MIB_REG_DOMAIN_APAC, 5270, 40, 184 },
 { MIB_REG_DOMAIN_APAC, 5310, 40, 184 },
 { MIB_REG_DOMAIN_APAC, 5510, 40, 184 },
 { MIB_REG_DOMAIN_APAC, 5550, 40, 184 },
 { MIB_REG_DOMAIN_APAC, 5590, 40, 240 },
 { MIB_REG_DOMAIN_APAC, 5630, 40, 240 },
 { MIB_REG_DOMAIN_APAC, 5670, 40, 240 },
 { MIB_REG_DOMAIN_APAC, 5755, 40, 240 },
 { MIB_REG_DOMAIN_APAC, 5795, 40, 240 },
 { 0,                  0,    0,  0   }
};

const struct hw_lim_lookup_table_entry hw_lim_lookup_table[] = {
 { 0x1a30, 0x0700, 0x30, 0x42, RDILIM_USE_3TX | RDILIM_USE_3RX, hw_lim_gpb304 },            /* GPB304_(Gen3mPCI_3x3) */
 { 0x1a30, 0x0700, 0x36, 0x43, RDILIM_USE_3TX | RDILIM_USE_3RX, hw_lim_gpb304 },            /* GPB316_VB300 */
 { 0x1a30, 0x0700, 0x37, 0x41, RDILIM_USE_2TX | RDILIM_USE_2RX, hw_lim_gpb317 },            /* GPB317_(Gen3mPCI_2G_2x2) */
 { 0x1a30, 0x0710, 0x31, 0x42, RDILIM_USE_3TX | RDILIM_USE_3RX, hw_lim_gpb304 },            /* GPB315_(Gen3mPCIe_FEM_3x3) */
 { 0x1a30, 0x0700, 0x3d, 0x41, RDILIM_USE_3TX | RDILIM_USE_3RX, hw_lim_pace_5g },            /* Zyxel_3x3_5G */
 { 0x1a30, 0x0700, 0x3d, 0x42, RDILIM_USE_3TX | RDILIM_USE_3RX, hw_lim_pace_2g },            /* Zyxel_3x3_2G */
 { 0x0000, 0x0000, 0x00, 0x00, 0x00, NULL }
};

const aocs_default_penalty_t aocs_default_penalty[] = {
 { 5100,  0 },
 { 5290,  0 },
 { 5310,  4 },
 { 5330,  5 },
 { 5350,  6 },
 { 5370,  7 },
 { 5390,  8 },
 { 5410,  9 },
 { 5430,  10 },
 { 5450,  11 },
 { 5470,  12 },
 { 5490,  13 },
 { 5510,  14 },
 { 5530,  15 },
 { 5550,  16 },
 { 5570,  17 },
 { 5590,  18 },
 { 5610,  19 },
 { 5630,  20 },
 { 5650,  21 },
 { 5670,  22 },
 { 5690,  23 },
 { 5710,  24 },
 { 5730,  25 },
 { 5750,  26 },
 { 5770,  27 },
 { 5790,  28 },
 { 5810,  29 },
 { 5830,  30 },
 { 5850,  31 },
 { 5870,  32 },
 { 5890,  33 },
 { 2412,  0 },
 { 2482,  0 },
 { 0,     0 }
};

