/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS	ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define CONFIG_ETH_BASE_ADDR		TI_STELLARIS_ETHERNET_40048000_BASE_ADDRESS
#define CONFIG_ETH_DRV_NAME		TI_STELLARIS_ETHERNET_40048000_DRV_NAME
#define CONFIG_ETH_IRQ			TI_STELLARIS_ETHERNET_40048000_IRQ_0
#define CONFIG_ETH_IRQ_PRIO		TI_STELLARIS_ETHERNET_40048000_IRQ_0_PRIORITY
#define CONFIG_ETH_MAC_ADDR_0		TI_STELLARIS_ETHERNET_40048000_MAC_ADDR_0
#define CONFIG_ETH_MAC_ADDR_1		TI_STELLARIS_ETHERNET_40048000_MAC_ADDR_1
#define CONFIG_ETH_MAC_ADDR_2		TI_STELLARIS_ETHERNET_40048000_MAC_ADDR_2
#define CONFIG_ETH_MAC_ADDR_3		TI_STELLARIS_ETHERNET_40048000_MAC_ADDR_3
#define CONFIG_ETH_MAC_ADDR_4		TI_STELLARIS_ETHERNET_40048000_MAC_ADDR_4
#define CONFIG_ETH_MAC_ADDR_5		TI_STELLARIS_ETHERNET_40048000_MAC_ADDR_5

/* End of SoC Level DTS fixup file */
