# //  ModelSim SE-64 10.3d Oct  6 2014 Linux 4.12.4-1.g2a27bf2-default
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project rtl_sim
vsim -novopt work.testbench_count32
# vsim 
# Start time: 14:56:36 on Aug 11,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.testbench_count32
# Loading work.cpu
# Loading work.irdecode
# Loading work.register_file_v2
# Loading work.ALU_VARIABLE
# Loading work.memory_interface_simple
# Loading work.Instruction_Fetch_v2
# Loading work.memory
# ** Warning: (vsim-3017) /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v(359): [TFMPC] - Too few port connections. Expected 13, found 12.
#         Region: /testbench_count32/UUT/Instruction_Fetch_v2_inst1
# ** Warning: (vsim-3722) /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v(359): [TFMPC] - Missing connection for port 'finish_out'.
do wave_count32.do
run 4us
quit -sim
vsim -novopt work.testbench_memcpy46
# vsim 
# Start time: 15:06:23 on Aug 11,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading sv_std.std
# Loading work.testbench_memcpy46
# Loading work.cpu
# Loading work.irdecode
# Loading work.register_file_v2
# Loading work.ALU_VARIABLE
# Loading work.memory_interface_simple
# Loading work.Instruction_Fetch_v2
# Loading work.memory
# ** Warning: (vsim-3017) /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v(359): [TFMPC] - Too few port connections. Expected 13, found 12.
#         Region: /testbench_memcpy46/UUT/Instruction_Fetch_v2_inst1
# ** Warning: (vsim-3722) /home/Lukas/Dateien/Studium/Master/1. Semester/HDL Lab/github-repo/HDLLab/Abgabe/sources/rtl/cpu.v(359): [TFMPC] - Missing connection for port 'finish_out'.
do wave_memcpy46.do
run 4us
run 4us
run 2us
