diff --git a/docs/KPI-DASHBOARD.md b/docs/KPI-DASHBOARD.md
index f7a752d..9746028 100644
--- a/docs/KPI-DASHBOARD.md
+++ b/docs/KPI-DASHBOARD.md
@@ -1,6 +1,6 @@
 # vTPU KPI Dashboard
 
-**Last Updated:** 2026-02-15 06:20 UTC  
+**Last Updated:** 2026-02-15 17:57 UTC  
 **Rally:** R23 Wave 4  
 **Machine:** logos-prime (AMD R9 8945HS, 96GB RAM)
 
@@ -27,7 +27,7 @@ Wave 5 will integrate hardware perf counters for validation.
 
 | Level | Size | Cycles/Element | Expected | Status |
 |-------|------|----------------|----------|--------|
-| L1 | 16 KB | 1625 | ~2-4 | ðŸŸ¡ |
+| L1 | 16 KB | 4044 | ~2-4 | ðŸŸ¡ |
 | L2 | 512 KB | - | ~10-15 | ðŸ”´ |
 | L3 | 16 MB | - | ~30-50 | ðŸ”´ |
 
@@ -35,11 +35,11 @@ Wave 5 will integrate hardware perf counters for validation.
 
 | Level | Size | Cycles/Access | Expected | Gap vs Sequential |
 |-------|------|---------------|----------|-------------------|
-| L1 | 16 KB | 78132 | ~8-15 | 48.0x |
+| L1 | 16 KB | 71978 | ~8-15 | 17.7x |
 | L2 | 512 KB | - | ~15-30 | - |
 | L3 | 16 MB | - | ~40-80 | - |
 
-**Key Insight:** Random access is ~48x slower than sequential.  
+**Key Insight:** Random access is ~17x slower than sequential.  
 vTPU's phext-native addressing exploits dimensional locality to approach sequential performance.
 
 ---
@@ -87,7 +87,7 @@ Balanced (33/33/33)
   D-Pipe util:      100.0%
   S-Pipe util:      100.0%
   C-Pipe util:      100.0%
-  Wall time:        11.943Âµs
+  Wall time:        9.548Âµs
 
 D-Heavy (80/10/10)
   SIWs retired:     1000
@@ -97,7 +97,7 @@ D-Heavy (80/10/10)
   D-Pipe util:      80.0%
   S-Pipe util:      10.0%
   C-Pipe util:      10.0%
-  Wall time:        8.536Âµs
+  Wall time:        8.515Âµs
 
 S-Heavy (10/80/10)
   SIWs retired:     1000
@@ -107,7 +107,7 @@ S-Heavy (10/80/10)
   D-Pipe util:      10.0%
   S-Pipe util:      80.0%
   C-Pipe util:      10.0%
-  Wall time:        8.486Âµs
+  Wall time:        8.456Âµs
 
 C-Heavy (10/10/80)
   SIWs retired:     1000
@@ -117,7 +117,7 @@ C-Heavy (10/10/80)
   D-Pipe util:      10.0%
   S-Pipe util:      10.0%
   C-Pipe util:      80.0%
-  Wall time:        8.476Âµs
+  Wall time:        8.436Âµs
 
 Sparse NOPs (10/0/0)
   SIWs retired:     100
@@ -127,7 +127,7 @@ Sparse NOPs (10/0/0)
   D-Pipe util:      10.0%
   S-Pipe util:      0.0%
   C-Pipe util:      0.0%
-  Wall time:        912ns
+  Wall time:        902ns
 
 ============================================================
 Micro-benchmark complete.
@@ -139,20 +139,20 @@ Next: Compare against hardware perf counters (W5)
 ```
 Sequential Access Baseline (AMD R9 8945HS expected: L1=4 cycles, L2=12 cycles, L3=40 cycles, DRAM=80 cycles per 64B line)
 
-L1  (16 KB): 16384 bytes, 1625 cycles, 0.79 cycles/element (checksum: 0)
-L2  (512 KB): 524288 bytes, 87182 cycles, 1.33 cycles/element (checksum: 0)
-L3  (16 MB): 16777216 bytes, 1806336 cycles, 0.86 cycles/element (checksum: 0)
-DRAM (256 MB): 268435456 bytes, 27887704 cycles, 0.83 cycles/element (checksum: 0)
+L1  (16 KB): 16384 bytes, 4044 cycles, 1.97 cycles/element (checksum: 0)
+L2  (512 KB): 524288 bytes, 58151 cycles, 0.89 cycles/element (checksum: 0)
+L3  (16 MB): 16777216 bytes, 1768227 cycles, 0.84 cycles/element (checksum: 0)
+DRAM (256 MB): 268435456 bytes, 27871364 cycles, 0.83 cycles/element (checksum: 0)
 ```
 
 ### Random Access (C)
 ```
 Random Access Baseline (expect cache thrashing, high miss rates)
 
-L1  (16 KB): 16384 bytes, 78132 cycles/iter, 7.81 cycles/access (checksum: 523264)
-L2  (512 KB): 524288 bytes, 62168 cycles/iter, 6.22 cycles/access (checksum: 4041728)
-L3  (16 MB): 16777216 bytes, 182888 cycles/iter, 18.29 cycles/access (checksum: 204581888)
-DRAM (256 MB): 268435456 bytes, 280777 cycles/iter, 28.08 cycles/access (checksum: 1513204736)
+L1  (16 KB): 16384 bytes, 71978 cycles/iter, 7.20 cycles/access (checksum: 523264)
+L2  (512 KB): 524288 bytes, 61552 cycles/iter, 6.16 cycles/access (checksum: 4041728)
+L3  (16 MB): 16777216 bytes, 182182 cycles/iter, 18.22 cycles/access (checksum: 204581888)
+DRAM (256 MB): 268435456 bytes, 282947 cycles/iter, 28.29 cycles/access (checksum: 1513204736)
 ```
 
 ### Coordinate Patterns (C)
@@ -161,19 +161,19 @@ Coordinate Access Patterns vs Traditional Access
 Hypothesis: Dimensional locality â†’ higher cache hit rates
 
 === L1 (16 KB) ===
-Dimensional (neighbors)  :   20639880 cycles (result: 24990720)
-Random access            :     621040 cycles (result: 102359920)
-Strided access           :     551760 cycles (result: 99200000)
+Dimensional (neighbors)  :   19719600 cycles (result: 24990720)
+Random access            :     621240 cycles (result: 102359920)
+Strided access           :     543640 cycles (result: 99200000)
 
 === L2 (512 KB) ===
-Dimensional (neighbors)  :   22596000 cycles (result: 24990720)
-Random access            :     670320 cycles (result: 3273683824)
-Strided access           :     536680 cycles (result: 3266030592)
+Dimensional (neighbors)  :   19384440 cycles (result: 24990720)
+Random access            :     622920 cycles (result: 3273683824)
+Strided access           :     546280 cycles (result: 3266030592)
 
 === L3 (16 MB) ===
-Dimensional (neighbors)  :   19142040 cycles (result: 51205985280)
-Random access            :    2159240 cycles (result: 105061184368)
-Strided access           :    1158480 cycles (result: 103168060416)
+Dimensional (neighbors)  :   19573960 cycles (result: 51205985280)
+Random access            :    2165680 cycles (result: 105061184368)
+Strided access           :    1226520 cycles (result: 103168060416)
 
 Expected: Dimensional access should have ~2-3x fewer cycles than random
 Run with perf to see cache miss rates:
