{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646277444954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646277444954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 21:17:24 2022 " "Processing started: Wed Mar 02 21:17:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646277444954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277444954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaforo -c semaforo " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaforo -c semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277444954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646277445329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646277445329 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "semaforo.v(36) " "Verilog HDL Module Instantiation warning at semaforo.v(36): ignored dangling comma in List of Port Connections" {  } { { "semaforo.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/semaforo.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1646277452999 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "semaforo.v(45) " "Verilog HDL Module Instantiation warning at semaforo.v(45): ignored dangling comma in List of Port Connections" {  } { { "semaforo.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/semaforo.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1646277452999 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "semaforo.v(54) " "Verilog HDL Module Instantiation warning at semaforo.v(54): ignored dangling comma in List of Port Connections" {  } { { "semaforo.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/semaforo.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1646277452999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo.v 1 1 " "Found 1 design units, including 1 entities, in source file semaforo.v" { { "Info" "ISGN_ENTITY_NAME" "1 semaforo " "Found entity 1: semaforo" {  } { { "semaforo.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/semaforo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646277453000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277453000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(9) " "Verilog HDL information at clk_divider.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/clk_divider.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646277453002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646277453002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277453002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Practicas/Verilog_Labs/Semaforo/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646277453003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277453003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semaforo " "Elaborating entity \"semaforo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646277453033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:nuevoReloj " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:nuevoReloj\"" {  } { { "semaforo.v" "nuevoReloj" { Text "C:/Practicas/Verilog_Labs/Semaforo/semaforo.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646277453047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:contador1 " "Elaborating entity \"counter\" for hierarchy \"counter:contador1\"" {  } { { "semaforo.v" "contador1" { Text "C:/Practicas/Verilog_Labs/Semaforo/semaforo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646277453054 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISPLAY_RESULT BCD " "Node instance \"DISPLAY_RESULT\" instantiates undefined entity \"BCD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "counter.v" "DISPLAY_RESULT" { Text "C:/Practicas/Verilog_Labs/Semaforo/counter.v" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646277453088 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISPLAY_RESULT BCD " "Node instance \"DISPLAY_RESULT\" instantiates undefined entity \"BCD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "counter.v" "DISPLAY_RESULT" { Text "C:/Practicas/Verilog_Labs/Semaforo/counter.v" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646277453088 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISPLAY_RESULT BCD " "Node instance \"DISPLAY_RESULT\" instantiates undefined entity \"BCD\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "counter.v" "DISPLAY_RESULT" { Text "C:/Practicas/Verilog_Labs/Semaforo/counter.v" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646277453088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Practicas/Verilog_Labs/Semaforo/output_files/semaforo.map.smsg " "Generated suppressed messages file C:/Practicas/Verilog_Labs/Semaforo/output_files/semaforo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277453108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646277453148 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 02 21:17:33 2022 " "Processing ended: Wed Mar 02 21:17:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646277453148 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646277453148 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646277453148 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277453148 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646277453859 ""}
