# Reading pref.tcl
# do ECEN3002_Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source {C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source/ECEN3002_Lab1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:49 on Jan 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source" C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/source/ECEN3002_Lab1.sv 
# -- Compiling module ECEN3002_Lab1
# 
# Top level modules:
# 	ECEN3002_Lab1
# End time: 22:42:49 on Jan 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source {C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:49 on Jan 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source" C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:42:49 on Jan 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 22:42:49 on Jan 24,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.ECEN3002_Lab1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v(40)
#    Time: 26200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/nickw/Desktop/ECEN_3002_FPGA_VLSI/ECEN3002_Lab1_NIWR9446/quartus/../source/tb.v line 40
# End time: 23:00:20 on Jan 24,2021, Elapsed time: 0:17:31
# Errors: 0, Warnings: 0
