// Seed: 2869644583
module module_0;
  tri id_1;
  always_ff @(*) if (id_1) assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wire  id_0,
    input tri0  id_1,
    input uwire id_2,
    input uwire id_3
);
  tri0 id_5, id_6 = id_1;
  wire id_7;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  task id_4(input id_5);
    id_4 <= #1 id_4 == 1'b0;
    id_6(1);
  endtask
  wire id_7;
  module_0();
endmodule
