<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p82" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_82{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_82{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_82{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_82{left:189px;bottom:998px;}
#t5_82{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_82{left:424px;bottom:981px;letter-spacing:-0.1px;}
#t7_82{left:189px;bottom:956px;letter-spacing:-0.11px;}
#t8_82{left:424px;bottom:956px;letter-spacing:-0.11px;}
#t9_82{left:424px;bottom:940px;letter-spacing:-0.12px;}
#ta_82{left:189px;bottom:915px;letter-spacing:-0.14px;}
#tb_82{left:424px;bottom:915px;letter-spacing:-0.12px;}
#tc_82{left:74px;bottom:891px;letter-spacing:-0.15px;}
#td_82{left:136px;bottom:891px;letter-spacing:-0.16px;}
#te_82{left:189px;bottom:891px;letter-spacing:-0.14px;}
#tf_82{left:424px;bottom:891px;letter-spacing:-0.14px;}
#tg_82{left:689px;bottom:891px;letter-spacing:-0.04px;}
#th_82{left:689px;bottom:874px;letter-spacing:-0.13px;}
#ti_82{left:689px;bottom:857px;letter-spacing:-0.16px;}
#tj_82{left:189px;bottom:833px;}
#tk_82{left:424px;bottom:833px;letter-spacing:-0.12px;}
#tl_82{left:424px;bottom:816px;letter-spacing:-0.12px;}
#tm_82{left:689px;bottom:833px;letter-spacing:-0.08px;}
#tn_82{left:689px;bottom:816px;letter-spacing:-0.13px;}
#to_82{left:689px;bottom:799px;letter-spacing:-0.16px;}
#tp_82{left:189px;bottom:774px;letter-spacing:-0.11px;}
#tq_82{left:424px;bottom:774px;letter-spacing:-0.12px;}
#tr_82{left:75px;bottom:750px;letter-spacing:-0.16px;}
#ts_82{left:74px;bottom:733px;letter-spacing:-0.14px;}
#tt_82{left:92px;bottom:716px;}
#tu_82{left:75px;bottom:700px;letter-spacing:-0.16px;}
#tv_82{left:75px;bottom:683px;letter-spacing:-0.17px;}
#tw_82{left:189px;bottom:750px;letter-spacing:-0.13px;}
#tx_82{left:424px;bottom:750px;letter-spacing:-0.1px;}
#ty_82{left:424px;bottom:733px;letter-spacing:-0.12px;}
#tz_82{left:76px;bottom:658px;letter-spacing:-0.14px;}
#t10_82{left:74px;bottom:642px;letter-spacing:-0.17px;}
#t11_82{left:189px;bottom:658px;letter-spacing:-0.14px;}
#t12_82{left:427px;bottom:658px;letter-spacing:-0.12px;}
#t13_82{left:689px;bottom:658px;letter-spacing:-0.08px;word-spacing:0.02px;}
#t14_82{left:689px;bottom:642px;letter-spacing:-0.13px;}
#t15_82{left:689px;bottom:625px;letter-spacing:-0.07px;}
#t16_82{left:689px;bottom:608px;letter-spacing:-0.13px;}
#t17_82{left:689px;bottom:591px;letter-spacing:-0.14px;}
#t18_82{left:189px;bottom:567px;}
#t19_82{left:424px;bottom:567px;letter-spacing:-0.12px;}
#t1a_82{left:424px;bottom:545px;letter-spacing:-0.12px;}
#t1b_82{left:424px;bottom:529px;letter-spacing:-0.11px;}
#t1c_82{left:189px;bottom:504px;letter-spacing:-0.14px;}
#t1d_82{left:424px;bottom:504px;letter-spacing:-0.12px;}
#t1e_82{left:189px;bottom:480px;}
#t1f_82{left:424px;bottom:480px;letter-spacing:-0.12px;}
#t1g_82{left:424px;bottom:458px;letter-spacing:-0.12px;}
#t1h_82{left:189px;bottom:434px;}
#t1i_82{left:424px;bottom:434px;letter-spacing:-0.13px;}
#t1j_82{left:189px;bottom:409px;letter-spacing:-0.14px;}
#t1k_82{left:424px;bottom:409px;letter-spacing:-0.12px;}
#t1l_82{left:424px;bottom:388px;letter-spacing:-0.11px;}
#t1m_82{left:189px;bottom:364px;letter-spacing:-0.12px;}
#t1n_82{left:424px;bottom:364px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t1o_82{left:424px;bottom:347px;letter-spacing:-0.11px;}
#t1p_82{left:189px;bottom:322px;letter-spacing:-0.14px;}
#t1q_82{left:424px;bottom:322px;letter-spacing:-0.12px;}
#t1r_82{left:76px;bottom:298px;letter-spacing:-0.14px;}
#t1s_82{left:74px;bottom:281px;letter-spacing:-0.17px;}
#t1t_82{left:189px;bottom:298px;letter-spacing:-0.15px;}
#t1u_82{left:424px;bottom:298px;letter-spacing:-0.11px;}
#t1v_82{left:689px;bottom:298px;letter-spacing:-0.04px;}
#t1w_82{left:689px;bottom:281px;letter-spacing:-0.13px;}
#t1x_82{left:689px;bottom:264px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1y_82{left:76px;bottom:240px;letter-spacing:-0.14px;}
#t1z_82{left:74px;bottom:223px;letter-spacing:-0.17px;}
#t20_82{left:189px;bottom:240px;letter-spacing:-0.15px;}
#t21_82{left:424px;bottom:240px;letter-spacing:-0.12px;}
#t22_82{left:424px;bottom:223px;letter-spacing:-0.11px;}
#t23_82{left:424px;bottom:202px;letter-spacing:-0.11px;}
#t24_82{left:424px;bottom:185px;letter-spacing:-0.12px;}
#t25_82{left:689px;bottom:240px;letter-spacing:-0.08px;}
#t26_82{left:689px;bottom:223px;letter-spacing:-0.13px;}
#t27_82{left:689px;bottom:206px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t28_82{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t29_82{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2a_82{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2b_82{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2c_82{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2d_82{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2e_82{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2f_82{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2g_82{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2h_82{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_82{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_82{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_82{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_82{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_82{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts82" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg82Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg82" style="-webkit-user-select: none;"><object width="935" height="1210" data="82/82.svg" type="image/svg+xml" id="pdf82" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_82" class="t s1_82">2-66 </span><span id="t2_82" class="t s1_82">Vol. 4 </span>
<span id="t3_82" class="t s2_82">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_82" class="t s3_82">0 </span><span id="t5_82" class="t s3_82">Enable reset of the Intel Thread Director </span>
<span id="t6_82" class="t s3_82">history. </span>
<span id="t7_82" class="t s3_82">31:1 </span><span id="t8_82" class="t s3_82">Reserved for other capabilities that can be </span>
<span id="t9_82" class="t s3_82">reset by the HRESET instruction. </span>
<span id="ta_82" class="t s3_82">63:32 </span><span id="tb_82" class="t s3_82">Reserved </span>
<span id="tc_82" class="t s3_82">1B01H </span><span id="td_82" class="t s3_82">6913 </span><span id="te_82" class="t s3_82">IA32_UARCH_MISC_CTL </span><span id="tf_82" class="t s3_82">IA32_UARCH_MISC_CTL </span><span id="tg_82" class="t s3_82">If </span>
<span id="th_82" class="t s3_82">IA32_ARCH_CAPABILITIES[ </span>
<span id="ti_82" class="t s3_82">12]=1 </span>
<span id="tj_82" class="t s3_82">0 </span><span id="tk_82" class="t s3_82">Data Operand Independent Timing Mode </span>
<span id="tl_82" class="t s3_82">(DOITM) </span>
<span id="tm_82" class="t s3_82">If </span>
<span id="tn_82" class="t s3_82">IA32_ARCH_CAPABILITIES[ </span>
<span id="to_82" class="t s3_82">12]=1 </span>
<span id="tp_82" class="t s3_82">63:1 </span><span id="tq_82" class="t s3_82">Reserved </span>
<span id="tr_82" class="t s3_82">4000_ </span>
<span id="ts_82" class="t s3_82">0000H </span>
<span id="tt_82" class="t s3_82">- </span>
<span id="tu_82" class="t s3_82">4000_ </span>
<span id="tv_82" class="t s3_82">00FFH </span>
<span id="tw_82" class="t s3_82">Reserved MSR Address Space </span><span id="tx_82" class="t s3_82">All existing and future processors will not </span>
<span id="ty_82" class="t s3_82">implement MSRs in this range. </span>
<span id="tz_82" class="t s3_82">C000_ </span>
<span id="t10_82" class="t s3_82">0080H </span>
<span id="t11_82" class="t s3_82">IA32_EFER </span><span id="t12_82" class="t s3_82">Extended Feature Enables </span><span id="t13_82" class="t s3_82">If ( </span>
<span id="t14_82" class="t s3_82">CPUID.80000001H:EDX.[2 </span>
<span id="t15_82" class="t s3_82">0] || </span>
<span id="t16_82" class="t s3_82">CPUID.80000001H:EDX.[2 </span>
<span id="t17_82" class="t s3_82">9]) </span>
<span id="t18_82" class="t s3_82">0 </span><span id="t19_82" class="t s3_82">SYSCALL Enable: IA32_EFER.SCE (R/W) </span>
<span id="t1a_82" class="t s3_82">Enables SYSCALL/SYSRET instructions in </span>
<span id="t1b_82" class="t s3_82">64-bit mode. </span>
<span id="t1c_82" class="t s3_82">7:1 </span><span id="t1d_82" class="t s3_82">Reserved </span>
<span id="t1e_82" class="t s3_82">8 </span><span id="t1f_82" class="t s3_82">IA-32e Mode Enable: IA32_EFER.LME (R/W) </span>
<span id="t1g_82" class="t s3_82">Enables IA-32e mode operation. </span>
<span id="t1h_82" class="t s3_82">9 </span><span id="t1i_82" class="t s3_82">Reserved </span>
<span id="t1j_82" class="t s3_82">10 </span><span id="t1k_82" class="t s3_82">IA-32e Mode Active: IA32_EFER.LMA (R) </span>
<span id="t1l_82" class="t s3_82">Indicates IA-32e mode is active when set. </span>
<span id="t1m_82" class="t s3_82">11 </span><span id="t1n_82" class="t s3_82">Execute Disable Bit Enable: IA32_EFER.NXE </span>
<span id="t1o_82" class="t s3_82">(R/W) </span>
<span id="t1p_82" class="t s3_82">63:12 </span><span id="t1q_82" class="t s3_82">Reserved </span>
<span id="t1r_82" class="t s3_82">C000_ </span>
<span id="t1s_82" class="t s3_82">0081H </span>
<span id="t1t_82" class="t s3_82">IA32_STAR </span><span id="t1u_82" class="t s3_82">System Call Target Address (R/W) </span><span id="t1v_82" class="t s3_82">If </span>
<span id="t1w_82" class="t s3_82">CPUID.80000001:EDX.[29] </span>
<span id="t1x_82" class="t s3_82">= 1 </span>
<span id="t1y_82" class="t s3_82">C000_ </span>
<span id="t1z_82" class="t s3_82">0082H </span>
<span id="t20_82" class="t s3_82">IA32_LSTAR </span><span id="t21_82" class="t s3_82">IA-32e Mode System Call Target Address </span>
<span id="t22_82" class="t s3_82">(R/W) </span>
<span id="t23_82" class="t s3_82">Target RIP for the called procedure when </span>
<span id="t24_82" class="t s3_82">SYSCALL is executed in 64-bit mode. </span>
<span id="t25_82" class="t s3_82">If </span>
<span id="t26_82" class="t s3_82">CPUID.80000001:EDX.[29] </span>
<span id="t27_82" class="t s3_82">= 1 </span>
<span id="t28_82" class="t s4_82">Table 2-2. </span><span id="t29_82" class="t s4_82">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2a_82" class="t s5_82">Register </span>
<span id="t2b_82" class="t s5_82">Address </span>
<span id="t2c_82" class="t s5_82">Architectural MSR Name / Bit Fields </span>
<span id="t2d_82" class="t s5_82">(Former MSR Name) </span><span id="t2e_82" class="t s5_82">MSR/Bit Description </span><span id="t2f_82" class="t s5_82">Comment </span>
<span id="t2g_82" class="t s5_82">Hex </span><span id="t2h_82" class="t s5_82">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
