
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sjr275' on host 'en-ec-rhel-ecelinux-01.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Dec 02 09:45:05 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/sjr275/HLS-Final-Project/Optimized/ecelinux'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj'.
INFO: [HLS 200-10] Adding design file 'mlp.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'mlp_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/sjr275/HLS-Final-Project/Optimized/ecelinux/mlp.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../mlp_test.cpp in release mode
   Compiling ../../../../mlp.cpp in release mode
   Generating csim.exe
Number of test instances = 150
Overall Error Rate = 11.3%
Average Distance From Expected = 1554.71
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 2714 ; free virtual = 13111
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 2714 ; free virtual = 13111
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'void dense_lay<9, 64>(ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const*, bool*)': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'void dense_lay<32, 16>(ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const*, bool*)': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32).
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'void dense_lay<16, 16>(ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<27, 17, (ap_q_mode)5, (ap_o_mode)3, 0> const*, bool*)': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1172.363 ; gain = 534.340 ; free physical = 2624 ; free virtual = 13031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 64>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 32>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 16>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'calculate_variance' (./layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<64>' into 'mlp_xcel' (mlp.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_xcel' (mlp.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'final<16, 1>' into 'mlp_xcel' (mlp.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_xcel' (mlp.cpp:75) automatically.
WARNING: [SYNCHK 200-23] ./layer.h:73: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1172.363 ; gain = 534.340 ; free physical = 2601 ; free virtual = 13011
INFO: [XFORM 203-502] Unrolling small iteration loop 'final_outer' (./layer.h:34) in function 'final<16, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'final_outer' (./layer.h:34) in function 'final<16, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'final_inner' (./layer.h:37) in function 'final<16, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'relu_outer' (./layer.h:48) in function 'relu<16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'relu_outer' (./layer.h:48) in function 'relu<32>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'relu_outer' (./layer.h:48) in function 'relu<64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'gen_neur' (./layer.h:89) in function 'generate_binary_matrix<100, 16>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'gen_neur' (./layer.h:89) in function 'generate_binary_matrix<100, 32>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'gen_neur' (./layer.h:89) in function 'generate_binary_matrix<100, 64>' completely with a factor of 64.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<16, 16>': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<16, 16>' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<32, 16>': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32).
INFO: [HLS 200-489] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<32, 16>' completely with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<64, 32>' partially with a factor of 32.
INFO: [XFORM 203-501] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<9, 64>': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=9).
INFO: [HLS 200-489] Unrolling loop 'dense_inner' (./layer.h:23) in function 'dense_lay<9, 64>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 'dense4.V' (mlp.cpp:58) automatically.
INFO: [XFORM 203-101] Partitioning array 'w1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense3.V' (mlp.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense2.V' (mlp.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense1.V' (mlp.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense0.V' (mlp.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask2' (mlp.cpp:45) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask3' (mlp.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask1' (mlp.cpp:44) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mask0' (mlp.cpp:43) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (mlp.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dense0.V' (mlp.cpp:54) accessed through non-constant indices on dimension 1 (./layer.h:24:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'w2.V'  accessed through non-constant indices on dimension 1 (./layer.h:24:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'mask0' (mlp.cpp:43) accessed through non-constant indices on dimension 2 (./layer.h:26:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'w5.V.15' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'w5.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w5.V.15' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 64>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 32>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'generate_binary_matrix<100, 16>' (./layer.h:79) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'calculate_variance' (./layer.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'final<16, 1>' into 'mlp_xcel' (mlp.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_xcel' (mlp.cpp:75) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:73:39) to (./layer.h:73:39) in function 'calculate_variance'... converting 19 basic blocks.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_xcel' (mlp.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<16>' into 'mlp_xcel' (mlp.cpp:67) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'generate_binary_matrix<100, 64>' (./layer.h:77)...192 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generate_binary_matrix<100, 32>' (./layer.h:77)...96 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'generate_binary_matrix<100, 16>' (./layer.h:77)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1296.148 ; gain = 658.125 ; free physical = 2531 ; free virtual = 12949
WARNING: [XFORM 203-631] Renaming function 'generate_binary_matrix<100, 64>' to 'generate_binary_matr' (./layer.h:84:44)
WARNING: [XFORM 203-631] Renaming function 'generate_binary_matrix<100, 32>' to 'generate_binary_matr.1' (./layer.h:84:44)
WARNING: [XFORM 203-631] Renaming function 'generate_binary_matrix<100, 16>' to 'generate_binary_matr.2' (./layer.h:15:44)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs.V' (mlp.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:101:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:96:9)
INFO: [HLS 200-472] Inferring partial write operation for 'matrix[0]' (./layer.h:101:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1424.148 ; gain = 786.125 ; free physical = 2393 ; free virtual = 12814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'generate_binary_matr.1' to 'generate_binary_matr_1'.
WARNING: [SYN 201-103] Legalizing function name 'generate_binary_matr.2' to 'generate_binary_matr_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<9, 64>' to 'dense_lay_9_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<64>' to 'relu_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<64, 32>' to 'dense_lay_64_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<32, 16>' to 'dense_lay_32_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_lay<16, 16>' to 'dense_lay_16_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_binary_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.18 seconds; current allocated memory: 417.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 422.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_binary_matr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 425.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 427.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_binary_matr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 428.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 430.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_9_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 432.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 436.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 437.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 439.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_64_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 441.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 445.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 447.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 449.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_lay_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 450.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 452.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_variance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 452.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 453.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 455.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 463.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 465.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 466.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_binary_matr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_binary_matr'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 475.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_binary_matr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_binary_matr_1'.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 501.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_binary_matr_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dut_fmul_32ns_32ns_32_4_max_dsp_1' to 'dut_fmul_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_fmul_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_binary_matr_2'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 514.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_9_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_b1_V' to 'dense_lay_9_64_s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_0' to 'dense_lay_9_64_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_1' to 'dense_lay_9_64_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_2' to 'dense_lay_9_64_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_3' to 'dense_lay_9_64_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_4' to 'dense_lay_9_64_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_5' to 'dense_lay_9_64_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_6' to 'dense_lay_9_64_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_7' to 'dense_lay_9_64_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_9_64_s_w1_V_8' to 'dense_lay_9_64_s_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_646_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_9_64_s'.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 533.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_64_s'.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 557.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_64_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_b2_V' to 'dense_lay_64_32_smb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_0' to 'dense_lay_64_32_sncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_1' to 'dense_lay_64_32_socq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_2' to 'dense_lay_64_32_spcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_3' to 'dense_lay_64_32_sqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_4' to 'dense_lay_64_32_srcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_5' to 'dense_lay_64_32_ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_6' to 'dense_lay_64_32_stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_7' to 'dense_lay_64_32_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_8' to 'dense_lay_64_32_svdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_9' to 'dense_lay_64_32_swdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_10' to 'dense_lay_64_32_sxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_11' to 'dense_lay_64_32_syd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_12' to 'dense_lay_64_32_szec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_13' to 'dense_lay_64_32_sAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_14' to 'dense_lay_64_32_sBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_15' to 'dense_lay_64_32_sCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_16' to 'dense_lay_64_32_sDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_17' to 'dense_lay_64_32_sEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_18' to 'dense_lay_64_32_sFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_19' to 'dense_lay_64_32_sGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_20' to 'dense_lay_64_32_sHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_21' to 'dense_lay_64_32_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_22' to 'dense_lay_64_32_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_23' to 'dense_lay_64_32_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_24' to 'dense_lay_64_32_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_25' to 'dense_lay_64_32_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_26' to 'dense_lay_64_32_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_27' to 'dense_lay_64_32_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_28' to 'dense_lay_64_32_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_29' to 'dense_lay_64_32_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_30' to 'dense_lay_64_32_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_31' to 'dense_lay_64_32_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_63' to 'dense_lay_64_32_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_62' to 'dense_lay_64_32_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_61' to 'dense_lay_64_32_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_60' to 'dense_lay_64_32_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_59' to 'dense_lay_64_32_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_58' to 'dense_lay_64_32_sYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_57' to 'dense_lay_64_32_sZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_56' to 'dense_lay_64_32_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_55' to 'dense_lay_64_32_s1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_54' to 'dense_lay_64_32_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_53' to 'dense_lay_64_32_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_52' to 'dense_lay_64_32_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_51' to 'dense_lay_64_32_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_50' to 'dense_lay_64_32_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_49' to 'dense_lay_64_32_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_48' to 'dense_lay_64_32_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_47' to 'dense_lay_64_32_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_46' to 'dense_lay_64_32_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_45' to 'dense_lay_64_32_sbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_44' to 'dense_lay_64_32_sbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_43' to 'dense_lay_64_32_sbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_42' to 'dense_lay_64_32_sbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_41' to 'dense_lay_64_32_sbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_40' to 'dense_lay_64_32_sbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_39' to 'dense_lay_64_32_sbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_38' to 'dense_lay_64_32_sbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_37' to 'dense_lay_64_32_sbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_36' to 'dense_lay_64_32_sbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_35' to 'dense_lay_64_32_sbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_34' to 'dense_lay_64_32_sbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_33' to 'dense_lay_64_32_sbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_64_32_s_w2_V_32' to 'dense_lay_64_32_sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_64_32_s'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 571.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_32_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_b3_V' to 'dense_lay_32_16_sbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_0' to 'dense_lay_32_16_sbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_1' to 'dense_lay_32_16_sbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_2' to 'dense_lay_32_16_sbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_3' to 'dense_lay_32_16_sbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_4' to 'dense_lay_32_16_sbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_5' to 'dense_lay_32_16_sbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_6' to 'dense_lay_32_16_sbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_7' to 'dense_lay_32_16_sbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_8' to 'dense_lay_32_16_sbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_9' to 'dense_lay_32_16_sbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_10' to 'dense_lay_32_16_sbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_11' to 'dense_lay_32_16_sbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_12' to 'dense_lay_32_16_sbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_13' to 'dense_lay_32_16_sbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_14' to 'dense_lay_32_16_sbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_15' to 'dense_lay_32_16_sbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_16' to 'dense_lay_32_16_sbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_17' to 'dense_lay_32_16_sbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_18' to 'dense_lay_32_16_sbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_19' to 'dense_lay_32_16_sbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_20' to 'dense_lay_32_16_sbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_21' to 'dense_lay_32_16_sbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_22' to 'dense_lay_32_16_sbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_23' to 'dense_lay_32_16_sbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_24' to 'dense_lay_32_16_sbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_25' to 'dense_lay_32_16_sbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_26' to 'dense_lay_32_16_sbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_27' to 'dense_lay_32_16_sbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_28' to 'dense_lay_32_16_sbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_29' to 'dense_lay_32_16_sbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_30' to 'dense_lay_32_16_sbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_32_16_s_w3_V_31' to 'dense_lay_32_16_sbVr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_32_16_s'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 590.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_lay_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_b4_V' to 'dense_lay_16_16_sbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_0' to 'dense_lay_16_16_sbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_1' to 'dense_lay_16_16_sbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_2' to 'dense_lay_16_16_sbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_3' to 'dense_lay_16_16_sb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_4' to 'dense_lay_16_16_sb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_5' to 'dense_lay_16_16_sb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_6' to 'dense_lay_16_16_sb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_7' to 'dense_lay_16_16_sb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_8' to 'dense_lay_16_16_sb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_9' to 'dense_lay_16_16_sb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_10' to 'dense_lay_16_16_sb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_11' to 'dense_lay_16_16_sb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_12' to 'dense_lay_16_16_sb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_13' to 'dense_lay_16_16_scau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_14' to 'dense_lay_16_16_scbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_lay_16_16_s_w4_V_15' to 'dense_lay_16_16_sccu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_lay_16_16_s'.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 601.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_variance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dut_fpext_32ns_64_2_1' to 'dut_fpext_32ns_64cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_fsqrt_32ns_32ns_32_12_1' to 'dut_fsqrt_32ns_32ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_57ns_55s_111_2_1' to 'dut_mul_57ns_55s_cfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_fpext_32ns_64cdu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_fsqrt_32ns_32ceu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_57ns_55s_cfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_variance'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 608.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_xcel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'global_lfsr_seed_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_xcel'.
INFO: [HLS 200-111]  Elapsed time: 7.41 seconds; current allocated memory: 634.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 654.392 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.34 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_cud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_hbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_ibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_jbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_9_64_s_lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_smb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_socq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_spcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_srcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_ssc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_stde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_svdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_swdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_syd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_szec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_s9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_64_32_sbom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbJp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbKp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbLp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbNq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbOq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbPq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbQq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbRq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbSr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbTr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbUr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_32_16_sbVr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbWr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbXr_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbYs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sbZs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb0s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb1s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb2s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb3s_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb4t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb5t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb6t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb7t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb8t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sb9t_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_scau_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_scbu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_lay_16_16_sccu_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'dut_mul_57ns_55s_cfu_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'mlp_xcel_outputs_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mlp_xcel_mask0_0_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 1616.148 ; gain = 978.125 ; free physical = 2005 ; free virtual = 12533
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dut_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dut_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dut_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dut_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dut_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dut_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 09:48:00 2024...
INFO: [HLS 200-112] Total elapsed time: 184.97 seconds; peak allocated memory: 654.392 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec  2 09:48:10 2024...
