<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Class Hierarchy</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.3</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hierarchy.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Class Hierarchy</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock">
<p><a href="hierarchy.html">Go to the textual class hierarchy</a></p>
</div><table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit_graph_0.png" border="0" usemap="#afused__config__t_3_01T_01_4" alt=""/>
<map name="afused__config__t_3_01T_01_4" id="afused__config__t_3_01T_01_4">
<area shape="rect" href="structfused__config__t.html" title=" " alt="" coords="5,5,141,31"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_1.png" border="0" usemap="#agpu_1_1xetla_1_1arch__attr__t_3_01ARCH___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1arch__attr__t_3_01ARCH___01_4" id="agpu_1_1xetla_1_1arch__attr__t_3_01ARCH___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1arch__attr__t.html" title=" " alt="" coords="5,5,144,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_2.png" border="0" usemap="#agpu_1_1xetla_1_1bf16" alt=""/>
<map name="agpu_1_1xetla_1_1bf16" id="agpu_1_1xetla_1_1bf16">
<area shape="rect" href="structgpu_1_1xetla_1_1bf16.html" title="xetla bf16 data type." alt="" coords="5,5,116,31"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_3.png" border="0" usemap="#agpu_1_1xetla_1_1dropout__fwd__t_3_01chunk__size_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1dropout__fwd__t_3_01chunk__size_01_4" id="agpu_1_1xetla_1_1dropout__fwd__t_3_01chunk__size_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1dropout__fwd__t.html" title=" " alt="" coords="5,5,155,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_4.png" border="0" usemap="#agpu_1_1xetla_1_1dropout__fwd__t_3_01SZ_00_01dtype__mask_00_01random__simd_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1dropout__fwd__t_3_01SZ_00_01dtype__mask_00_01random__simd_01_4" id="agpu_1_1xetla_1_1dropout__fwd__t_3_01SZ_00_01dtype__mask_00_01random__simd_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1dropout__fwd__t.html" title=" " alt="" coords="5,5,176,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_5.png" border="0" usemap="#agpu_1_1xetla_1_1get__uint__type_3_01Size_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1get__uint__type_3_01Size_01_4" id="agpu_1_1xetla_1_1get__uint__type_3_01Size_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1get__uint__type.html" title="Get the unit representation based on Size." alt="" coords="5,5,139,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_6.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01engine_00_01arch_00_01stages_00_01sync__freq_00_01enable_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01engine_00_01arch_00_01stages_00_01sync__freq_00_01enable_01_4" id="agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01engine_00_01arch_00_01stages_00_01sync__freq_00_01enable_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1brgemm__selector__t.html" title="Brgemm selection functor." alt="" coords="5,5,225,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_7.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01mma__engine_1_1fpu_00_01gpu__arch_1_1Xe_00_01stages_00_01sync__freq_00_01std_1_1enable__if__t_3_07_07sizeof_07dtype__a_08_01_5alignment__a_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_01_6_6_07_07sizeof_07dtype__b_08_01_5alignment__b_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_4_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01mma__engine_1_1fpu_00_01gpu__arch_1_1Xe_00_01stages_00_01sync__freq_00_01std_1_1enable__if__t_3_07_07sizeof_07dtype__a_08_01_5alignment__a_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_01_6_6_07_07sizeof_07dtype__b_08_01_5alignment__b_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_4_01_4" id="agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01mma__engine_1_1fpu_00_01gpu__arch_1_1Xe_00_01stages_00_01sync__freq_00_01std_1_1enable__if__t_3_07_07sizeof_07dtype__a_08_01_5alignment__a_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_01_6_6_07_07sizeof_07dtype__b_08_01_5alignment__b_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_4_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a386cb0b79347ebe3b83ae4c1287ebfe6.html" title="Selects 2d block &amp;&amp; fpu based brgemm." alt="" coords="5,5,297,192"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_8.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01mma__engine_1_1xmx_00_01gpu__arch_1_1Xe_00_01stages_00_01sync__freq_00_01std_1_1enable__if__t_3_07_07sizeof_07dtype__a_08_01_5alignment__a_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_01_6_6_07_07sizeof_07dtype__b_08_01_5alignment__b_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_4_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01mma__engine_1_1xmx_00_01gpu__arch_1_1Xe_00_01stages_00_01sync__freq_00_01std_1_1enable__if__t_3_07_07sizeof_07dtype__a_08_01_5alignment__a_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_01_6_6_07_07sizeof_07dtype__b_08_01_5alignment__b_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_4_01_4" id="agpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_00_01alignment__a_00_01alignment__b_00_01dtype__acc_00_01tile__shape_00_01k__stride_00_01mma__engine_1_1xmx_00_01gpu__arch_1_1Xe_00_01stages_00_01sync__freq_00_01std_1_1enable__if__t_3_07_07sizeof_07dtype__a_08_01_5alignment__a_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_01_6_6_07_07sizeof_07dtype__b_08_01_5alignment__b_08_01_06_01detail_1_1alignment__bytes__xe_0a_0a0_08_4_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1brgemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__ab0bba904540e3123bc567c0c77d1dc34.html" title="Selects 2d block &amp;&amp; xmx based brgemm." alt="" coords="5,5,297,192"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_9.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy_00_01tile__shape_00_01mem__desc__a_00_01mem__desc__b_00_01pre__processing_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy_00_01tile__shape_00_01mem__desc__a_00_01mem__desc__b_00_01pre__processing_01_4" id="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy_00_01tile__shape_00_01mem__desc__a_00_01mem__desc__b_00_01pre__processing_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html" title="Brgemm functor." alt="" coords="5,5,217,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_10.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4" id="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00e6ff7d3616a116a3ac4e9e017b87087d.html" title="Is the brgemm functor for Xe architecture and vector engine." alt="" coords="5,5,224,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_11.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__fpu_3_01compute__attr___090dc711a7784dd6c98fd990032c93cff.html" title="Arguments for brgemm." alt="" coords="5,5,224,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_12.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4" id="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00cfb0805f04374331c75878919ee17cda.html" title="Is the brgemm functor for Xe architecture and matrix engine." alt="" coords="5,5,224,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_13.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__a__t___00_01mem__desc__b__t___00_01pre__processing__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1brgemm__t_3_01compute__policy__default__xmx_3_01compute__attr___07272e110706a71dc92be1177191b6e91.html" title="Arguments for brgemm." alt="" coords="5,5,224,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_14.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1compute__attr__t_3_01dtype__a___00_01dtype__b___00_01dtype__acc___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1compute__attr__t_3_01dtype__a___00_01dtype__b___00_01dtype__acc___01_4" id="agpu_1_1xetla_1_1group_1_1compute__attr__t_3_01dtype__a___00_01dtype__b___00_01dtype__acc___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html" title="Compute attribute for brgemm." alt="" coords="5,5,196,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_15.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01arch__tag___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01arch__tag___01_4" id="agpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01arch__tag___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html" title="Compute policy for fpu engine." alt="" coords="5,5,188,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_16.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html" title="Specialized for Xe architecture." alt="" coords="5,5,207,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_17.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01arch__tag___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01arch__tag___01_4" id="agpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01arch__tag___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html" title="Compute policy for xmx engine." alt="" coords="5,5,188,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_18.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuning__knob___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html" title="Specialized for Xe architecture." alt="" coords="5,5,207,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_19.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape_00_01matAcc__t_00_01num__cooperative__wg_00_01arch_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape_00_01matAcc__t_00_01num__cooperative__wg_00_01arch_01_4" id="agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape_00_01matAcc__t_00_01num__cooperative__wg_00_01arch_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t.html" title="Workgroups to do the cooperative reduction." alt="" coords="5,5,192,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_20.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01matAcc__t_00_011_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01matAcc__t_00_011_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01matAcc__t_00_011_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01ma142eceda8d4b0cef3b9990847430423a.html" title="Workgroups to do the cooperative reduction." alt="" coords="5,5,208,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_21.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01matAcc__t_00_01num__cooperative__wg_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01matAcc__t_00_01num__cooperative__wg_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01matAcc__t_00_01num__cooperative__wg_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01mad5d1adea938e137c96761a4611a4c7d3.html" title="Workgroups to do the cooperative reduction. Specialized for Xe architecture." alt="" coords="5,5,204,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_22.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe_3_01dtype__a_00_01dtype__b_00_01dtype__mma__a_00_01dtype__mma__b_00_01dtype__mma__acc_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe_3_01dtype__a_00_01dtype__b_00_01dtype__mma__a_00_01dtype__mma__b_00_01dtype__mma__acc_01_4" id="agpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe_3_01dtype__a_00_01dtype__b_00_01dtype__mma__a_00_01dtype__mma__b_00_01dtype__mma__acc_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__fpu__xe.html" title=" " alt="" coords="5,5,248,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_23.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__xmx__xe_3_01dtype__a_00_01dtype__b_00_01dtype__mma__a_00_01dtype__mma__b_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__xmx__xe_3_01dtype__a_00_01dtype__b_00_01dtype__mma__a_00_01dtype__mma__b_01_4" id="agpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__xmx__xe_3_01dtype__a_00_01dtype__b_00_01dtype__mma__a_00_01dtype__mma__b_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__dtype__default__xmx__xe.html" title=" " alt="" coords="5,5,172,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_24.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_3_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_3_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_01_4" id="agpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe_3_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__fpu__xe.html" title=" " alt="" coords="5,5,240,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_25.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__xmx__xe_3_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__xmx__xe_3_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_01_4" id="agpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__xmx__xe_3_01mem__layout__a_00_01mem__layout__b_00_01mem__space__a_00_01mem__space__b_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__memory__default__xmx__xe.html" title=" " alt="" coords="5,5,240,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_26.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_3_01arch__attr_00_01dtype__mma_00_01tile__size__x__a_00_01tile__size__y__a_00_01block__size__x__a_00_01block__size__y__a_00_01tile__size__x__b_00_01tile__size__y__b_00_01block__size__x__b_00_01block__size__y__b_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_3_01arch__attr_00_01dtype__mma_00_01tile__size__x__a_00_01tile__size__y__a_00_01block__size__x__a_00_01block__size__y__a_00_01tile__size__x__b_00_01tile__size__y__b_00_01block__size__x__b_00_01block__size__y__b_01_4" id="agpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe_3_01arch__attr_00_01dtype__mma_00_01tile__size__x__a_00_01tile__size__y__a_00_01block__size__x__a_00_01block__size__y__a_00_01tile__size__x__b_00_01tile__size__y__b_00_01block__size__x__b_00_01block__size__y__b_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__fpu__xe.html" title=" " alt="" coords="5,5,209,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_27.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__xmx__xe_3_01arch__attr_00_01dtype__mma_00_01tile__size__x__a_00_01tile__size__y__a_00_01block__size__x__a_00_01block__size__y__a_00_01tile__size__x__b_00_01tile__size__y__b_00_01block__size__x__b_00_01block__size__y__b_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__xmx__xe_3_01arch__attr_00_01dtype__mma_00_01tile__size__x__a_00_01tile__size__y__a_00_01block__size__x__a_00_01block__size__y__a_00_01tile__size__x__b_00_01tile__size__y__b_00_01block__size__x__b_00_01block__size__y__b_01_4" id="agpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__xmx__xe_3_01arch__attr_00_01dtype__mma_00_01tile__size__x__a_00_01tile__size__y__a_00_01block__size__x__a_00_01block__size__y__a_00_01tile__size__x__b_00_01tile__size__y__b_00_01block__size__x__b_00_01block__size__y__b_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1detail_1_1check__tile__size__default__xmx__xe.html" title=" " alt="" coords="5,5,209,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_28.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__policy__default_3_01update__method___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__policy__default_3_01update__method___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__policy__default_3_01update__method___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html" title="Default epilogue policy for store C." alt="" coords="5,5,188,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_29.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html" title="Epilogue functor, specialized for quantization operator." alt="" coords="5,5,156,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_30.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op_3_01tile__op__t___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op_3_01tile__op__t___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op_3_01tile__op__t___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html" title="Epilogue policy for tile_op + store C fusion." alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_31.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy_00_01tile__shape_00_01mem__desc__c_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy_00_01tile__shape_00_01mem__desc__c_01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy_00_01tile__shape_00_01mem__desc__c_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1epilogue__t.html" title="Is the epilogue functor." alt="" coords="5,5,147,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_32.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_859d08e089de62b8785eb323001884e1.html" title="Is the epilogue functor specialized for epilogue_policy_default and Xe architecture." alt="" coords="5,5,229,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_33.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01update__method___0051e1da61b3bd9d28462310ba179a10e7.html" title="Epilogue arguments." alt="" coords="5,5,185,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_34.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_0342488e5e34a93e1ec1669be28813e3c.html" title="Is the epilogue functor specialized for epilogue_policy_quant_op and Xe architecture." alt="" coords="5,5,175,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_35.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_01quant__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_f13d07cec983a538669b91a1ed6ee4c6.html" title="Epilogue arguments." alt="" coords="5,5,220,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_36.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01fdfffbb48a21b909e0f0376722b8d7a2.html" title="Is the epilogue functor specialized for epilogue_policy_tile_op and Xe architecture." alt="" coords="5,5,217,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_37.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___00_01mem__desc__c__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0815fdfc5c1a66c2d9a8bcdc600e33585.html" title="Epilogue arguments." alt="" coords="5,5,173,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_38.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html" title=" " alt="" coords="5,5,168,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_39.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html" title="This is the group reduction." alt="" coords="5,5,196,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_40.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is__all__reduce_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html" title=" " alt="" coords="5,5,196,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_41.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01wg__size__x_00_01true_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01wg__size__x_00_01true_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01wg__size__x_00_01true_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html" title=" " alt="" coords="5,5,168,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_42.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_011_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_011_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_011_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html" title=" " alt="" coords="5,5,211,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_43.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html" title="This is the group row reduction(reduce_sum) + cooperative write out." alt="" coords="5,5,216,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_44.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01row__size_00_01wg__size__x_00_01wg__size__y_00_01max__simd__len_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html" title=" " alt="" coords="5,5,193,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_45.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4" id="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t.html" title=" " alt="" coords="5,5,195,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_46.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t.html" title=" " alt="" coords="5,5,207,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_47.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__cb4d0474e0a28c140fa444d1da09a494.html" title=" " alt="" coords="5,5,235,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_48.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_85855d35f221cf3a31c3a01f77253cdf.html" title=" " alt="" coords="5,5,200,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_49.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gradAdd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gradAdd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gradAdd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gra92c7b1e7d0db3d047617e99aa09b9df.html" title=" " alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_50.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___b59b7c4dd4da8b28b7c493261d10e46c.html" title=" " alt="" coords="5,5,172,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_51.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t.html" title=" " alt="" coords="5,5,191,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_52.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t.html" title=" " alt="" coords="5,5,207,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_53.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___d9ef3e21b9ea10bf2a0134a87c3add4a.html" title=" " alt="" coords="5,5,172,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_54.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__7bd6ac5d5274c089bfc0bfda44480c4d.html" title=" " alt="" coords="5,5,235,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_55.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropout__resAdd__ln_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropf3eeeee8529b0a6363a01d09fe71097b.html" title=" " alt="" coords="5,5,196,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_56.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_34050c7e3cd4aeb73d90116cb43adeb3.html" title=" " alt="" coords="5,5,200,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_57.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropout_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropou7cd6e677abcfc7a2bed3e7feb170def7.html" title=" " alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_58.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1mask__gen__t_3_01dtype__mask___00_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01random__simd___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1mask__gen__t_3_01dtype__mask___00_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01random__simd___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1mask__gen__t_3_01dtype__mask___00_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01random__simd___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1mask__gen__t.html" title=" " alt="" coords="5,5,197,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_59.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1mask__gen__t_3_01dtype__mask___00_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01random__simd___00_01arch___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1mask__gen__t_3_01dtype__mask___00_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01random__simd___00_01arch___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1mask__gen__t_3_01dtype__mask___00_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01random__simd___00_01arch___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1mask__gen__t_1_1arguments__t.html" title=" " alt="" coords="5,5,185,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_60.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1perf__tuning__knob__t_3_01k__stride___00_01stages___00_01sync__freq___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1perf__tuning__knob__t_3_01k__stride___00_01stages___00_01sync__freq___01_4" id="agpu_1_1xetla_1_1group_1_1perf__tuning__knob__t_3_01k__stride___00_01stages___00_01sync__freq___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html" title="Fine&#45;tune knobs for brgemm." alt="" coords="5,5,144,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_61.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape_00_01arch_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape_00_01arch_01_4" id="agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape_00_01arch_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html" title="Brgemm default pre_processing functor." alt="" coords="5,5,160,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_62.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4.html" title="Brgemm default pre_processing functor. Specialized for Xe architecture." alt="" coords="5,5,212,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_63.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,177,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_64.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape_00_01arch_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape_00_01arch_01_4" id="agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape_00_01arch_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html" title="Brgemm pre_processing functor with applying relu op to matA." alt="" coords="5,5,172,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_65.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4.html" title="Brgemm pre_processing functor with applying relu op to matA. Specialized for Xe architecture." alt="" coords="5,5,168,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_66.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01gpu_958b6a3aa9171dc712d3e1f2d7ad35dd.html" title=" " alt="" coords="5,5,209,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_67.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01arch___01_4" id="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t.html" title="Additional Ops that can be fused with row reduction processing flow." alt="" coords="5,5,171,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_68.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__inf93d2b0c91f6c4d3d0687dc6743768bc.html" title=" " alt="" coords="5,5,171,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_69.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__dropout__bwd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__dropout__bwd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__dropout__bwd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__6377f80bb195328d444af2dd5e7849c7.html" title=" " alt="" coords="5,5,185,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_70.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__gelu__w__bwd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__gelu__w__bwd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__gelu__w__bwd_00_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__c0f9f338d5e993265bcff2430f6030ee.html" title=" " alt="" coords="5,5,185,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_71.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__policy__bwd_3_01dtype__in_00_01dtype__acc_00_01arch__tag___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__policy__bwd_3_01dtype__in_00_01dtype__acc_00_01arch__tag___01_4" id="agpu_1_1xetla_1_1group_1_1softmax__policy__bwd_3_01dtype__in_00_01dtype__acc_00_01arch__tag___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__policy__bwd.html" title=" " alt="" coords="5,5,152,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_72.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__policy__fwd_3_01dtype__acc_00_01arch__tag___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__policy__fwd_3_01dtype__acc_00_01arch__tag___01_4" id="agpu_1_1xetla_1_1group_1_1softmax__policy__fwd_3_01dtype__acc_00_01arch__tag___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__policy__fwd.html" title=" " alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_73.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy_00_01tile__shape_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy_00_01tile__shape_01_4" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy_00_01tile__shape_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1softmax__t.html" title=" " alt="" coords="5,5,188,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_74.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acda1a271441348bf3d3e23aa53bad6eb9.html" title=" " alt="" coords="5,5,216,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_75.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__aaf2e5f57374d834d9b2f561be05ddd8c.html" title=" " alt="" coords="5,5,196,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_76.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__barrier__count" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__barrier__count" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__barrier__count">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__ab5a920ee52ce6ba0689e24d1285f5566.html" title=" " alt="" coords="5,5,196,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_77.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__slm__size" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__slm__size" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__slm__size">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__a41429c63d93cb078a73a411866c2d1db.html" title=" " alt="" coords="5,5,196,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_78.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc90582f6f8cb5a09b900a35996a4b06fd.html" title=" " alt="" coords="5,5,193,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_79.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc1ca9e3f8a02e7a4314cb145131d3c75.html" title=" " alt="" coords="5,5,228,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_80.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__barrier__count" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__barrier__count" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__barrier__count">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__ar7588689606780024e885d76ccdd3efc5.html" title=" " alt="" coords="5,5,193,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_81.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__slm__size" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__slm__size" id="agpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arch_1_1Xe_01_4_00_01tile__shape___01_4_1_1get__slm__size">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__ara933eeb15d678005bf66882086c74f5d.html" title=" " alt="" coords="5,5,193,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_82.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1tile__shape__t_3_01wg__tile__size__x___00_01wg__tile__size__y___00_01sg__tile__size__x___00_01sg__tile__size__y___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1tile__shape__t_3_01wg__tile__size__x___00_01wg__tile__size__y___00_01sg__tile__size__x___00_01sg__tile__size__y___01_4" id="agpu_1_1xetla_1_1group_1_1tile__shape__t_3_01wg__tile__size__x___00_01wg__tile__size__y___00_01sg__tile__size__x___00_01sg__tile__size__y___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html" title="Workgroup level tile shape description." alt="" coords="5,5,168,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_83.png" border="0" usemap="#agpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4" id="agpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t_3_01dtype__in_00_01dtype__out_00_01dtype__acc_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t.html" title=" " alt="" coords="5,5,165,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_84.png" border="0" usemap="#agpu_1_1xetla_1_1is__internal__type_3_01T_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1is__internal__type_3_01T_01_4" id="agpu_1_1xetla_1_1is__internal__type_3_01T_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1is__internal__type.html" title="Used to check if the type is xetla internal data type." alt="" coords="5,5,152,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_85.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___01_4" id="agpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t.html" title=" " alt="" coords="5,5,203,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_86.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1dispatch__policy__default_3_01arch__tag___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1dispatch__policy__default_3_01arch__tag___01_4" id="agpu_1_1xetla_1_1kernel_1_1dispatch__policy__default_3_01arch__tag___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default.html" title="Default GEMM implementation." alt="" coords="5,5,171,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_87.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing_3_01global__ratio___00_01local__ratio___00_01arch__tag___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing_3_01global__ratio___00_01local__ratio___00_01arch__tag___01_4" id="agpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing_3_01global__ratio___00_01local__ratio___00_01arch__tag___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing.html" title="Kslicing GEMM implementation." alt="" coords="5,5,180,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_88.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy_00_01brgemm__t_00_01epilogue__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy_00_01brgemm__t_00_01epilogue__t_01_4" id="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy_00_01brgemm__t_00_01epilogue__t_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1kernel_1_1gemm__t.html" title="GEMM functor." alt="" coords="5,5,188,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_89.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4" id="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_0051d16bedb91f5891d70e390cac9b64a4.html" title="Default GEMM functor, specialized for Xe architecture." alt="" coords="5,5,187,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_90.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_0db93540e69047ebd206bbd99ad0d08b4.html" title="GEMM arguments." alt="" coords="5,5,184,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_91.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratio___00_01local__kslicing__ratio___00_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratio___00_01local__kslicing__ratio___00_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4" id="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratio___00_01local__kslicing__ratio___00_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratiae9f80c882ba18776d69f655bbd0163d.html" title="Is the GEMM functor, specialized in kslicing dispatch policy and Xe architecture." alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_92.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratio___00_01local__kslicing__ratio___00_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratio___00_01local__kslicing__ratio___00_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratio___00_01local__kslicing__ratio___00_01gpu__arch_1_1Xe_01_4_00_01brgemm__t___00_01epilogue__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__rata2435eaf6b4dc1a469620cfab2d21f0a.html" title="GEMM arguments." alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_93.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01wg__num__m___00_01wg__num__n___00_01chunk__size___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01wg__num__m___00_01wg__num__n___00_01chunk__size___01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01wg__num__m___00_01wg__num__n___00_01chunk__size___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t.html" title="Sets up attribute of the layer norm." alt="" coords="5,5,204,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_94.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01arch___00_01ln__bwd__fused__op___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01arch___00_01ln__bwd__fused__op___01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01arch___00_01ln__bwd__fused__op___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t.html" title=" " alt="" coords="5,5,200,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_95.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84.html" title=" " alt="" coords="5,5,165,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_96.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w8c870e0747f737257129382bb64d56e0.html" title=" " alt="" coords="5,5,185,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_97.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1get__barrier__count" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1get__barrier__count" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1get__barrier__count">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wc6027ac29965333ffa97f8b5703c2982.html" title=" " alt="" coords="5,5,213,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_98.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1get__slm__size" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1get__slm__size" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01gpu__arch_1_1Xe_00_01ln__bwd__fused__op___01_4_1_1get__slm__size">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wd8d91116cddf28aca893d04fd21e65d8.html" title=" " alt="" coords="5,5,191,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_99.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01arch___00_01ln__fwd__fused__op___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01arch___00_01ln__fwd__fused__op___01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01arch___00_01ln__fwd__fused__op___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t.html" title=" " alt="" coords="5,5,163,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_100.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766.html" title=" " alt="" coords="5,5,191,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_101.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w678e01627b39f80350d654b1d9c8f6b0.html" title=" " alt="" coords="5,5,252,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_102.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1get__barrier__count" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1get__barrier__count" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1get__barrier__count">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wd08696fa56c321e029984c701d4f5730.html" title=" " alt="" coords="5,5,197,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_103.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1get__slm__size" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1get__slm__size" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1get__slm__size">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w1fae1b1d7e31ebc935e4665707a2f860.html" title=" " alt="" coords="5,5,197,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_104.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1parallel__mu__m2__t_3_01T_00_011_00_01N_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1parallel__mu__m2__t_3_01T_00_011_00_01N_01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1parallel__mu__m2__t_3_01T_00_011_00_01N_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w34b86ab2795b16851d713a3deae4a27a.html" title=" " alt="" coords="5,5,220,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_105.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1parallel__mu__m2__t_3_01T_00_01SZ_00_01N_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1parallel__mu__m2__t_3_01T_00_01SZ_00_01N_01_4" id="agpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__weight___00_01dtype__acc___00_01layer__norm__attr___00_01store__for__bwd___00_01gpu__arch_1_1Xe_00_01ln__fwd__fused__op___01_4_1_1parallel__mu__m2__t_3_01T_00_01SZ_00_01N_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w1874b19073e1f423699cbfc0c66a9c60.html" title=" " alt="" coords="5,5,220,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_106.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01is__dynamic__job___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01is__dynamic__job___01_4" id="agpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t_3_01wg__tile__n___00_01wg__tile__m___00_01sg__tile__n___00_01sg__tile__m___00_01is__dynamic__job___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t.html" title="Sets up attribute of the row reduction." alt="" coords="5,5,169,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_107.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01data__transformer__config___00_01mem__layout__in___00_01need__fp8__op_00_01arch___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01data__transformer__config___00_01mem__layout__in___00_01need__fp8__op_00_01arch___01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01data__transformer__config___00_01mem__layout__in___00_01need__fp8__op_00_01arch___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html" title="Is the data_transformer functor." alt="" coords="5,5,215,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_108.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html" title="Is the data_transformer functor for Xe Each time, each thread will load sg_tile_m x sg_tile_n data in..." alt="" coords="5,5,228,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_109.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01eee9a0dbc5ed89980f008e699edc33af.html" title="Arguments for gemm::run." alt="" coords="5,5,212,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_110.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1get__barrier__count" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1get__barrier__count" id="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1get__barrier__count">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_015454549f3796976cb10fe3722d61088d.html" title=" " alt="" coords="5,5,212,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_111.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1get__slm__size" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1get__slm__size" id="agpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01dtype__compute___00_01data__transformer__attr___00_01mem__layout__in___00_01need__fp8__op_00_01gpu__arch_1_1Xe_01_4_1_1get__slm__size">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01999440d6b40b8e03d91fb5048cb93856.html" title=" " alt="" coords="5,5,212,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_112.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_00_01Max__SeqLen_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_00_01Max__SeqLen_01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_00_01Max__SeqLen_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html" title=" " alt="" coords="5,5,251,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_113.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_00_01Max__SeqLen_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_00_01Max__SeqLen_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_00_01Max__SeqLen_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_1_1arguments__t.html" title="Arguments for xetla_softmax_bwd_t::run." alt="" coords="5,5,263,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_114.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html" title=" " alt="" coords="5,5,212,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_115.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_1_1arguments__t.html" title="Arguments for xetla_softmax_fwd_t::run." alt="" coords="5,5,212,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_116.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html" title=" " alt="" coords="5,5,251,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_117.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_3_01dtype__bwd__bin___00_01dtype__bwd__bot___00_01dtype__bwd__sfx___00_01dtype__bwd__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01Mkin__flag_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html" title="Arguments for xetla_softmax_bwd_t::run." alt="" coords="5,5,251,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_118.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html" title=" " alt="" coords="5,5,279,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_119.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_3_01dtype__bin___00_01dtype__bot___00_01dtype__sfx___00_01dtype__acc___00_01HWThreadNum_00_01Dopt__RandGenflag_00_01RandSIMD_00_01Max__SeqLen_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html" title="Arguments for xetla_softmax_fwd_t::run." alt="" coords="5,5,279,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_120.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01arch___00_01fused__op__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01arch___00_01fused__op__t___01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01arch___00_01fused__op__t___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html" title="Is the row_reduction functor." alt="" coords="5,5,191,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_121.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4" id="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html" title="Is the row_reduction functor for Xe The idea is threads in group will cooperatively process matrix_m ..." alt="" coords="5,5,183,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_122.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1arguments__t" id="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01d703f0733f6648ba84e612999daf0ef3.html" title=" " alt="" coords="5,5,183,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_123.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1get__barrier__count" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1get__barrier__count" id="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1get__barrier__count">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01ef61a28dd8e024a554c3d6b6a7c91b5a.html" title=" " alt="" coords="5,5,187,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_124.png" border="0" usemap="#agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1get__slm__size" alt=""/>
<map name="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1get__slm__size" id="agpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01dtype__acc___00_01reduction__attr___00_01gpu__arch_1_1Xe_00_01fused__op__t___01_4_1_1get__slm__size">
<area shape="rect" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_012cbcb158999a8b0a10ed2f46addec6df.html" title=" " alt="" coords="5,5,183,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_125.png" border="0" usemap="#agpu_1_1xetla_1_1load__store__attr__t_3_01ARCH___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1load__store__attr__t_3_01ARCH___01_4" id="agpu_1_1xetla_1_1load__store__attr__t_3_01ARCH___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1load__store__attr__t.html" title=" " alt="" coords="5,5,152,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_126.png" border="0" usemap="#agpu_1_1xetla_1_1load__store__attr__t_3_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1load__store__attr__t_3_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1load__store__attr__t_3_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1load__store__attr__t_3_01gpu__arch_1_1Xe_01_4.html" title=" " alt="" coords="5,5,164,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_127.png" border="0" usemap="#agpu_1_1xetla_1_1mem__base__t_3_01dtype_00_01space_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__base__t_3_01dtype_00_01space_01_4" id="agpu_1_1xetla_1_1mem__base__t_3_01dtype_00_01space_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__base__t.html" title=" " alt="" coords="5,5,156,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_128.png" border="0" usemap="#agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4" id="agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4.html" title=" " alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_129.png" border="0" usemap="#agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4" id="agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4.html" title=" " alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_130.png" border="0" usemap="#agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01space___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01space___01_4" id="agpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01space___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__base__t.html" title=" " alt="" coords="5,5,156,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_131.png" border="0" usemap="#agpu_1_1xetla_1_1mem__coord__t_3_012_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__coord__t_3_012_01_4" id="agpu_1_1xetla_1_1mem__coord__t_3_012_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__coord__t_3_012_01_4.html" title=" " alt="" coords="5,5,160,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_132.png" border="0" usemap="#agpu_1_1xetla_1_1mem__coord__t_3_01dim_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__coord__t_3_01dim_01_4" id="agpu_1_1xetla_1_1mem__coord__t_3_01dim_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__coord__t.html" title=" " alt="" coords="5,5,160,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_133.png" border="0" usemap="#agpu_1_1xetla_1_1mem__coord__t_3_01dim_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__coord__t_3_01dim_01_4" id="agpu_1_1xetla_1_1mem__coord__t_3_01dim_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__coord__t.html" title=" " alt="" coords="5,5,160,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_134.png" border="0" usemap="#agpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_012_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_012_01_4" id="agpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_012_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_012_01_4.html" title=" " alt="" coords="5,5,156,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_135.png" border="0" usemap="#agpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_01dim___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_01dim___01_4" id="agpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_01dim___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__desc__t.html" title=" " alt="" coords="5,5,156,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_136.png" border="0" usemap="#agpu_1_1xetla_1_1mem__desc__t_3_01dtype__in_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__desc__t_3_01dtype__in_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4" id="agpu_1_1xetla_1_1mem__desc__t_3_01dtype__in_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__desc__t.html" title=" " alt="" coords="5,5,181,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_137.png" border="0" usemap="#agpu_1_1xetla_1_1mem__desc__t_3_01dtype__mask_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__desc__t_3_01dtype__mask_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4" id="agpu_1_1xetla_1_1mem__desc__t_3_01dtype__mask_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__desc__t.html" title=" " alt="" coords="5,5,228,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_138.png" border="0" usemap="#agpu_1_1xetla_1_1mem__desc__t_3_01dtype__out_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__desc__t_3_01dtype__out_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4" id="agpu_1_1xetla_1_1mem__desc__t_3_01dtype__out_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__desc__t.html" title=" " alt="" coords="5,5,187,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_139.png" border="0" usemap="#agpu_1_1xetla_1_1mem__shape__t_3_012_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__shape__t_3_012_01_4" id="agpu_1_1xetla_1_1mem__shape__t_3_012_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__shape__t_3_012_01_4.html" title=" " alt="" coords="5,5,164,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_140.png" border="0" usemap="#agpu_1_1xetla_1_1mem__shape__t_3_01dim_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__shape__t_3_01dim_01_4" id="agpu_1_1xetla_1_1mem__shape__t_3_01dim_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__shape__t.html" title=" " alt="" coords="5,5,164,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_141.png" border="0" usemap="#agpu_1_1xetla_1_1mem__shape__t_3_01dim_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mem__shape__t_3_01dim_01_4" id="agpu_1_1xetla_1_1mem__shape__t_3_01dim_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mem__shape__t.html" title=" " alt="" coords="5,5,164,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_142.png" border="0" usemap="#agpu_1_1xetla_1_1mma__attr__t_3_01ARCH___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mma__attr__t_3_01ARCH___01_4" id="agpu_1_1xetla_1_1mma__attr__t_3_01ARCH___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mma__attr__t.html" title=" " alt="" coords="5,5,148,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_143.png" border="0" usemap="#agpu_1_1xetla_1_1mma__attr__t_3_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1mma__attr__t_3_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1mma__attr__t_3_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1mma__attr__t_3_01gpu__arch_1_1Xe_01_4.html" title=" " alt="" coords="5,5,148,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_144.png" border="0" usemap="#agpu_1_1xetla_1_1native__type_3_01bf16_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1native__type_3_01bf16_01_4" id="agpu_1_1xetla_1_1native__type_3_01bf16_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1native__type_3_01bf16_01_4.html" title="Set bfloat16 as the native data type of bf16." alt="" coords="5,5,125,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_145.png" border="0" usemap="#agpu_1_1xetla_1_1native__type_3_01T_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1native__type_3_01T_01_4" id="agpu_1_1xetla_1_1native__type_3_01T_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1native__type.html" title="Set the native data type of T." alt="" coords="5,5,125,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_146.png" border="0" usemap="#agpu_1_1xetla_1_1native__type_3_01tf32_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1native__type_3_01tf32_01_4" id="agpu_1_1xetla_1_1native__type_3_01tf32_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1native__type_3_01tf32_01_4.html" title="Set uint32_t as the native data type of tf32." alt="" coords="5,5,125,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_147.png" border="0" usemap="#agpu_1_1xetla_1_1register__attr__t_3_01ARCH___00_01GRF__MODE___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1register__attr__t_3_01ARCH___00_01GRF__MODE___01_4" id="agpu_1_1xetla_1_1register__attr__t_3_01ARCH___00_01GRF__MODE___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1register__attr__t.html" title=" " alt="" coords="5,5,220,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_148.png" border="0" usemap="#agpu_1_1xetla_1_1register__attr__t_3_01gpu__arch_1_1Xe_00_01grf__mode_1_1double__grf_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1register__attr__t_3_01gpu__arch_1_1Xe_00_01grf__mode_1_1double__grf_01_4" id="agpu_1_1xetla_1_1register__attr__t_3_01gpu__arch_1_1Xe_00_01grf__mode_1_1double__grf_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1register__attr__t_3_01gpu__arch_1_1Xe_00_01grf__mode_1_1double__grf_01_4.html" title=" " alt="" coords="5,5,164,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_149.png" border="0" usemap="#agpu_1_1xetla_1_1result__overwrite" alt=""/>
<map name="agpu_1_1xetla_1_1result__overwrite" id="agpu_1_1xetla_1_1result__overwrite">
<area shape="rect" href="structgpu_1_1xetla_1_1result__overwrite.html" title="Result will be overwritten." alt="" coords="5,5,124,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_150.png" border="0" usemap="#agpu_1_1xetla_1_1result__reduce__sum" alt=""/>
<map name="agpu_1_1xetla_1_1result__reduce__sum" id="agpu_1_1xetla_1_1result__reduce__sum">
<area shape="rect" href="structgpu_1_1xetla_1_1result__reduce__sum.html" title="Result will be summed up with old data in memory." alt="" coords="5,5,124,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_151.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t.html" title="Is the bias_add op functor." alt="" coords="5,5,164,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_152.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4.html" title="Is the bias_add op functor, specialized for Xe architecture." alt="" coords="5,5,164,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_153.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,164,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_154.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_091_00_01remain__args__t_8_8_8_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_091_00_01remain__args__t_8_8_8_01_4" id="agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_091_00_01remain__args__t_8_8_8_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t.html" title=" " alt="" coords="5,5,161,75"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01curr__args__t_00_01remain__args__t_8_8_8_01_4.html" title=" " alt="" coords="209,49,355,119"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t.html" title=" " alt="" coords="10,99,157,154"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_155.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01tile__op__args__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01tile__op__args__t_01_4" id="agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01tile__op__args__t_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t.html" title=" " alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_156.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t_3_01tile__op__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t_3_01tile__op__t_01_4" id="agpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t_3_01tile__op__t_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t.html" title=" " alt="" coords="5,5,145,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_157.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__load__type_3_01tile__t_00_01payload__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__load__type_3_01tile__t_00_01payload__t_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__load__type_3_01tile__t_00_01payload__t_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__load__type.html" title=" " alt="" coords="5,5,176,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_158.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__prefetch__type_3_01payload__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__prefetch__type_3_01payload__t_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__prefetch__type_3_01payload__t_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__prefetch__type.html" title=" " alt="" coords="5,5,163,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_159.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__store__type_3_01tile__t_00_01payload__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__store__type_3_01tile__t_00_01payload__t_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1check__store__type_3_01tile__t_00_01payload__t_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__store__type.html" title=" " alt="" coords="5,5,176,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_160.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_010_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_010_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_010_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_010_01_4.html" title=" " alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_161.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_01b_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_01b_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_01b_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html" title=" " alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_162.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01false_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01false_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01false_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01false_01_4.html" title=" " alt="" coords="5,5,157,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_163.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01K__gt__eq__N_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01K__gt__eq__N_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01K__gt__eq__N_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2.html" title="Compute next power of 2 of a constexpr with guaranteed compile&#45;time evaluation." alt="" coords="5,5,157,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_164.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01true_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01true_01_4" id="agpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01true_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01true_01_4.html" title=" " alt="" coords="5,5,157,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_165.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t.html" title="Is the dropout op functor." alt="" coords="5,5,155,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_166.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4.html" title="Is the dropout op functor, specialized for Xe architecture." alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_167.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,168,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_168.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind_00_01dtype__in_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind_00_01dtype__in_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind_00_01dtype__in_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t.html" title="Is the element&#45;wise reduce op functor." alt="" coords="5,5,160,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_169.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4.html" title="Is the element&#45;wise reduce op functor, specialized for Xe architecture." alt="" coords="5,5,168,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_170.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00b3307d6d66a79c31b4e821c4e0de2150.html" title=" " alt="" coords="5,5,227,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_171.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t.html" title="Is the element&#45;wise gelu backward op functor." alt="" coords="5,5,165,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_172.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4.html" title="Is the element&#45;wise gelu backward op functor, specialized for Xe architecture." alt="" coords="5,5,165,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_173.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,227,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_174.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t" id="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t.html" title="Is the element&#45;wise gelu inference forward op functor." alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_175.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t_1_1arguments__t.html" title=" " alt="" coords="5,5,197,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_176.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t.html" title="Is the element&#45;wise gelu training forward op functor." alt="" coords="5,5,177,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_177.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4.html" title="Is the element&#45;wise gelu training forward op functor, specialized for Xe architecture." alt="" coords="5,5,177,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_178.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,235,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_179.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01arch__tag_00_01mem__layout___00_01reg__layout___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01arch__tag_00_01mem__layout___00_01reg__layout___01_4" id="agpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01arch__tag_00_01mem__layout___00_01reg__layout___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto.html" title=" " alt="" coords="5,5,196,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_180.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01gpu__arch_1_1Xe_00_01mem__layout_1_1row__major_00_01reg__layout_1_1tiled_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01gpu__arch_1_1Xe_00_01mem__layout_1_1row__major_00_01reg__layout_1_1tiled_01_4" id="agpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01gpu__arch_1_1Xe_00_01mem__layout_1_1row__major_00_01reg__layout_1_1tiled_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_043561ddbe884fdfdc5805813b0293052.html" title=" " alt="" coords="5,5,200,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_181.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01arch__tag_00_01mem__layout___00_01reg__layout___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01arch__tag_00_01mem__layout___00_01reg__layout___01_4" id="agpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01arch__tag_00_01mem__layout___00_01reg__layout___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto.html" title=" " alt="" coords="5,5,196,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_182.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01gpu__arch_1_1Xe_00_01mem__layout_1_1row__major_00_01reg__layout_1_1tiled_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01gpu__arch_1_1Xe_00_01mem__layout_1_1row__major_00_01reg__layout_1_1tiled_01_4" id="agpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_01tile__size__y_00_01gpu__arch_1_1Xe_00_01mem__layout_1_1row__major_00_01reg__layout_1_1tiled_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_7188bde0744e02dc2363bd5e8a330d24.html" title=" " alt="" coords="5,5,200,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_183.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype_00_01tile__desc_00_01message__type_00_01memory__layout_00_01memory__space_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype_00_01tile__desc_00_01message__type_00_01memory__layout_00_01memory__space_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype_00_01tile__desc_00_01message__type_00_01memory__layout_00_01memory__space_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title="Is to illustrate the memory information." alt="" coords="5,5,221,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_184.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1atomic__add_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1atomic__add_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1atomic__add_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1d44935cfd2d9fbcb517f77b34aee250d.html" title="Is to describe the global memory surface for atomic store For atomic store, we need to prepare necess..." alt="" coords="5,5,220,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_185.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_147e897667466bee4b1df4af591b57456.html" title="Is to describe the global memory surface for block&#45;1d load/store For a block&#45;1d payload message we ne..." alt="" coords="5,5,212,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_186.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1f0a2e0555f50e1106c25d511b2ef330c.html" title="Is to describe the shared local memory surface for block&#45;1d load/store." alt="" coords="5,5,204,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_187.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__2d_00_01mem__layout___00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__2d_00_01mem__layout___00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1block__2d_00_01mem__layout___00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_18465855538f8a6320758be5c96a1b436.html" title="Is to describe the global memory surface for block&#45;2d load/store for each block in one tile,..." alt="" coords="5,5,240,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_188.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1scatter_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1scatter_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1_1scatter_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a7116e3500e7d436cd40eb16a8981457.html" title="Is to describe the shared local memory surface for scatter load/store." alt="" coords="5,5,184,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_189.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout_1_1vnni__tiled__col__major_01_4_00_01msg__type_1_1scatter_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout_1_1vnni__tiled__col__major_01_4_00_01msg__type_1_1scatter_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout_1_1vnni__tiled__col__major_01_4_00_01msg__type_1_1scatter_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_12caaae346d41f6005357bdd14a3a96e.html" title="Is to describe the shared local memory surface for scattering store." alt="" coords="5,5,237,148"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_190.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__acc_00_01local__ld__tile__desc__t_00_01subgroup_1_1msg__type__v_3_01local__ld__tile__desc__t_00_01mem__space_1_1local_01_4_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__acc_00_01local__ld__tile__desc__t_00_01subgroup_1_1msg__type__v_3_01local__ld__tile__desc__t_00_01mem__space_1_1local_01_4_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__acc_00_01local__ld__tile__desc__t_00_01subgroup_1_1msg__type__v_3_01local__ld__tile__desc__t_00_01mem__space_1_1local_01_4_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,212,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_191.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__acc_00_01local__st__tile__desc__t_00_01subgroup_1_1msg__type__v_3_01local__st__tile__desc__t_00_01mem__space_1_1local_01_4_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__acc_00_01local__st__tile__desc__t_00_01subgroup_1_1msg__type__v_3_01local__st__tile__desc__t_00_01mem__space_1_1local_01_4_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__acc_00_01local__st__tile__desc__t_00_01subgroup_1_1msg__type__v_3_01local__st__tile__desc__t_00_01mem__space_1_1local_01_4_00_01mem__layout_1_1row__major_00_01mem__space_1_1local_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,212,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_192.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__in_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__in_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__in_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,216,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_193.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01ln__bwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01ln__bwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01ln__bwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_194.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_195.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01mask__out__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01mask__out__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__mask_00_01mask__out__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,216,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_196.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__out_00_01ln__bwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__out_00_01ln__bwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__out_00_01ln__bwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_197.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__out_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__out_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype__out_00_01ln__fwd__tile__desc__t_00_01msg__type_1_1block__1d_00_01mem__layout_1_1row__major_00_01mem__space_1_1global_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html" title=" " alt="" coords="5,5,207,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_198.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1msg__type__query_3_01tile__desc___00_01memory__space_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1msg__type__query_3_01tile__desc___00_01memory__space_01_4" id="agpu_1_1xetla_1_1subgroup_1_1msg__type__query_3_01tile__desc___00_01memory__space_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1msg__type__query.html" title=" " alt="" coords="5,5,179,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_199.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1none__op__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1none__op__t" id="agpu_1_1xetla_1_1subgroup_1_1none__op__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1none__op__t.html" title="Is none op functor, for placeholder purpose." alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_200.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1none__op__t_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1none__op__t_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1none__op__t_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1none__op__t_1_1arguments__t.html" title=" " alt="" coords="5,5,176,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_201.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_3_01dtype___00_01N_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_3_01dtype___00_01N_01_4" id="agpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_3_01dtype___00_01N_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1polynomial__op__t.html" title=" " alt="" coords="5,5,209,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_202.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_3_01dtype___00_01N_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_3_01dtype___00_01N_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_3_01dtype___00_01N_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_1_1arguments__t.html" title=" " alt="" coords="5,5,173,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_203.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__layout___00_01mem__space_1_1local_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__layout___00_01mem__space_1_1local_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__layout___00_01mem__space_1_1local_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l07cbb4a3da2d2f362ea2b0be0bf263d1.html" title="Is to describe the memory infomation to prefetch data to cache data located in shared local memory,..." alt="" coords="5,5,188,104"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_204.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__layout___00_01mem__space___00_01cooperative__num___00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__layout___00_01mem__space___00_01cooperative__num___00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__layout___00_01mem__space___00_01cooperative__num___00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html" title="Is to illustrate the memory information to prefetch data to cache." alt="" coords="5,5,216,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_205.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_011_00_01block__size__x___00_011_00_01reg__layout___01_4_00_01mem__layout___00_01mem__space_1_1global_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_011_00_01block__size__x___00_011_00_01reg__layout___01_4_00_01mem__layout___00_01mem__space_1_1global_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_011_00_01block__size__x___00_011_00_01reg__layout___01_4_00_01mem__layout___00_01mem__space_1_1global_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__06c116c495cc183ecda05a11c0297a5c.html" title="Is to describe the memory memory to prefetch data to cache data in global memory will be prefetched i..." alt="" coords="5,5,204,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_206.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout___01_4_00_01mem__layout___00_01mem__space_1_1global_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout___01_4_00_01mem__layout___00_01mem__space_1_1global_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout___01_4_00_01mem__layout___00_01mem__space_1_1global_00_01cooperative__num___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__eae11e2a5dc03b57aba8e7fbf8cb8116.html" title="Is to describe the global memory surface to prefetch data to cache data in global memory will be pref..." alt="" coords="5,5,231,133"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_207.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1quant__op__t.html" title="Is the quantization op functor." alt="" coords="5,5,181,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_208.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4.html" title="Is the quantization op functor, specialized for Xe architecture." alt="" coords="5,5,181,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_209.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,181,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_210.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1relu__op__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1relu__op__t" id="agpu_1_1xetla_1_1subgroup_1_1relu__op__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1relu__op__t.html" title="Is the element&#45;wise relu op functor." alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_211.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1relu__op__t_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1relu__op__t_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1relu__op__t_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1relu__op__t_1_1arguments__t.html" title=" " alt="" coords="5,5,168,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_212.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t.html" title="Is the random number generator and dropout op functor." alt="" coords="5,5,180,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_213.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4.html" title="Is the random number generator and dropout op functor, specialized for Xe architecture." alt="" coords="5,5,180,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_214.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,180,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_215.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t.html" title="Is the scalar_multiply op functor." alt="" coords="5,5,175,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_216.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4.html" title="Is the scalar_multiply op functor, specialized for Xe architecture." alt="" coords="5,5,175,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_217.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t" id="agpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01gpu__arch_1_1Xe_01_4_1_1arguments__t.html" title=" " alt="" coords="5,5,227,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_218.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout___01_4" id="agpu_1_1xetla_1_1subgroup_1_1tile__desc__t_3_01tile__size__x___00_01tile__size__y___00_01block__size__x___00_01block__size__y___00_01reg__layout___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html" title="Is to illustrate the tile information about a sub matrix." alt="" coords="5,5,175,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_219.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__div" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__div" id="agpu_1_1xetla_1_1subgroup_1_1tile__div">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__div.html" title=" " alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_220.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__minus" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__minus" id="agpu_1_1xetla_1_1subgroup_1_1tile__minus">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__minus.html" title=" " alt="" coords="5,5,145,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_221.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t_00_01matB__t_00_01matAcc__src__t_00_01matAcc__dst__t_00_01engine_00_01arch__tag_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t_00_01matB__t_00_01matAcc__src__t_00_01matAcc__dst__t_00_01engine_00_01arch__tag_01_4" id="agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t_00_01matB__t_00_01matAcc__src__t_00_01matAcc__dst__t_00_01engine_00_01arch__tag_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html" title="Is the xetla tile mma operation definition API." alt="" coords="5,5,167,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_222.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t___00_01matAcc__dst__t___00_01mma__engine_1_1fpu_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t___00_01matAcc__dst__t___00_01mma__engine_1_1fpu_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t___00_01matAcc__dst__t___00_01mma__engine_1_1fpu_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t_5e326f93053a5dc419a1202cd6d31c87.html" title="Is the tile mma operation functor, specialized for Xe and fpu engine." alt="" coords="5,5,192,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_223.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t___00_01matAcc__dst__t___00_01mma__engine_1_1xmx_00_01gpu__arch_1_1Xe_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t___00_01matAcc__dst__t___00_01mma__engine_1_1xmx_00_01gpu__arch_1_1Xe_01_4" id="agpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t___00_01matAcc__dst__t___00_01mma__engine_1_1xmx_00_01gpu__arch_1_1Xe_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matA__t___00_01matB__t___00_01matAcc__src__t_7f67d172949e9727b2f7953429f66a95.html" title="Is the tile mma operation functor, specialized for Xe and matrix engine." alt="" coords="5,5,200,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_224.png" border="0" usemap="#agpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t_3_01idx_00_01tile__op__args__t_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t_3_01idx_00_01tile__op__args__t_01_4" id="agpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t_3_01idx_00_01tile__op__args__t_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t.html" title=" " alt="" coords="5,5,168,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_225.png" border="0" usemap="#agpu_1_1xetla_1_1tf32" alt=""/>
<map name="agpu_1_1xetla_1_1tf32" id="agpu_1_1xetla_1_1tf32">
<area shape="rect" href="structgpu_1_1xetla_1_1tf32.html" title="xetla tf32 data type." alt="" coords="5,5,113,31"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_226.png" border="0" usemap="#agpu_1_1xetla_1_1uint__type_3_01T_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1uint__type_3_01T_01_4" id="agpu_1_1xetla_1_1uint__type_3_01T_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1uint__type.html" title="Get the unit representation of type T." alt="" coords="5,5,176,31"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_227.png" border="0" usemap="#agpu_1_1xetla_1_1work__group__t_3_01size___01_4" alt=""/>
<map name="agpu_1_1xetla_1_1work__group__t_3_01size___01_4" id="agpu_1_1xetla_1_1work__group__t_3_01size___01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1work__group__t.html" title="Define a workgroup scope for a specific problem shape." alt="" coords="5,5,159,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_228.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__exec__item_3_01dims_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__exec__item_3_01dims_01_4" id="agpu_1_1xetla_1_1xetla__exec__item_3_01dims_01_4">
<area shape="rect" href="classgpu_1_1xetla_1_1xetla__exec__item.html" title="The item struct to explict identify the group / local id information." alt="" coords="5,5,156,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_229.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__nbarrier__t_3_01N__SG_00_01N__SG_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__nbarrier__t_3_01N__SG_00_01N__SG_01_4" id="agpu_1_1xetla_1_1xetla__nbarrier__t_3_01N__SG_00_01N__SG_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html" title=" " alt="" coords="5,5,171,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_230.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__nbarrier__t_3_01num__producers_00_01num__consumers_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__nbarrier__t_3_01num__producers_00_01num__consumers_01_4" id="agpu_1_1xetla_1_1xetla__nbarrier__t_3_01num__producers_00_01num__consumers_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html" title="xetla nbarrier definition API." alt="" coords="5,5,256,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_231.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__nbarrier__t_3_01wg__size__y_00_01wg__size__y_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__nbarrier__t_3_01wg__size__y_00_01wg__size__y_01_4" id="agpu_1_1xetla_1_1xetla__nbarrier__t_3_01wg__size__y_00_01wg__size__y_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html" title=" " alt="" coords="5,5,192,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_232.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__rand__t_3_0116_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__rand__t_3_0116_01_4" id="agpu_1_1xetla_1_1xetla__rand__t_3_0116_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__rand__t.html" title=" " alt="" coords="5,5,152,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_233.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__rand__t_3_01random__simd_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__rand__t_3_01random__simd_01_4" id="agpu_1_1xetla_1_1xetla__rand__t_3_01random__simd_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__rand__t.html" title=" " alt="" coords="5,5,152,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_234.png" border="0" usemap="#agpu_1_1xetla_1_1xetla__rand__t_3_01SIMD_00_01round_01_4" alt=""/>
<map name="agpu_1_1xetla_1_1xetla__rand__t_3_01SIMD_00_01round_01_4" id="agpu_1_1xetla_1_1xetla__rand__t_3_01SIMD_00_01round_01_4">
<area shape="rect" href="structgpu_1_1xetla_1_1xetla__rand__t.html" title=" " alt="" coords="5,5,152,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_235.png" border="0" usemap="#agpu_1_1xetla_1_1xettp__saturation__off__tag" alt=""/>
<map name="agpu_1_1xetla_1_1xettp__saturation__off__tag" id="agpu_1_1xetla_1_1xettp__saturation__off__tag">
<area shape="rect" href="classgpu_1_1xetla_1_1xettp__saturation__off__tag.html" title=" " alt="" coords="5,5,185,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_236.png" border="0" usemap="#agpu_1_1xetla_1_1xettp__saturation__on__tag" alt=""/>
<map name="agpu_1_1xetla_1_1xettp__saturation__on__tag" id="agpu_1_1xetla_1_1xettp__saturation__on__tag">
<area shape="rect" href="classgpu_1_1xetla_1_1xettp__saturation__on__tag.html" title=" " alt="" coords="5,5,185,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_237.png" border="0" usemap="#agru__config__t" alt=""/>
<map name="agru__config__t" id="agru__config__t">
<area shape="rect" href="classgru__config__t.html" title=" " alt="" coords="5,5,97,31"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_238.png" border="0" usemap="#agru__layer_3_01T_00_01Act__T_00_01wg__tile__m_00_01wg__tile__n_00_01sg__tile__m_00_01sg__tile__n_00_01sg__tile__k_00_01layout__input_00_01layout__weight_00_01layout__out_00_01mem__loc__input_00_01mem__loc__weight_00_01mem__loc__out_00_01periodic__sync__interval_01_4" alt=""/>
<map name="agru__layer_3_01T_00_01Act__T_00_01wg__tile__m_00_01wg__tile__n_00_01sg__tile__m_00_01sg__tile__n_00_01sg__tile__k_00_01layout__input_00_01layout__weight_00_01layout__out_00_01mem__loc__input_00_01mem__loc__weight_00_01mem__loc__out_00_01periodic__sync__interval_01_4" id="agru__layer_3_01T_00_01Act__T_00_01wg__tile__m_00_01wg__tile__n_00_01sg__tile__m_00_01sg__tile__n_00_01sg__tile__k_00_01layout__input_00_01layout__weight_00_01layout__out_00_01mem__loc__input_00_01mem__loc__weight_00_01mem__loc__out_00_01periodic__sync__interval_01_4">
<area shape="rect" href="structgru__layer.html" title=" " alt="" coords="5,5,256,119"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_239.png" border="0" usemap="#akernel__xcoder__gru__fusion_3_01input__T_00_01Act__T_00_01wg__tile__m__t_00_01wg__tile__n__t_00_01sg__tile__m__t_00_01sg__tile__n__t_00_01sg__tile__k__t_01_4" alt=""/>
<map name="akernel__xcoder__gru__fusion_3_01input__T_00_01Act__T_00_01wg__tile__m__t_00_01wg__tile__n__t_00_01sg__tile__m__t_00_01sg__tile__n__t_00_01sg__tile__k__t_01_4" id="akernel__xcoder__gru__fusion_3_01input__T_00_01Act__T_00_01wg__tile__m__t_00_01wg__tile__n__t_00_01sg__tile__m__t_00_01sg__tile__n__t_00_01sg__tile__k__t_01_4">
<area shape="rect" href="structkernel__xcoder__gru__fusion.html" title=" " alt="" coords="5,5,211,75"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_240.png" border="0" usemap="#aln__bwd__tile__desc__t" alt=""/>
<map name="aln__bwd__tile__desc__t" id="aln__bwd__tile__desc__t">
<area shape="rect" title=" " alt="" coords="5,60,137,85"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="185,5,333,60"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="185,84,333,139"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_241.png" border="0" usemap="#aln__fwd__tile__desc__t" alt=""/>
<map name="aln__fwd__tile__desc__t" id="aln__fwd__tile__desc__t">
<area shape="rect" title=" " alt="" coords="5,99,133,124"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="184,5,324,60"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="182,84,326,139"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="181,163,327,217"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_242.png" border="0" usemap="#alocal__ld__tile__desc__t" alt=""/>
<map name="alocal__ld__tile__desc__t" id="alocal__ld__tile__desc__t">
<area shape="rect" title=" " alt="" coords="5,20,141,45"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="189,5,341,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_243.png" border="0" usemap="#alocal__st__tile__desc__t" alt=""/>
<map name="alocal__st__tile__desc__t" id="alocal__st__tile__desc__t">
<area shape="rect" title=" " alt="" coords="5,20,143,45"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="191,5,344,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_244.png" border="0" usemap="#amask__out__tile__desc__t" alt=""/>
<map name="amask__out__tile__desc__t" id="amask__out__tile__desc__t">
<area shape="rect" title=" " alt="" coords="5,20,155,45"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title=" " alt="" coords="203,5,368,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_245.png" border="0" usemap="#astd_1_1false__type" alt=""/>
<map name="astd_1_1false__type" id="astd_1_1false__type">
<area shape="rect" title=" " alt="" coords="5,13,112,38"/>
<area shape="rect" href="structgpu_1_1xetla_1_1is__host__callable.html" title=" " alt="" coords="160,5,329,45"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_246.png" border="0" usemap="#astd_1_1true__type" alt=""/>
<map name="astd_1_1true__type" id="astd_1_1true__type">
<area shape="rect" title=" " alt="" coords="5,74,108,99"/>
<area shape="rect" href="structgpu_1_1xetla_1_1is__host__callable_3_01T_00_01std_1_1enable__if__t_3_01T_1_1host__callable_0a_0atrue_01_4_01_4.html" title=" " alt="" coords="166,5,330,75"/>
<area shape="rect" href="structsycl_1_1is__device__copyable_3_01T_00_01std_1_1enable__if__t_3_01gpu_1_1xetla_1_1is__host_cf13af5cc49ff51c2d56dc67f2e77257.html" title=" " alt="" coords="156,99,340,168"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_247.png" border="0" usemap="#atile__desc__" alt=""/>
<map name="atile__desc__" id="atile__desc__">
<area shape="rect" title=" " alt="" coords="5,20,87,45"/>
<area shape="rect" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html" title="Is a struct contains some register file." alt="" coords="135,5,275,60"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_248.png" border="0" usemap="#axetla__softmax__fwd__t_3_01dtype__in___00_01dtype__out___00_01tile__shape___00_01mem__space__in___00_01mem__space__out___00_01SIMD___00_01thread__num___00_01softmax__size___01_4" alt=""/>
<map name="axetla__softmax__fwd__t_3_01dtype__in___00_01dtype__out___00_01tile__shape___00_01mem__space__in___00_01mem__space__out___00_01SIMD___00_01thread__num___00_01softmax__size___01_4" id="axetla__softmax__fwd__t_3_01dtype__in___00_01dtype__out___00_01tile__shape___00_01mem__space__in___00_01mem__space__out___00_01SIMD___00_01thread__num___00_01softmax__size___01_4">
<area shape="rect" href="structxetla__softmax__fwd__t.html" title=" " alt="" coords="5,5,221,89"/>
</map>
</td></tr>
<tr><td><img src="inherit_graph_249.png" border="0" usemap="#axetla__softmax__fwd__t_3_01dtype__in___00_01dtype__out___00_01tile__shape___00_01mem__space__in___00_01mem__space__out___00_01SIMD___00_01thread__num___00_01softmax__size___01_4_1_1arguments__t" alt=""/>
<map name="axetla__softmax__fwd__t_3_01dtype__in___00_01dtype__out___00_01tile__shape___00_01mem__space__in___00_01mem__space__out___00_01SIMD___00_01thread__num___00_01softmax__size___01_4_1_1arguments__t" id="axetla__softmax__fwd__t_3_01dtype__in___00_01dtype__out___00_01tile__shape___00_01mem__space__in___00_01mem__space__out___00_01SIMD___00_01thread__num___00_01softmax__size___01_4_1_1arguments__t">
<area shape="rect" href="structxetla__softmax__fwd__t_1_1arguments__t.html" title=" " alt="" coords="5,5,203,104"/>
</map>
</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
