//Agnisys, Inc. ***** Copyright 2018 All Rights Reserved. *****
//
//*** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***
// created on        : 2019-12-24T12:11:41.197+05:30
// created by        :
// generated by      : Administrator
// generated from    : C:\Users\Administrator\Documents\github\git_test\proj2\juyhg\juyhg.idsng
// IDesignSpec rev   : idsbatch v 6.16.4.7

//*** This code is generated with following settings ***
// Reg Width                  : 32
// Address Unit               : 8
// C++ Types int              : hwint
// Bus Type                   : PROPRIETARY
// BigEndian                  : false
// LittleEndian               : false
// Dist. Decode and Readback  : false
//---------------------------------------------------------------------------------------------------------------

`ifndef JUYHG_REGMEM
`define JUYHG_REGMEM

package juyhg_regmem_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"

    `include "juyhg.regmem.sv"

endpackage
`endif
