
---------- Begin Simulation Statistics ----------
simSeconds                                   0.081513                       # Number of seconds simulated (Second)
simTicks                                  81512551000                       # Number of ticks simulated (Tick)
finalTick                                 81512551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     95.63                       # Real time elapsed on the host (Second)
hostTickRate                                852392764                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1174612                       # Number of bytes of host memory used (Byte)
simInsts                                      9996287                       # Number of instructions simulated (Count)
simOps                                       17794873                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   104533                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     186084                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.L2cache.demandHits::cpu.data             49420                       # number of demand (read+write) hits (Count)
system.L2cache.demandHits::total                49420                       # number of demand (read+write) hits (Count)
system.L2cache.overallHits::cpu.data            49420                       # number of overall hits (Count)
system.L2cache.overallHits::total               49420                       # number of overall hits (Count)
system.L2cache.demandMisses::cpu.inst             484                       # number of demand (read+write) misses (Count)
system.L2cache.demandMisses::cpu.data          729216                       # number of demand (read+write) misses (Count)
system.L2cache.demandMisses::total             729700                       # number of demand (read+write) misses (Count)
system.L2cache.overallMisses::cpu.inst            484                       # number of overall misses (Count)
system.L2cache.overallMisses::cpu.data         729216                       # number of overall misses (Count)
system.L2cache.overallMisses::total            729700                       # number of overall misses (Count)
system.L2cache.demandMissLatency::cpu.inst     47782000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.demandMissLatency::cpu.data  72888664000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.demandMissLatency::total   72936446000                       # number of demand (read+write) miss ticks (Tick)
system.L2cache.overallMissLatency::cpu.inst     47782000                       # number of overall miss ticks (Tick)
system.L2cache.overallMissLatency::cpu.data  72888664000                       # number of overall miss ticks (Tick)
system.L2cache.overallMissLatency::total  72936446000                       # number of overall miss ticks (Tick)
system.L2cache.demandAccesses::cpu.inst           484                       # number of demand (read+write) accesses (Count)
system.L2cache.demandAccesses::cpu.data        778636                       # number of demand (read+write) accesses (Count)
system.L2cache.demandAccesses::total           779120                       # number of demand (read+write) accesses (Count)
system.L2cache.overallAccesses::cpu.inst          484                       # number of overall (read+write) accesses (Count)
system.L2cache.overallAccesses::cpu.data       778636                       # number of overall (read+write) accesses (Count)
system.L2cache.overallAccesses::total          779120                       # number of overall (read+write) accesses (Count)
system.L2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.L2cache.demandMissRate::cpu.data      0.936530                       # miss rate for demand accesses (Ratio)
system.L2cache.demandMissRate::total         0.936569                       # miss rate for demand accesses (Ratio)
system.L2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.L2cache.overallMissRate::cpu.data     0.936530                       # miss rate for overall accesses (Ratio)
system.L2cache.overallMissRate::total        0.936569                       # miss rate for overall accesses (Ratio)
system.L2cache.demandAvgMissLatency::cpu.inst 98723.140496                       # average overall miss latency ((Cycle/Count))
system.L2cache.demandAvgMissLatency::cpu.data 99954.833684                       # average overall miss latency ((Cycle/Count))
system.L2cache.demandAvgMissLatency::total 99954.016719                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::cpu.inst 98723.140496                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::cpu.data 99954.833684                       # average overall miss latency ((Cycle/Count))
system.L2cache.overallAvgMissLatency::total 99954.016719                       # average overall miss latency ((Cycle/Count))
system.L2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.L2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.L2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.L2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.L2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.L2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.L2cache.writebacks::writebacks          713967                       # number of writebacks (Count)
system.L2cache.writebacks::total               713967                       # number of writebacks (Count)
system.L2cache.demandMshrMisses::cpu.inst          484                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.demandMshrMisses::cpu.data       729216                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.demandMshrMisses::total         729700                       # number of demand (read+write) MSHR misses (Count)
system.L2cache.overallMshrMisses::cpu.inst          484                       # number of overall MSHR misses (Count)
system.L2cache.overallMshrMisses::cpu.data       729216                       # number of overall MSHR misses (Count)
system.L2cache.overallMshrMisses::total        729700                       # number of overall MSHR misses (Count)
system.L2cache.demandMshrMissLatency::cpu.inst     38122000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.demandMshrMissLatency::cpu.data  58304344000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.demandMshrMissLatency::total  58342466000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::cpu.inst     38122000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::cpu.data  58304344000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.overallMshrMissLatency::total  58342466000                       # number of overall MSHR miss ticks (Tick)
system.L2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.demandMshrMissRate::cpu.data     0.936530                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.demandMshrMissRate::total     0.936569                       # mshr miss ratio for demand accesses (Ratio)
system.L2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.overallMshrMissRate::cpu.data     0.936530                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.overallMshrMissRate::total     0.936569                       # mshr miss ratio for overall accesses (Ratio)
system.L2cache.demandAvgMshrMissLatency::cpu.inst 78764.462810                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.demandAvgMshrMissLatency::cpu.data 79954.833684                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.demandAvgMshrMissLatency::total 79954.044128                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::cpu.inst 78764.462810                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::cpu.data 79954.833684                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.overallAvgMshrMissLatency::total 79954.044128                       # average overall mshr miss latency ((Cycle/Count))
system.L2cache.replacements                    725603                       # number of replacements (Count)
system.L2cache.CleanEvict.mshrMisses::writebacks            4                       # number of CleanEvict MSHR misses (Count)
system.L2cache.CleanEvict.mshrMisses::total            4                       # number of CleanEvict MSHR misses (Count)
system.L2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.L2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.L2cache.ReadExReq.hits::cpu.data         48785                       # number of ReadExReq hits (Count)
system.L2cache.ReadExReq.hits::total            48785                       # number of ReadExReq hits (Count)
system.L2cache.ReadExReq.misses::cpu.data       713936                       # number of ReadExReq misses (Count)
system.L2cache.ReadExReq.misses::total         713936                       # number of ReadExReq misses (Count)
system.L2cache.ReadExReq.missLatency::cpu.data  71426885000                       # number of ReadExReq miss ticks (Tick)
system.L2cache.ReadExReq.missLatency::total  71426885000                       # number of ReadExReq miss ticks (Tick)
system.L2cache.ReadExReq.accesses::cpu.data       762721                       # number of ReadExReq accesses(hits+misses) (Count)
system.L2cache.ReadExReq.accesses::total       762721                       # number of ReadExReq accesses(hits+misses) (Count)
system.L2cache.ReadExReq.missRate::cpu.data     0.936038                       # miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.missRate::total     0.936038                       # miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.avgMissLatency::cpu.data 100046.621826                       # average ReadExReq miss latency ((Tick/Count))
system.L2cache.ReadExReq.avgMissLatency::total 100046.621826                       # average ReadExReq miss latency ((Tick/Count))
system.L2cache.ReadExReq.mshrMisses::cpu.data       713936                       # number of ReadExReq MSHR misses (Count)
system.L2cache.ReadExReq.mshrMisses::total       713936                       # number of ReadExReq MSHR misses (Count)
system.L2cache.ReadExReq.mshrMissLatency::cpu.data  57148165000                       # number of ReadExReq MSHR miss ticks (Tick)
system.L2cache.ReadExReq.mshrMissLatency::total  57148165000                       # number of ReadExReq MSHR miss ticks (Tick)
system.L2cache.ReadExReq.mshrMissRate::cpu.data     0.936038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.mshrMissRate::total     0.936038                       # mshr miss rate for ReadExReq accesses (Ratio)
system.L2cache.ReadExReq.avgMshrMissLatency::cpu.data 80046.621826                       # average ReadExReq mshr miss latency ((Tick/Count))
system.L2cache.ReadExReq.avgMshrMissLatency::total 80046.621826                       # average ReadExReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.hits::cpu.data          635                       # number of ReadSharedReq hits (Count)
system.L2cache.ReadSharedReq.hits::total          635                       # number of ReadSharedReq hits (Count)
system.L2cache.ReadSharedReq.misses::cpu.inst          484                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.misses::cpu.data        15280                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.misses::total        15764                       # number of ReadSharedReq misses (Count)
system.L2cache.ReadSharedReq.missLatency::cpu.inst     47782000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.missLatency::cpu.data   1461779000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.missLatency::total   1509561000                       # number of ReadSharedReq miss ticks (Tick)
system.L2cache.ReadSharedReq.accesses::cpu.inst          484                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.accesses::cpu.data        15915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.accesses::total        16399                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.L2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.missRate::cpu.data     0.960101                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.missRate::total     0.961278                       # miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.avgMissLatency::cpu.inst 98723.140496                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMissLatency::cpu.data 95666.164921                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMissLatency::total 95760.022837                       # average ReadSharedReq miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.mshrMisses::cpu.inst          484                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMisses::cpu.data        15280                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMisses::total        15764                       # number of ReadSharedReq MSHR misses (Count)
system.L2cache.ReadSharedReq.mshrMissLatency::cpu.inst     38122000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissLatency::cpu.data   1156179000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissLatency::total   1194301000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.L2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.mshrMissRate::cpu.data     0.960101                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.mshrMissRate::total     0.961278                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.L2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 78764.462810                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 75666.164921                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.ReadSharedReq.avgMshrMissLatency::total 75761.291550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.L2cache.WritebackDirty.hits::writebacks       763289                       # number of WritebackDirty hits (Count)
system.L2cache.WritebackDirty.hits::total       763289                       # number of WritebackDirty hits (Count)
system.L2cache.WritebackDirty.accesses::writebacks       763289                       # number of WritebackDirty accesses(hits+misses) (Count)
system.L2cache.WritebackDirty.accesses::total       763289                       # number of WritebackDirty accesses(hits+misses) (Count)
system.L2cache.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.L2cache.tags.tagsInUse             4081.892243                       # Average ticks per tags in use ((Tick/Count))
system.L2cache.tags.totalRefs                 1556748                       # Total number of references to valid blocks. (Count)
system.L2cache.tags.sampledRefs                729699                       # Sample count of references to valid blocks. (Count)
system.L2cache.tags.avgRefs                  2.133411                       # Average number of references to valid blocks. ((Count/Count))
system.L2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.L2cache.tags.occupancies::cpu.inst     3.164795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.L2cache.tags.occupancies::cpu.data  4078.727448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.L2cache.tags.avgOccs::cpu.inst        0.000773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.avgOccs::cpu.data        0.995783                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.avgOccs::total           0.996556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.L2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.L2cache.tags.ageTaskId_1024::0             125                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::1             782                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ageTaskId_1024::2            3189                       # Occupied blocks per task id, per block age (Count)
system.L2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.L2cache.tags.tagAccesses              13183723                       # Number of tag accesses (Count)
system.L2cache.tags.dataAccesses             13183723                       # Number of data accesses (Count)
system.L2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         81512552                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        17866731                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       50                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       17861278                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    126                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                71902                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             50807                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  37                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            81491813                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.219179                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.914919                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  75843393     93.07%     93.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1010713      1.24%     94.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1560355      1.91%     96.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    608005      0.75%     96.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1028548      1.26%     98.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1022693      1.25%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    311330      0.38%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     44005      0.05%     99.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     62771      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              81491813                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   51800     14.22%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  93693     25.73%     39.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     39.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                 156125     42.87%     82.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 62483     17.16%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     26      0.01%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    17      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          672      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14021964     78.50%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1365      0.01%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            25      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          145      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       499996      2.80%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       125184      0.70%     82.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     82.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       125046      0.70%     82.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       750207      4.20%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           10      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4432      0.02%     86.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2206589     12.35%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       125102      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          541      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       17861278                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.219123                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              364156                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020388                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                113263596                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                15936917                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15851201                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4315055                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2001782                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2001300                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15911080                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2313682                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          17860097                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        129285                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1181                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2336315                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2272459                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2207030                       # Number of stores executed (Count)
system.cpu.numRate                           0.219109                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             305                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20739                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9996287                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      17794873                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               8.154283                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          8.154283                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.122635                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.122635                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   22747664                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  11380125                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     4376542                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    2000745                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    11361191                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    9086928                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   6882815                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                        1                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         129894                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2207548                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           36                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           28                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2279248                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2277943                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1089                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2274922                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2274106                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999641                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     313                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             322                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              310                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           95                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           72253                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              13                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               976                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     81482110                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.218390                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.926664                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        75930455     93.19%     93.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          242818      0.30%     93.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2256252      2.77%     96.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1466165      1.80%     98.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          731115      0.90%     98.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          293585      0.36%     99.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           40433      0.05%     99.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          164223      0.20%     99.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          357064      0.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     81482110                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9996287                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               17794873                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2327111                       # Number of memory references committed (Count)
system.cpu.commit.loads                        127603                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           8                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2264300                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    2001134                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    15919118                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   152                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          197      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13966055     78.48%     78.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1004      0.01%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       499996      2.81%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       125100      0.70%     82.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       125044      0.70%     82.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       750204      4.22%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2549      0.01%     86.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2199050     12.36%     99.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       125054      0.70%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     17794873                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        357064                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1501985                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1501985                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1501985                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1501985                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       842105                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          842105                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       842105                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         842105                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  84008469000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  84008469000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  84008469000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  84008469000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2344090                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2344090                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2344090                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2344090                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.359246                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.359246                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.359246                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.359246                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 99760.088113                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 99760.088113                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 99760.088113                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 99760.088113                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          412                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      25.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       763289                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            763289                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        63469                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         63469                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        63469                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        63469                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       778636                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       778636                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       778636                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       778636                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  76812450000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  76812450000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  76812450000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  76812450000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.332170                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.332170                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.332170                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.332170                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98650.011045                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98650.011045                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98650.011045                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98650.011045                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 777612                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        65198                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           65198                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        79383                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         79383                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7193399000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7193399000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       144581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       144581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.549056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.549056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 90616.366225                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 90616.366225                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        63468                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        63468                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        15915                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        15915                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1522874000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1522874000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.110077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.110077                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 95687.967326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 95687.967326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1436787                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1436787                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       762722                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       762722                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  76815070000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  76815070000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2199509                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2199509                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.346769                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.346769                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 100711.753430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 100711.753430                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       762721                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       762721                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  75289576000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  75289576000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.346769                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.346769                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98711.817296                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98711.817296                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.778027                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2280621                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             778636                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.928995                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.778027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          759                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          186                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5466816                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5466816                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   669908                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              78551704                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    689388                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1579563                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1250                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2270934                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   236                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               17878783                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1060                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             141660                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10058532                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2279248                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2274431                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      81347763                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2958                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           729                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    128497                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   419                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           81491813                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.219744                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.155664                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 78127162     95.87%     95.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   351739      0.43%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   290552      0.36%     96.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   207750      0.25%     96.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   254801      0.31%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   196579      0.24%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   350617      0.43%     97.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1455479      1.79%     99.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   257134      0.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             81491813                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027962                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.123399                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         127875                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            127875                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        127875                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           127875                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          622                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             622                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          622                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            622                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     60036998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     60036998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     60036998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     60036998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       128497                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        128497                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       128497                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       128497                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004841                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004841                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004841                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004841                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 96522.504823                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 96522.504823                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 96522.504823                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 96522.504823                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          223                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      44.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          138                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           138                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          138                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          138                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          484                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          484                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          484                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          484                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     49238998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     49238998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     49238998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     49238998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003767                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003767                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003767                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003767                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 101733.466942                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 101733.466942                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 101733.466942                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 101733.466942                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     21                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       127875                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          127875                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          622                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           622                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     60036998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     60036998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       128497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       128497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004841                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004841                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 96522.504823                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 96522.504823                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          138                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          138                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          484                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          484                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     49238998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     49238998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003767                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003767                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 101733.466942                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 101733.466942                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           418.870753                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               128358                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                483                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             265.751553                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   418.870753                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.409053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.409053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          462                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          415                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.451172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             257477                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            257477                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1250                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1272281                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 28833035                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               17866781                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   92                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   129894                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2207548                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    20                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        20                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 28817510                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            388                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          753                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1141                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 17859736                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                17852501                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  11899199                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  18137282                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.219015                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.656063                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         214                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2291                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   8040                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             127603                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             58.266600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            50.308616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  48715     38.18%     38.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1200      0.94%     39.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1966      1.54%     40.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.00%     40.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     40.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%     40.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.00%     40.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                27701     21.71%     62.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                43086     33.77%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1580      1.24%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                834      0.65%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 86      0.07%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 33      0.03%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 52      0.04%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                133      0.10%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                209      0.16%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                187      0.15%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                169      0.13%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                138      0.11%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                119      0.09%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 77      0.06%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 86      0.07%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 57      0.04%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 13      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                228      0.18%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                253      0.20%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                156      0.12%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 56      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              452      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               127603                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  144868                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2207031                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       505                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     47846                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  128629                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       176                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1250                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1156900                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                30112752                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            184                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1781534                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              48439193                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               17871801                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   319                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  94023                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     63                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               48152722                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            22482256                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    45403162                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 22768440                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4376791                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              22386097                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    96153                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       7                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8367171                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         98988818                       # The number of ROB reads (Count)
system.cpu.rob.writes                        35743972                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9996287                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   17794873                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    11                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                16398                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        1477256                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              25980                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              762721                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             762721                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           16399                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.L2cache.cpu_side_port          988                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.L2cache.cpu_side_port      2334884                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  2335872                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.L2cache.cpu_side_port        30912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.L2cache.cpu_side_port     98683200                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  98714112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            725603                       # Total snoops (Count)
system.l2bus.snoopTraffic                    45693888                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1504723                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000279                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.016705                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1504303     99.97%     99.97% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       420      0.03%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1504723                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3083331000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1449000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          2335908000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1556753                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       777633                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               420                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mem_ctrl.avgPriority_writebacks::samples    713967.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       483.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    729159.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000100186500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         44359                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         44359                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2149376                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              670478                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       729699                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      713967                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     729699                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    713967                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      57                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 729699                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                713967                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   729303                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      255                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       65                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2334                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   44348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   44364                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   44367                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   44362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   44363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   44363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   44482                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   44363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   44360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   44361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   44361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   44360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   44360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   44360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   44360                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   44359                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        44359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.263103                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.115599                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      20.724605                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          44358    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          44359                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        44359                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.094479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.089386                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.420169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             42065     94.83%     94.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               518      1.17%     96.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1655      3.73%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               121      0.27%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          44359                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     3648                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 46700736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              45693888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               572926934.89619780                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               560574873.92340350                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    81512446000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       56462.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     46666176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     45691840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 379229.942147191556                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 572502951.109946250916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 560549748.958292365074                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       729216                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       713967                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     13321000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  20917354000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1972683298750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27579.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28684.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2762989.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     46669824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        46700736                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     45693888                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     45693888                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        729216                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           729699                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       713967                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          713967                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          379230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       572547705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          572926935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       379230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         379230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    560574874                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         560574874                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    560574874                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         379230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      572547705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1133501809                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                729642                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               713935                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         41921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         41985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         41765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         41802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         47587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         48016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         47831                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         47657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         47934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         47871                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        47606                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        47718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        47973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        47885                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        42304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        41787                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         40968                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         41032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         40883                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         40927                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         46522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         47037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         46794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         46657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         46930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         46875                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        46609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        46702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        46931                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        46865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        41351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        40852                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7249887500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3648210000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         20930675000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9936.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28686.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               659902                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              540269                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.44                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            75.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       243392                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   379.577176                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   218.182771                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   373.178974                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        77856     31.99%     31.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        57248     23.52%     55.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        19535      8.03%     63.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        12757      5.24%     68.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10115      4.16%     72.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         8412      3.46%     76.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6126      2.52%     78.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5318      2.18%     81.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        46025     18.91%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       243392                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               46697088                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            45691840                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               572.882181                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               560.549749                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.38                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.14                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        852580260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        453130590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2560146960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1831280400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 6434051520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  27979046790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   7739517120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    47849753640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    587.023140                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  19702682750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2721680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  59088188250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        885338580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        470542050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2649496920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1895460300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 6434051520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  28347773520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   7429010400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    48111673290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    590.236383                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  18886358500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2721680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  59904512500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               15763                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        713967                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             11220                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             713936                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            713936                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          15763                       # Transaction distribution (Count)
system.membus.pktCount_system.L2cache.mem_side_port::system.mem_ctrl.port      2184585                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.L2cache.mem_side_port::total      2184585                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2184585                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.L2cache.mem_side_port::system.mem_ctrl.port     92394624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.L2cache.mem_side_port::total     92394624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 92394624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             729699                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   729699    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               729699                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81512551000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          4310754000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         3846159250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1454886                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       725187                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
