

================================================================
== Vivado HLS Report for 'Testbench_pool'
================================================================
* Date:           Thu Jul 10 17:54:14 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-pool
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.428 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_StreamingMaxPool_Pre_fu_47  |StreamingMaxPool_Pre  |      682|      682| 3.410 us | 3.410 us |  682|  682|   none  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|       684|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     59|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     202|   1130|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|      68|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     270|   1237|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_StreamingMaxPool_Pre_fu_47  |StreamingMaxPool_Pre  |        0|      0|  202|  1130|    0|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                           |                      |        0|      0|  202|  1130|    0|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |rep_fu_60_p2         |     +    |      0|  0|  39|          32|           1|
    |icmp_ln212_fu_55_p2  |   icmp   |      0|  0|  20|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  59|          64|          33|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |in_V_V_read     |   9|          2|    1|          2|
    |out_V_V_write   |   9|          2|    1|          2|
    |rep_0_i_reg_36  |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  48|         10|   35|         72|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |grp_StreamingMaxPool_Pre_fu_47_ap_start_reg  |   1|   0|    1|          0|
    |rep_0_i_reg_36                               |  32|   0|   32|          0|
    |rep_reg_74                                   |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |  68|   0|   68|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Testbench_pool | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Testbench_pool | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Testbench_pool | return value |
|ap_done         | out |    1| ap_ctrl_hs | Testbench_pool | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Testbench_pool | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Testbench_pool | return value |
|in_V_V_dout     |  in |   48|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |     in_V_V     |    pointer   |
|out_V_V_din     | out |   48|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V    |    pointer   |
|numReps         |  in |   32|   ap_none  |     numReps    |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

