\doxysection{HSEM\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structHSEM__Common__TypeDef}{}\label{structHSEM__Common__TypeDef}\index{HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__Common__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__Common__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__Common__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__Common__TypeDef_a524e134cec519206cb41d0545e382978}{MISR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00529}{529}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structHSEM__Common__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}\label{structHSEM__Common__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399} 
\index{HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

HSEM interrupt clear register , Address offset\+: 4h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00532}{532}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__Common__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{structHSEM__Common__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\index{HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}!IER@{IER}}
\index{IER@{IER}!HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

HSEM interrupt enable register , Address offset\+: 0h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00531}{531}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__Common__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75}\label{structHSEM__Common__TypeDef_ab3c49a96815fcbee63d95e1e74f20e75} 
\index{HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

HSEM interrupt status register , Address offset\+: 8h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00533}{533}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__Common__TypeDef_a524e134cec519206cb41d0545e382978}\label{structHSEM__Common__TypeDef_a524e134cec519206cb41d0545e382978} 
\index{HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!HSEM\_Common\_TypeDef@{HSEM\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISR}

HSEM masked interrupt status register , Address offset\+: Ch ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00534}{534}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
