// Seed: 3074237635
module module_0;
  id_1(
      1, 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_13 = id_5;
  wire id_14, id_15, id_16;
  tri0 id_17, id_18;
  assign id_13 = id_5;
  module_0 modCall_1 ();
  uwire id_19 = id_5, id_20 = 1'b0;
  id_21(
      id_3
  );
  wire id_22;
  id_23 :
  assert property (@(posedge id_18) 1'b0)
  else id_8 <= 1;
endmodule
