// Seed: 1603697696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_9;
  assign id_7[1'b0] = id_9 + 1;
  module_0(
      id_4, id_9, id_2, id_9, id_6
  ); id_10(
      .id_0(id_8), .id_1(id_5), .id_2(1'b0), .id_3(id_3)
  );
endmodule
