<profile>

<section name = "Vitis HLS Report for 'gap'" level="0">
<item name = "Date">Thu Dec 11 00:00:19 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.339 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5745, 5745, 57.450 us, 57.450 us, 5745, 5745, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226">gap_Pipeline_VITIS_LOOP_115_1, 356, 356, 3.560 us, 3.560 us, 354, 354, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- GAP_F">5744, 5744, 359, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 38, 115, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 30, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226">gap_Pipeline_VITIS_LOOP_115_1, 0, 0, 38, 115, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln113_fu_255_p2">+, 0, 0, 13, 5, 1</column>
<column name="icmp_ln113_fu_249_p2">icmp, 0, 0, 14, 5, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="f_fu_106">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln113_reg_353">5, 0, 5, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="f_fu_106">5, 0, 5, 0</column>
<column name="grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln_reg_368">2, 0, 2, 0</column>
<column name="trunc_ln113_1_reg_363">2, 0, 2, 0</column>
<column name="trunc_ln113_reg_358">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gap, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gap, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gap, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gap, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gap, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gap, return value</column>
<column name="input_0_address0">out, 11, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 11, ap_memory, input_0, array</column>
<column name="input_1_address0">out, 11, ap_memory, input_1, array</column>
<column name="input_1_ce0">out, 1, ap_memory, input_1, array</column>
<column name="input_1_q0">in, 11, ap_memory, input_1, array</column>
<column name="input_2_address0">out, 11, ap_memory, input_2, array</column>
<column name="input_2_ce0">out, 1, ap_memory, input_2, array</column>
<column name="input_2_q0">in, 11, ap_memory, input_2, array</column>
<column name="input_3_address0">out, 11, ap_memory, input_3, array</column>
<column name="input_3_ce0">out, 1, ap_memory, input_3, array</column>
<column name="input_3_q0">in, 11, ap_memory, input_3, array</column>
<column name="output_0">out, 12, ap_vld, output_0, pointer</column>
<column name="output_0_ap_vld">out, 1, ap_vld, output_0, pointer</column>
<column name="output_1">out, 12, ap_vld, output_1, pointer</column>
<column name="output_1_ap_vld">out, 1, ap_vld, output_1, pointer</column>
<column name="output_2">out, 12, ap_vld, output_2, pointer</column>
<column name="output_2_ap_vld">out, 1, ap_vld, output_2, pointer</column>
<column name="output_3">out, 12, ap_vld, output_3, pointer</column>
<column name="output_3_ap_vld">out, 1, ap_vld, output_3, pointer</column>
<column name="output_4">out, 12, ap_vld, output_4, pointer</column>
<column name="output_4_ap_vld">out, 1, ap_vld, output_4, pointer</column>
<column name="output_5">out, 12, ap_vld, output_5, pointer</column>
<column name="output_5_ap_vld">out, 1, ap_vld, output_5, pointer</column>
<column name="output_6">out, 12, ap_vld, output_6, pointer</column>
<column name="output_6_ap_vld">out, 1, ap_vld, output_6, pointer</column>
<column name="output_7">out, 12, ap_vld, output_7, pointer</column>
<column name="output_7_ap_vld">out, 1, ap_vld, output_7, pointer</column>
<column name="output_8">out, 12, ap_vld, output_8, pointer</column>
<column name="output_8_ap_vld">out, 1, ap_vld, output_8, pointer</column>
<column name="output_9">out, 12, ap_vld, output_9, pointer</column>
<column name="output_9_ap_vld">out, 1, ap_vld, output_9, pointer</column>
<column name="output_10">out, 12, ap_vld, output_10, pointer</column>
<column name="output_10_ap_vld">out, 1, ap_vld, output_10, pointer</column>
<column name="output_11">out, 12, ap_vld, output_11, pointer</column>
<column name="output_11_ap_vld">out, 1, ap_vld, output_11, pointer</column>
<column name="output_12">out, 12, ap_vld, output_12, pointer</column>
<column name="output_12_ap_vld">out, 1, ap_vld, output_12, pointer</column>
<column name="output_13">out, 12, ap_vld, output_13, pointer</column>
<column name="output_13_ap_vld">out, 1, ap_vld, output_13, pointer</column>
<column name="output_14">out, 12, ap_vld, output_14, pointer</column>
<column name="output_14_ap_vld">out, 1, ap_vld, output_14, pointer</column>
<column name="output_15">out, 12, ap_vld, output_15, pointer</column>
<column name="output_15_ap_vld">out, 1, ap_vld, output_15, pointer</column>
</table>
</item>
</section>
</profile>
