// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        input_1_V_V_dout,
        input_1_V_V_empty_n,
        input_1_V_V_read,
        layer48_out_V_V_din,
        layer48_out_V_V_full_n,
        layer48_out_V_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] input_1_V_V_dout;
input   input_1_V_V_empty_n;
output   input_1_V_V_read;
output  [31:0] layer48_out_V_V_din;
input   layer48_out_V_V_full_n;
output   layer48_out_V_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_res_V_V_write;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_start;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_done;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_continue;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_idle;
wire    pooling2d_large_cl_nopad_pad_me_U0_ap_ready;
wire    pooling2d_large_cl_nopad_pad_me_U0_start_out;
wire    pooling2d_large_cl_nopad_pad_me_U0_start_write;
wire    pooling2d_large_cl_nopad_pad_me_U0_data_V_V_read;
wire   [31:0] pooling2d_large_cl_nopad_pad_me_U0_res_V_V_din;
wire    pooling2d_large_cl_nopad_pad_me_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_res_V_V_write;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_start;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_done;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_continue;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_idle;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_ready;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_start_out;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_start_write;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_image_V_V_read;
wire   [31:0] resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_resized_V_V_din;
wire    resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_resized_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_start_out;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_start_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_res_V_V_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_start;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_done;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_continue;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_idle;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_ready;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_start_out;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_start_write;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_data_V_V_read;
wire   [31:0] leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_res_V_V_din;
wire    leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_res_V_V_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_start;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_done;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_continue;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_idle;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_ready;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_out;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_write;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_data_V_V_read;
wire   [31:0] zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_din;
wire    zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_write;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_start;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_done;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_continue;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_idle;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_ready;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_data_V_V_read;
wire   [31:0] conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_res_V_V_din;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_res_V_V_write;
wire    ap_sync_continue;
wire    layer50_out_V_V_full_n;
wire   [31:0] layer50_out_V_V_dout;
wire    layer50_out_V_V_empty_n;
wire    layer2_out_V_V_full_n;
wire   [31:0] layer2_out_V_V_dout;
wire    layer2_out_V_V_empty_n;
wire    layer5_out_V_V_full_n;
wire   [31:0] layer5_out_V_V_dout;
wire    layer5_out_V_V_empty_n;
wire    layer6_out_V_V_full_n;
wire   [31:0] layer6_out_V_V_dout;
wire    layer6_out_V_V_empty_n;
wire    layer51_out_V_V_full_n;
wire   [31:0] layer51_out_V_V_dout;
wire    layer51_out_V_V_empty_n;
wire    layer7_out_V_V_full_n;
wire   [31:0] layer7_out_V_V_dout;
wire    layer7_out_V_V_empty_n;
wire    layer10_out_V_V_full_n;
wire   [31:0] layer10_out_V_V_dout;
wire    layer10_out_V_V_empty_n;
wire    layer11_out_V_V_full_n;
wire   [31:0] layer11_out_V_V_dout;
wire    layer11_out_V_V_empty_n;
wire    layer52_out_V_V_full_n;
wire   [31:0] layer52_out_V_V_dout;
wire    layer52_out_V_V_empty_n;
wire    layer12_out_V_V_full_n;
wire   [31:0] layer12_out_V_V_dout;
wire    layer12_out_V_V_empty_n;
wire    layer15_out_V_V_full_n;
wire   [31:0] layer15_out_V_V_dout;
wire    layer15_out_V_V_empty_n;
wire    layer16_out_V_V_full_n;
wire   [31:0] layer16_out_V_V_dout;
wire    layer16_out_V_V_empty_n;
wire    layer53_out_V_V_full_n;
wire   [31:0] layer53_out_V_V_dout;
wire    layer53_out_V_V_empty_n;
wire    layer17_out_V_V_full_n;
wire   [31:0] layer17_out_V_V_dout;
wire    layer17_out_V_V_empty_n;
wire    layer20_out_V_V_full_n;
wire   [31:0] layer20_out_V_V_dout;
wire    layer20_out_V_V_empty_n;
wire    layer21_out_V_V_full_n;
wire   [31:0] layer21_out_V_V_dout;
wire    layer21_out_V_V_empty_n;
wire    layer54_out_V_V_full_n;
wire   [31:0] layer54_out_V_V_dout;
wire    layer54_out_V_V_empty_n;
wire    layer22_out_V_V_full_n;
wire   [31:0] layer22_out_V_V_dout;
wire    layer22_out_V_V_empty_n;
wire    layer25_out_V_V_full_n;
wire   [31:0] layer25_out_V_V_dout;
wire    layer25_out_V_V_empty_n;
wire    layer26_out_V_V_full_n;
wire   [31:0] layer26_out_V_V_dout;
wire    layer26_out_V_V_empty_n;
wire    layer55_out_V_V_full_n;
wire   [31:0] layer55_out_V_V_dout;
wire    layer55_out_V_V_empty_n;
wire    layer27_out_V_V_full_n;
wire   [31:0] layer27_out_V_V_dout;
wire    layer27_out_V_V_empty_n;
wire    layer30_out_V_V_full_n;
wire   [31:0] layer30_out_V_V_dout;
wire    layer30_out_V_V_empty_n;
wire    layer56_out_V_V_full_n;
wire   [31:0] layer56_out_V_V_dout;
wire    layer56_out_V_V_empty_n;
wire    layer31_out_V_V_full_n;
wire   [31:0] layer31_out_V_V_dout;
wire    layer31_out_V_V_empty_n;
wire    layer34_out_V_V_full_n;
wire   [31:0] layer34_out_V_V_dout;
wire    layer34_out_V_V_empty_n;
wire    layer57_out_V_V_full_n;
wire   [31:0] layer57_out_V_V_dout;
wire    layer57_out_V_V_empty_n;
wire    layer35_out_V_V_full_n;
wire   [31:0] layer35_out_V_V_dout;
wire    layer35_out_V_V_empty_n;
wire    layer38_out_V_V_full_n;
wire   [31:0] layer38_out_V_V_dout;
wire    layer38_out_V_V_empty_n;
wire    layer58_out_V_V_full_n;
wire   [31:0] layer58_out_V_V_dout;
wire    layer58_out_V_V_empty_n;
wire    layer39_out_V_V_full_n;
wire   [31:0] layer39_out_V_V_dout;
wire    layer39_out_V_V_empty_n;
wire    layer42_out_V_V_full_n;
wire   [31:0] layer42_out_V_V_dout;
wire    layer42_out_V_V_empty_n;
wire    layer43_out_V_V_full_n;
wire   [31:0] layer43_out_V_V_dout;
wire    layer43_out_V_V_empty_n;
wire    layer59_out_V_V_full_n;
wire   [31:0] layer59_out_V_V_dout;
wire    layer59_out_V_V_empty_n;
wire    layer44_out_V_V_full_n;
wire   [31:0] layer44_out_V_V_dout;
wire    layer44_out_V_V_empty_n;
wire    layer47_out_V_V_full_n;
wire   [31:0] layer47_out_V_V_dout;
wire    layer47_out_V_V_empty_n;
wire    layer60_out_V_V_full_n;
wire   [31:0] layer60_out_V_V_dout;
wire    layer60_out_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_3_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_3_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_3_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_3_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_2_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_2_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_2_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_2_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_1_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_1_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_1_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_1_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_empty_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_U0_din;
wire    start_for_pooling2d_large_cl_nopad_pad_me_U0_full_n;
wire   [0:0] start_for_pooling2d_large_cl_nopad_pad_me_U0_dout;
wire    start_for_pooling2d_large_cl_nopad_pad_me_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_empty_n;
wire   [0:0] start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_din;
wire    start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_full_n;
wire   [0:0] start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_dout;
wire    start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_empty_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_din;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_full_n;
wire   [0:0] start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_dout;
wire    start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_din;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_dout;
wire    start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_din;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_dout;
wire    start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_empty_n;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_start_full_n;
wire    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_start_write;

zeropad2d_cl_me_ap_fixed_ap_fixed_config50_s zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_start_write),
    .data_V_V_dout(input_1_V_V_dout),
    .data_V_V_empty_n(input_1_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_res_V_V_din),
    .res_V_V_full_n(layer50_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_start_write),
    .data_V_V_dout(layer50_out_V_V_dout),
    .data_V_V_empty_n(layer50_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_res_V_V_din),
    .res_V_V_full_n(layer2_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_start_write),
    .data_V_V_dout(layer2_out_V_V_dout),
    .data_V_V_empty_n(layer2_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_res_V_V_din),
    .res_V_V_full_n(layer5_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_s pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_start_write),
    .data_V_V_dout(layer5_out_V_V_dout),
    .data_V_V_empty_n(layer5_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_res_V_V_din),
    .res_V_V_full_n(layer6_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config51_s zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_start_write),
    .data_V_V_dout(layer6_out_V_V_dout),
    .data_V_V_empty_n(layer6_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_res_V_V_din),
    .res_V_V_full_n(layer51_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_start_write),
    .data_V_V_dout(layer51_out_V_V_dout),
    .data_V_V_empty_n(layer51_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_res_V_V_din),
    .res_V_V_full_n(layer7_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_start_write),
    .data_V_V_dout(layer7_out_V_V_dout),
    .data_V_V_empty_n(layer7_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_res_V_V_din),
    .res_V_V_full_n(layer10_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_3 pooling2d_large_cl_nopad_pad_me_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_3_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_3_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_3_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_3_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_3_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_3_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_3_U0_start_write),
    .data_V_V_dout(layer10_out_V_V_dout),
    .data_V_V_empty_n(layer10_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_3_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_din),
    .res_V_V_full_n(layer11_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config52_s zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_start_write),
    .data_V_V_dout(layer11_out_V_V_dout),
    .data_V_V_empty_n(layer11_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_res_V_V_din),
    .res_V_V_full_n(layer52_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_write),
    .data_V_V_dout(layer52_out_V_V_dout),
    .data_V_V_empty_n(layer52_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_din),
    .res_V_V_full_n(layer12_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_start_write),
    .data_V_V_dout(layer12_out_V_V_dout),
    .data_V_V_empty_n(layer12_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_res_V_V_din),
    .res_V_V_full_n(layer15_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_2 pooling2d_large_cl_nopad_pad_me_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_2_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_2_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_2_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_2_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_2_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_2_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_2_U0_start_write),
    .data_V_V_dout(layer15_out_V_V_dout),
    .data_V_V_empty_n(layer15_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_2_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_din),
    .res_V_V_full_n(layer16_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config53_s zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_start_write),
    .data_V_V_dout(layer16_out_V_V_dout),
    .data_V_V_empty_n(layer16_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_res_V_V_din),
    .res_V_V_full_n(layer53_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_start_write),
    .data_V_V_dout(layer53_out_V_V_dout),
    .data_V_V_empty_n(layer53_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_res_V_V_din),
    .res_V_V_full_n(layer17_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_start_write),
    .data_V_V_dout(layer17_out_V_V_dout),
    .data_V_V_empty_n(layer17_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_res_V_V_din),
    .res_V_V_full_n(layer20_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me_1 pooling2d_large_cl_nopad_pad_me_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_1_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_1_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_1_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_1_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_1_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_1_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_1_U0_start_write),
    .data_V_V_dout(layer20_out_V_V_dout),
    .data_V_V_empty_n(layer20_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_1_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_din),
    .res_V_V_full_n(layer21_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config54_s zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_start_write),
    .data_V_V_dout(layer21_out_V_V_dout),
    .data_V_V_empty_n(layer21_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_res_V_V_din),
    .res_V_V_full_n(layer54_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_write),
    .data_V_V_dout(layer54_out_V_V_dout),
    .data_V_V_empty_n(layer54_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_din),
    .res_V_V_full_n(layer22_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_start),
    .start_full_n(start_for_pooling2d_large_cl_nopad_pad_me_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_start_write),
    .data_V_V_dout(layer22_out_V_V_dout),
    .data_V_V_empty_n(layer22_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_res_V_V_din),
    .res_V_V_full_n(layer25_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_res_V_V_write)
);

pooling2d_large_cl_nopad_pad_me pooling2d_large_cl_nopad_pad_me_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_large_cl_nopad_pad_me_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_full_n),
    .ap_done(pooling2d_large_cl_nopad_pad_me_U0_ap_done),
    .ap_continue(pooling2d_large_cl_nopad_pad_me_U0_ap_continue),
    .ap_idle(pooling2d_large_cl_nopad_pad_me_U0_ap_idle),
    .ap_ready(pooling2d_large_cl_nopad_pad_me_U0_ap_ready),
    .start_out(pooling2d_large_cl_nopad_pad_me_U0_start_out),
    .start_write(pooling2d_large_cl_nopad_pad_me_U0_start_write),
    .data_V_V_dout(layer25_out_V_V_dout),
    .data_V_V_empty_n(layer25_out_V_V_empty_n),
    .data_V_V_read(pooling2d_large_cl_nopad_pad_me_U0_data_V_V_read),
    .res_V_V_din(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_din),
    .res_V_V_full_n(layer26_out_V_V_full_n),
    .res_V_V_write(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config55_s zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_start_write),
    .data_V_V_dout(layer26_out_V_V_dout),
    .data_V_V_empty_n(layer26_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_res_V_V_din),
    .res_V_V_full_n(layer55_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_write),
    .data_V_V_dout(layer55_out_V_V_dout),
    .data_V_V_empty_n(layer55_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_din),
    .res_V_V_full_n(layer27_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_start_write),
    .data_V_V_dout(layer27_out_V_V_dout),
    .data_V_V_empty_n(layer27_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_res_V_V_din),
    .res_V_V_full_n(layer30_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_start_write),
    .data_V_V_dout(layer30_out_V_V_dout),
    .data_V_V_empty_n(layer30_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_res_V_V_din),
    .res_V_V_full_n(layer56_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_write),
    .data_V_V_dout(layer56_out_V_V_dout),
    .data_V_V_empty_n(layer56_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_din),
    .res_V_V_full_n(layer31_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_start_write),
    .data_V_V_dout(layer31_out_V_V_dout),
    .data_V_V_empty_n(layer31_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_res_V_V_din),
    .res_V_V_full_n(layer34_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_write),
    .data_V_V_dout(layer34_out_V_V_dout),
    .data_V_V_empty_n(layer34_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_din),
    .res_V_V_full_n(layer57_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_start_write),
    .data_V_V_dout(layer57_out_V_V_dout),
    .data_V_V_empty_n(layer57_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_res_V_V_din),
    .res_V_V_full_n(layer35_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_start_write),
    .data_V_V_dout(layer35_out_V_V_dout),
    .data_V_V_empty_n(layer35_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_res_V_V_din),
    .res_V_V_full_n(layer38_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_write),
    .data_V_V_dout(layer38_out_V_V_dout),
    .data_V_V_empty_n(layer38_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_din),
    .res_V_V_full_n(layer58_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_start_write),
    .data_V_V_dout(layer58_out_V_V_dout),
    .data_V_V_empty_n(layer58_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_res_V_V_din),
    .res_V_V_full_n(layer39_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_start),
    .start_full_n(start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_start_write),
    .data_V_V_dout(layer39_out_V_V_dout),
    .data_V_V_empty_n(layer39_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_res_V_V_din),
    .res_V_V_full_n(layer42_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_res_V_V_write)
);

resize_nearest_me_ap_fixed_32_16_5_3_0_config43_s resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_full_n),
    .ap_done(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_done),
    .ap_continue(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_continue),
    .ap_idle(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_idle),
    .ap_ready(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_ready),
    .start_out(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_start_out),
    .start_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_start_write),
    .image_V_V_dout(layer42_out_V_V_dout),
    .image_V_V_empty_n(layer42_out_V_V_empty_n),
    .image_V_V_read(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_image_V_V_read),
    .resized_V_V_din(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_resized_V_V_din),
    .resized_V_V_full_n(layer43_out_V_V_full_n),
    .resized_V_V_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_resized_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_write),
    .data_V_V_dout(layer43_out_V_V_dout),
    .data_V_V_empty_n(layer43_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_din),
    .res_V_V_full_n(layer59_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_start),
    .start_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_full_n),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_ready),
    .start_out(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_start_out),
    .start_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_start_write),
    .data_V_V_dout(layer59_out_V_V_dout),
    .data_V_V_empty_n(layer59_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_res_V_V_din),
    .res_V_V_full_n(layer44_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_res_V_V_write)
);

leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515 leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_full_n),
    .ap_done(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_done),
    .ap_continue(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_continue),
    .ap_idle(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_idle),
    .ap_ready(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_ready),
    .start_out(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_start_out),
    .start_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_start_write),
    .data_V_V_dout(layer44_out_V_V_dout),
    .data_V_V_empty_n(layer44_out_V_V_empty_n),
    .data_V_V_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_data_V_V_read),
    .res_V_V_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_res_V_V_din),
    .res_V_V_full_n(layer47_out_V_V_full_n),
    .res_V_V_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_res_V_V_write)
);

zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_full_n),
    .ap_done(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_done),
    .ap_continue(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_continue),
    .ap_idle(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_idle),
    .ap_ready(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_ready),
    .start_out(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_out),
    .start_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_write),
    .data_V_V_dout(layer47_out_V_V_dout),
    .data_V_V_empty_n(layer47_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_din),
    .res_V_V_full_n(layer60_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_write)
);

conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_s conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_start),
    .ap_done(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_done),
    .ap_continue(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_continue),
    .ap_idle(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_idle),
    .ap_ready(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_ready),
    .data_V_V_dout(layer60_out_V_V_dout),
    .data_V_V_empty_n(layer60_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_res_V_V_din),
    .res_V_V_full_n(layer48_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_res_V_V_write)
);

fifo_w32_d16900_A layer50_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_res_V_V_din),
    .if_full_n(layer50_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_res_V_V_write),
    .if_dout(layer50_out_V_V_dout),
    .if_empty_n(layer50_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_data_V_V_read)
);

fifo_w32_d16384_A layer2_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_res_V_V_din),
    .if_full_n(layer2_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_res_V_V_write),
    .if_dout(layer2_out_V_V_dout),
    .if_empty_n(layer2_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_data_V_V_read)
);

fifo_w32_d16384_A layer5_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_res_V_V_din),
    .if_full_n(layer5_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_res_V_V_write),
    .if_dout(layer5_out_V_V_dout),
    .if_empty_n(layer5_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_data_V_V_read)
);

fifo_w32_d4096_A layer6_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_res_V_V_din),
    .if_full_n(layer6_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_res_V_V_write),
    .if_dout(layer6_out_V_V_dout),
    .if_empty_n(layer6_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_data_V_V_read)
);

fifo_w32_d4356_A layer51_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_res_V_V_din),
    .if_full_n(layer51_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_res_V_V_write),
    .if_dout(layer51_out_V_V_dout),
    .if_empty_n(layer51_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_data_V_V_read)
);

fifo_w32_d4096_A layer7_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_res_V_V_din),
    .if_full_n(layer7_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_res_V_V_write),
    .if_dout(layer7_out_V_V_dout),
    .if_empty_n(layer7_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_data_V_V_read)
);

fifo_w32_d4096_A layer10_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_res_V_V_din),
    .if_full_n(layer10_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_res_V_V_write),
    .if_dout(layer10_out_V_V_dout),
    .if_empty_n(layer10_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_3_U0_data_V_V_read)
);

fifo_w32_d1024_A layer11_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_din),
    .if_full_n(layer11_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_3_U0_res_V_V_write),
    .if_dout(layer11_out_V_V_dout),
    .if_empty_n(layer11_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_data_V_V_read)
);

fifo_w32_d1156_A layer52_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_res_V_V_din),
    .if_full_n(layer52_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_res_V_V_write),
    .if_dout(layer52_out_V_V_dout),
    .if_empty_n(layer52_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_data_V_V_read)
);

fifo_w32_d1024_A layer12_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_din),
    .if_full_n(layer12_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_res_V_V_write),
    .if_dout(layer12_out_V_V_dout),
    .if_empty_n(layer12_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_data_V_V_read)
);

fifo_w32_d1024_A layer15_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_res_V_V_din),
    .if_full_n(layer15_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_res_V_V_write),
    .if_dout(layer15_out_V_V_dout),
    .if_empty_n(layer15_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_2_U0_data_V_V_read)
);

fifo_w32_d256_A layer16_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_din),
    .if_full_n(layer16_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_2_U0_res_V_V_write),
    .if_dout(layer16_out_V_V_dout),
    .if_empty_n(layer16_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_data_V_V_read)
);

fifo_w32_d324_A layer53_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_res_V_V_din),
    .if_full_n(layer53_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_res_V_V_write),
    .if_dout(layer53_out_V_V_dout),
    .if_empty_n(layer53_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_data_V_V_read)
);

fifo_w32_d256_A layer17_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_res_V_V_din),
    .if_full_n(layer17_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_res_V_V_write),
    .if_dout(layer17_out_V_V_dout),
    .if_empty_n(layer17_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_data_V_V_read)
);

fifo_w32_d256_A layer20_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_res_V_V_din),
    .if_full_n(layer20_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_res_V_V_write),
    .if_dout(layer20_out_V_V_dout),
    .if_empty_n(layer20_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_1_U0_data_V_V_read)
);

fifo_w32_d64_A layer21_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_din),
    .if_full_n(layer21_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_1_U0_res_V_V_write),
    .if_dout(layer21_out_V_V_dout),
    .if_empty_n(layer21_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_data_V_V_read)
);

fifo_w32_d100_A layer54_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_res_V_V_din),
    .if_full_n(layer54_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_res_V_V_write),
    .if_dout(layer54_out_V_V_dout),
    .if_empty_n(layer54_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_data_V_V_read)
);

fifo_w32_d64_A layer22_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_din),
    .if_full_n(layer22_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_res_V_V_write),
    .if_dout(layer22_out_V_V_dout),
    .if_empty_n(layer22_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_data_V_V_read)
);

fifo_w32_d64_A layer25_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_res_V_V_din),
    .if_full_n(layer25_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_res_V_V_write),
    .if_dout(layer25_out_V_V_dout),
    .if_empty_n(layer25_out_V_V_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_U0_data_V_V_read)
);

fifo_w32_d16_A layer26_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_din),
    .if_full_n(layer26_out_V_V_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_U0_res_V_V_write),
    .if_dout(layer26_out_V_V_dout),
    .if_empty_n(layer26_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_data_V_V_read)
);

fifo_w32_d36_A layer55_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_res_V_V_din),
    .if_full_n(layer55_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_res_V_V_write),
    .if_dout(layer55_out_V_V_dout),
    .if_empty_n(layer55_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_data_V_V_read)
);

fifo_w32_d16_A layer27_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_din),
    .if_full_n(layer27_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_res_V_V_write),
    .if_dout(layer27_out_V_V_dout),
    .if_empty_n(layer27_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_data_V_V_read)
);

fifo_w32_d16_A layer30_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_res_V_V_din),
    .if_full_n(layer30_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_res_V_V_write),
    .if_dout(layer30_out_V_V_dout),
    .if_empty_n(layer30_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_data_V_V_read)
);

fifo_w32_d36_A layer56_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_res_V_V_din),
    .if_full_n(layer56_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_res_V_V_write),
    .if_dout(layer56_out_V_V_dout),
    .if_empty_n(layer56_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_data_V_V_read)
);

fifo_w32_d16_A layer31_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_din),
    .if_full_n(layer31_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_res_V_V_write),
    .if_dout(layer31_out_V_V_dout),
    .if_empty_n(layer31_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_data_V_V_read)
);

fifo_w32_d16_A layer34_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_res_V_V_din),
    .if_full_n(layer34_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_res_V_V_write),
    .if_dout(layer34_out_V_V_dout),
    .if_empty_n(layer34_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_data_V_V_read)
);

fifo_w32_d36_A layer57_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_din),
    .if_full_n(layer57_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_res_V_V_write),
    .if_dout(layer57_out_V_V_dout),
    .if_empty_n(layer57_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_data_V_V_read)
);

fifo_w32_d16_A layer35_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_res_V_V_din),
    .if_full_n(layer35_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_res_V_V_write),
    .if_dout(layer35_out_V_V_dout),
    .if_empty_n(layer35_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_data_V_V_read)
);

fifo_w32_d16_A layer38_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_res_V_V_din),
    .if_full_n(layer38_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_res_V_V_write),
    .if_dout(layer38_out_V_V_dout),
    .if_empty_n(layer38_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_data_V_V_read)
);

fifo_w32_d36_A layer58_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_din),
    .if_full_n(layer58_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_res_V_V_write),
    .if_dout(layer58_out_V_V_dout),
    .if_empty_n(layer58_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_data_V_V_read)
);

fifo_w32_d16_A layer39_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_res_V_V_din),
    .if_full_n(layer39_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_res_V_V_write),
    .if_dout(layer39_out_V_V_dout),
    .if_empty_n(layer39_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_data_V_V_read)
);

fifo_w32_d16_A layer42_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_res_V_V_din),
    .if_full_n(layer42_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_res_V_V_write),
    .if_dout(layer42_out_V_V_dout),
    .if_empty_n(layer42_out_V_V_empty_n),
    .if_read(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_image_V_V_read)
);

fifo_w32_d64_A layer43_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_resized_V_V_din),
    .if_full_n(layer43_out_V_V_full_n),
    .if_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_resized_V_V_write),
    .if_dout(layer43_out_V_V_dout),
    .if_empty_n(layer43_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_data_V_V_read)
);

fifo_w32_d100_A layer59_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_din),
    .if_full_n(layer59_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_res_V_V_write),
    .if_dout(layer59_out_V_V_dout),
    .if_empty_n(layer59_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_data_V_V_read)
);

fifo_w32_d64_A layer44_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_res_V_V_din),
    .if_full_n(layer44_out_V_V_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_res_V_V_write),
    .if_dout(layer44_out_V_V_dout),
    .if_empty_n(layer44_out_V_V_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_data_V_V_read)
);

fifo_w32_d64_A layer47_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_res_V_V_din),
    .if_full_n(layer47_out_V_V_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_res_V_V_write),
    .if_dout(layer47_out_V_V_dout),
    .if_empty_n(layer47_out_V_V_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_data_V_V_read)
);

fifo_w32_d100_A layer60_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_din),
    .if_full_n(layer60_out_V_V_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_res_V_V_write),
    .if_dout(layer60_out_V_V_dout),
    .if_empty_n(layer60_out_V_V_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_data_V_V_read)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conc3C start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conc3C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confic4D start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confic4D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixc5D start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixc5D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conc6D start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conc6D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confic7D start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confic7D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_3_U0 start_for_pooling2d_large_cl_nopad_pad_me_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_3_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_3_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_3_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conc8D start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_conc8D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confic9D start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confic9D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_2_U0 start_for_pooling2d_large_cl_nopad_pad_me_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_2_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_2_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_2_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condaE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condaE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidbE start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidbE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_1_U0 start_for_pooling2d_large_cl_nopad_pad_me_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_1_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_1_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_1_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condcE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condcE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confiddE start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confiddE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_ready)
);

start_for_pooling2d_large_cl_nopad_pad_me_U0 start_for_pooling2d_large_cl_nopad_pad_me_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_large_cl_nopad_pad_me_U0_din),
    .if_full_n(start_for_pooling2d_large_cl_nopad_pad_me_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_start_write),
    .if_dout(start_for_pooling2d_large_cl_nopad_pad_me_U0_dout),
    .if_empty_n(start_for_pooling2d_large_cl_nopad_pad_me_U0_empty_n),
    .if_read(pooling2d_large_cl_nopad_pad_me_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_full_n),
    .if_write(pooling2d_large_cl_nopad_pad_me_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condeE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condeE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidfE start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidfE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condgE start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condgE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidhF start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidhF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condiF start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condiF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidjF start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidjF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condkF start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condkF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidlF start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidlF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_ready)
);

start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43dmF start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43dmF_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_din),
    .if_full_n(start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_start_write),
    .if_dout(start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_dout),
    .if_empty_n(start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_empty_n),
    .if_read(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_full_n),
    .if_write(resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condnG start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condnG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_ready)
);

start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidoG start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_confidoG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_din),
    .if_full_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_full_n),
    .if_write(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_start_write),
    .if_dout(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_dout),
    .if_empty_n(start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_empty_n),
    .if_read(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_ready)
);

start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0 start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_din),
    .if_full_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_full_n),
    .if_write(leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_empty_n),
    .if_read(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_ready)
);

start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condpG start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_condpG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_din),
    .if_full_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_full_n),
    .if_write(zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_start_write),
    .if_dout(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_empty_n),
    .if_read(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_ready)
);

assign ap_done = conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_done;

assign ap_idle = (zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_idle & zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_idle & resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_3_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_2_U0_ap_idle & pooling2d_large_cl_nopad_pad_me_1_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_idle & leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_idle & conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_idle);

assign ap_ready = zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_done;

assign ap_sync_ready = zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_ready;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_continue = ap_continue;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_empty_n;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_start_full_n = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_start_write = 1'b0;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_continue = 1'b1;

assign conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_ap_start = start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_empty_n;

assign input_1_V_V_read = zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_data_V_V_read;

assign layer48_out_V_V_din = conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_res_V_V_din;

assign layer48_out_V_V_write = conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_res_V_V_write;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_empty_n;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_continue = 1'b1;

assign leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_ap_start = start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_1_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_1_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_1_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_2_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_2_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_2_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_3_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_3_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_3_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_U0_empty_n;

assign pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_continue = 1'b1;

assign pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_ap_start = start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_empty_n;

assign resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_continue = 1'b1;

assign resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_ap_start = start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_empty_n;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config2_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config39_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config44_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config48_U0_din = 1'b1;

assign start_for_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config7_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config10_507_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config15_508_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config20_509_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_510_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_511_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_512_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config38_513_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config42_514_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config47_515_U0_din = 1'b1;

assign start_for_leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config5_506_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_1_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_2_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_3_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_U0_din = 1'b1;

assign start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config6_U0_din = 1'b1;

assign start_for_resize_nearest_me_ap_fixed_32_16_5_3_0_config43_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_din = 1'b1;

assign start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_din = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config50_U0_ap_start = ap_start;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config51_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config52_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config53_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config54_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config55_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0_empty_n;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_continue = 1'b1;

assign zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_ap_start = start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0_empty_n;

endmodule //myproject
