|project
RI <= RI_WB.DB_MAX_OUTPUT_PORT_TYPE
Regwrite_MEM <= EXMEM:inst12.regwrite_MEM
Stall <= Stall:inst14.Stall
Regwrite_EX <= REGEX:inst22.regwrite_EX
Flush <= branch:inst21.branch_jmp
clk => IFREG:inst11.Clock
clk => PC:inst19.Clock
clk => REGEX:inst22.Clock
clk => registerfile8x16:inst2.Clock
clk => EXMEM:inst12.Clock
clk => MEMWB:inst20.Clock
clk => Dmem32X16:inst7.Clk
WA_WB[0] <= MEMWB:inst20.WA_WB[0]
WA_WB[1] <= MEMWB:inst20.WA_WB[1]
WA_WB[2] <= MEMWB:inst20.WA_WB[2]
mtr <= memtoreg_WB.DB_MAX_OUTPUT_PORT_TYPE
regwrite_test <= regwrite_WB.DB_MAX_OUTPUT_PORT_TYPE
A_RF[0] <= registerfile8x16:inst2.OutA[0]
A_RF[1] <= registerfile8x16:inst2.OutA[1]
A_RF[2] <= registerfile8x16:inst2.OutA[2]
A_RF[3] <= registerfile8x16:inst2.OutA[3]
A_RF[4] <= registerfile8x16:inst2.OutA[4]
A_RF[5] <= registerfile8x16:inst2.OutA[5]
A_RF[6] <= registerfile8x16:inst2.OutA[6]
A_RF[7] <= registerfile8x16:inst2.OutA[7]
A_RF[8] <= registerfile8x16:inst2.OutA[8]
A_RF[9] <= registerfile8x16:inst2.OutA[9]
A_RF[10] <= registerfile8x16:inst2.OutA[10]
A_RF[11] <= registerfile8x16:inst2.OutA[11]
A_RF[12] <= registerfile8x16:inst2.OutA[12]
A_RF[13] <= registerfile8x16:inst2.OutA[13]
A_RF[14] <= registerfile8x16:inst2.OutA[14]
A_RF[15] <= registerfile8x16:inst2.OutA[15]
addr[0] <= IMME_MEM[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= IMME_MEM[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= IMME_MEM[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= IMME_MEM[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= IMME_MEM[4].DB_MAX_OUTPUT_PORT_TYPE
address[0] <= PC:inst19.Output[0]
address[1] <= PC:inst19.Output[1]
address[2] <= PC:inst19.Output[2]
address[3] <= PC:inst19.Output[3]
address[4] <= PC:inst19.Output[4]
address[5] <= PC:inst19.Output[5]
address[6] <= PC:inst19.Output[6]
address[7] <= PC:inst19.Output[7]
B_RF[0] <= registerfile8x16:inst2.OutB[0]
B_RF[1] <= registerfile8x16:inst2.OutB[1]
B_RF[2] <= registerfile8x16:inst2.OutB[2]
B_RF[3] <= registerfile8x16:inst2.OutB[3]
B_RF[4] <= registerfile8x16:inst2.OutB[4]
B_RF[5] <= registerfile8x16:inst2.OutB[5]
B_RF[6] <= registerfile8x16:inst2.OutB[6]
B_RF[7] <= registerfile8x16:inst2.OutB[7]
B_RF[8] <= registerfile8x16:inst2.OutB[8]
B_RF[9] <= registerfile8x16:inst2.OutB[9]
B_RF[10] <= registerfile8x16:inst2.OutB[10]
B_RF[11] <= registerfile8x16:inst2.OutB[11]
B_RF[12] <= registerfile8x16:inst2.OutB[12]
B_RF[13] <= registerfile8x16:inst2.OutB[13]
B_RF[14] <= registerfile8x16:inst2.OutB[14]
B_RF[15] <= registerfile8x16:inst2.OutB[15]
Data_WB[0] <= BUSMUX:inst24.result[0]
Data_WB[1] <= BUSMUX:inst24.result[1]
Data_WB[2] <= BUSMUX:inst24.result[2]
Data_WB[3] <= BUSMUX:inst24.result[3]
Data_WB[4] <= BUSMUX:inst24.result[4]
Data_WB[5] <= BUSMUX:inst24.result[5]
Data_WB[6] <= BUSMUX:inst24.result[6]
Data_WB[7] <= BUSMUX:inst24.result[7]
Data_WB[8] <= BUSMUX:inst24.result[8]
Data_WB[9] <= BUSMUX:inst24.result[9]
Data_WB[10] <= BUSMUX:inst24.result[10]
Data_WB[11] <= BUSMUX:inst24.result[11]
Data_WB[12] <= BUSMUX:inst24.result[12]
Data_WB[13] <= BUSMUX:inst24.result[13]
Data_WB[14] <= BUSMUX:inst24.result[14]
Data_WB[15] <= BUSMUX:inst24.result[15]
Doutput[0] <= Dmem32X16:inst7.Output[0]
Doutput[1] <= Dmem32X16:inst7.Output[1]
Doutput[2] <= Dmem32X16:inst7.Output[2]
Doutput[3] <= Dmem32X16:inst7.Output[3]
Doutput[4] <= Dmem32X16:inst7.Output[4]
Doutput[5] <= Dmem32X16:inst7.Output[5]
Doutput[6] <= Dmem32X16:inst7.Output[6]
Doutput[7] <= Dmem32X16:inst7.Output[7]
Doutput[8] <= Dmem32X16:inst7.Output[8]
Doutput[9] <= Dmem32X16:inst7.Output[9]
Doutput[10] <= Dmem32X16:inst7.Output[10]
Doutput[11] <= Dmem32X16:inst7.Output[11]
Doutput[12] <= Dmem32X16:inst7.Output[12]
Doutput[13] <= Dmem32X16:inst7.Output[13]
Doutput[14] <= Dmem32X16:inst7.Output[14]
Doutput[15] <= Dmem32X16:inst7.Output[15]
ins[0] <= ONCHIP_ROM:inst4.DATA_OUT[0]
ins[1] <= ONCHIP_ROM:inst4.DATA_OUT[1]
ins[2] <= ONCHIP_ROM:inst4.DATA_OUT[2]
ins[3] <= ONCHIP_ROM:inst4.DATA_OUT[3]
ins[4] <= ONCHIP_ROM:inst4.DATA_OUT[4]
ins[5] <= ONCHIP_ROM:inst4.DATA_OUT[5]
ins[6] <= ONCHIP_ROM:inst4.DATA_OUT[6]
ins[7] <= ONCHIP_ROM:inst4.DATA_OUT[7]
ins[8] <= ONCHIP_ROM:inst4.DATA_OUT[8]
ins[9] <= ONCHIP_ROM:inst4.DATA_OUT[9]
ins[10] <= ONCHIP_ROM:inst4.DATA_OUT[10]
ins[11] <= ONCHIP_ROM:inst4.DATA_OUT[11]
ins[12] <= ONCHIP_ROM:inst4.DATA_OUT[12]
ins[13] <= ONCHIP_ROM:inst4.DATA_OUT[13]
ins[14] <= ONCHIP_ROM:inst4.DATA_OUT[14]
ins[15] <= ONCHIP_ROM:inst4.DATA_OUT[15]
result[0] <= alu:inst27.out[0]
result[1] <= alu:inst27.out[1]
result[2] <= alu:inst27.out[2]
result[3] <= alu:inst27.out[3]
result[4] <= alu:inst27.out[4]
result[5] <= alu:inst27.out[5]
result[6] <= alu:inst27.out[6]
result[7] <= alu:inst27.out[7]
result[8] <= alu:inst27.out[8]
result[9] <= alu:inst27.out[9]
result[10] <= alu:inst27.out[10]
result[11] <= alu:inst27.out[11]
result[12] <= alu:inst27.out[12]
result[13] <= alu:inst27.out[13]
result[14] <= alu:inst27.out[14]
result[15] <= alu:inst27.out[15]
RSA[0] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
RSA[1] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
RSA[2] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
RSB[0] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
RSB[1] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
RSB[2] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Write_address[0] <= WA_EX[0].DB_MAX_OUTPUT_PORT_TYPE
Write_address[1] <= WA_EX[1].DB_MAX_OUTPUT_PORT_TYPE
Write_address[2] <= WA_EX[2].DB_MAX_OUTPUT_PORT_TYPE


|project|MEMWB:inst20
RI_WB <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst4.CLK
Clock => inst1[15].CLK
Clock => inst1[14].CLK
Clock => inst1[13].CLK
Clock => inst1[12].CLK
Clock => inst1[11].CLK
Clock => inst1[10].CLK
Clock => inst1[9].CLK
Clock => inst1[8].CLK
Clock => inst1[7].CLK
Clock => inst1[6].CLK
Clock => inst1[5].CLK
Clock => inst1[4].CLK
Clock => inst1[3].CLK
Clock => inst1[2].CLK
Clock => inst1[1].CLK
Clock => inst1[0].CLK
Clock => inst[15].CLK
Clock => inst[14].CLK
Clock => inst[13].CLK
Clock => inst[12].CLK
Clock => inst[11].CLK
Clock => inst[10].CLK
Clock => inst[9].CLK
Clock => inst[8].CLK
Clock => inst[7].CLK
Clock => inst[6].CLK
Clock => inst[5].CLK
Clock => inst[4].CLK
Clock => inst[3].CLK
Clock => inst[2].CLK
Clock => inst[1].CLK
Clock => inst[0].CLK
Clock => inst2[15].CLK
Clock => inst2[14].CLK
Clock => inst2[13].CLK
Clock => inst2[12].CLK
Clock => inst2[11].CLK
Clock => inst2[10].CLK
Clock => inst2[9].CLK
Clock => inst2[8].CLK
Clock => inst2[7].CLK
Clock => inst2[6].CLK
Clock => inst2[5].CLK
Clock => inst2[4].CLK
Clock => inst2[3].CLK
Clock => inst2[2].CLK
Clock => inst2[1].CLK
Clock => inst2[0].CLK
Clock => inst3[2].CLK
Clock => inst3[1].CLK
Clock => inst3[0].CLK
RI_MEM => inst5.DATAIN
memtoreg_WB <= inst6.DB_MAX_OUTPUT_PORT_TYPE
memtoreg_MEM => inst6.DATAIN
regwrite_WB <= inst4.DB_MAX_OUTPUT_PORT_TYPE
regwrite_MEM => inst4.DATAIN
alu_WB[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
alu_WB[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
alu_MEM[0] => inst1[0].DATAIN
alu_MEM[1] => inst1[1].DATAIN
alu_MEM[2] => inst1[2].DATAIN
alu_MEM[3] => inst1[3].DATAIN
alu_MEM[4] => inst1[4].DATAIN
alu_MEM[5] => inst1[5].DATAIN
alu_MEM[6] => inst1[6].DATAIN
alu_MEM[7] => inst1[7].DATAIN
alu_MEM[8] => inst1[8].DATAIN
alu_MEM[9] => inst1[9].DATAIN
alu_MEM[10] => inst1[10].DATAIN
alu_MEM[11] => inst1[11].DATAIN
alu_MEM[12] => inst1[12].DATAIN
alu_MEM[13] => inst1[13].DATAIN
alu_MEM[14] => inst1[14].DATAIN
alu_MEM[15] => inst1[15].DATAIN
dmem_WB[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
dmem_WB[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
dmem_MEM[0] => inst[0].DATAIN
dmem_MEM[1] => inst[1].DATAIN
dmem_MEM[2] => inst[2].DATAIN
dmem_MEM[3] => inst[3].DATAIN
dmem_MEM[4] => inst[4].DATAIN
dmem_MEM[5] => inst[5].DATAIN
dmem_MEM[6] => inst[6].DATAIN
dmem_MEM[7] => inst[7].DATAIN
dmem_MEM[8] => inst[8].DATAIN
dmem_MEM[9] => inst[9].DATAIN
dmem_MEM[10] => inst[10].DATAIN
dmem_MEM[11] => inst[11].DATAIN
dmem_MEM[12] => inst[12].DATAIN
dmem_MEM[13] => inst[13].DATAIN
dmem_MEM[14] => inst[14].DATAIN
dmem_MEM[15] => inst[15].DATAIN
imm_WB[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
imm_WB[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
imm_MEM[0] => inst2[0].DATAIN
imm_MEM[1] => inst2[1].DATAIN
imm_MEM[2] => inst2[2].DATAIN
imm_MEM[3] => inst2[3].DATAIN
imm_MEM[4] => inst2[4].DATAIN
imm_MEM[5] => inst2[5].DATAIN
imm_MEM[6] => inst2[6].DATAIN
imm_MEM[7] => inst2[7].DATAIN
imm_MEM[8] => inst2[8].DATAIN
imm_MEM[9] => inst2[9].DATAIN
imm_MEM[10] => inst2[10].DATAIN
imm_MEM[11] => inst2[11].DATAIN
imm_MEM[12] => inst2[12].DATAIN
imm_MEM[13] => inst2[13].DATAIN
imm_MEM[14] => inst2[14].DATAIN
imm_MEM[15] => inst2[15].DATAIN
WA_WB[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
WA_WB[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
WA_WB[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
WA_MEM[0] => inst3[0].DATAIN
WA_MEM[1] => inst3[1].DATAIN
WA_MEM[2] => inst3[2].DATAIN


|project|EXMEM:inst12
memread_MEM <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst4.CLK
Clock => inst8.CLK
Clock => inst5.CLK
Clock => inst6.CLK
Clock => inst28.CLK
Clock => inst31.CLK
Clock => inst13.CLK
Clock => inst[15].CLK
Clock => inst[14].CLK
Clock => inst[13].CLK
Clock => inst[12].CLK
Clock => inst[11].CLK
Clock => inst[10].CLK
Clock => inst[9].CLK
Clock => inst[8].CLK
Clock => inst[7].CLK
Clock => inst[6].CLK
Clock => inst[5].CLK
Clock => inst[4].CLK
Clock => inst[3].CLK
Clock => inst[2].CLK
Clock => inst[1].CLK
Clock => inst[0].CLK
Clock => inst10[7].CLK
Clock => inst10[6].CLK
Clock => inst10[5].CLK
Clock => inst10[4].CLK
Clock => inst10[3].CLK
Clock => inst10[2].CLK
Clock => inst10[1].CLK
Clock => inst10[0].CLK
Clock => inst9[15].CLK
Clock => inst9[14].CLK
Clock => inst9[13].CLK
Clock => inst9[12].CLK
Clock => inst9[11].CLK
Clock => inst9[10].CLK
Clock => inst9[9].CLK
Clock => inst9[8].CLK
Clock => inst9[7].CLK
Clock => inst9[6].CLK
Clock => inst9[5].CLK
Clock => inst9[4].CLK
Clock => inst9[3].CLK
Clock => inst9[2].CLK
Clock => inst9[1].CLK
Clock => inst9[0].CLK
Clock => inst1[15].CLK
Clock => inst1[14].CLK
Clock => inst1[13].CLK
Clock => inst1[12].CLK
Clock => inst1[11].CLK
Clock => inst1[10].CLK
Clock => inst1[9].CLK
Clock => inst1[8].CLK
Clock => inst1[7].CLK
Clock => inst1[6].CLK
Clock => inst1[5].CLK
Clock => inst1[4].CLK
Clock => inst1[3].CLK
Clock => inst1[2].CLK
Clock => inst1[1].CLK
Clock => inst1[0].CLK
Clock => inst30[2].CLK
Clock => inst30[1].CLK
Clock => inst30[0].CLK
memread_EX => inst3.DATAIN
memwrite_MEM <= inst4.DB_MAX_OUTPUT_PORT_TYPE
memwrite_EX => inst4.DATAIN
RI_MEM <= inst8.DB_MAX_OUTPUT_PORT_TYPE
RI_EX => inst8.DATAIN
memtoreg_MEM <= inst5.DB_MAX_OUTPUT_PORT_TYPE
memtoreg_EX => inst5.DATAIN
branch_MEM <= inst6.DB_MAX_OUTPUT_PORT_TYPE
branch_EX => inst6.DATAIN
jump_MEM <= inst28.DB_MAX_OUTPUT_PORT_TYPE
jump_EX => inst28.DATAIN
regwrite_MEM <= inst31.DB_MAX_OUTPUT_PORT_TYPE
regwrite_EX => inst31.DATAIN
Zero_MEM <= inst13.DB_MAX_OUTPUT_PORT_TYPE
Zero_EX => inst13.DATAIN
alu_out_MEM[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
alu_out_MEM[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
alu_out_EX[0] => inst[0].DATAIN
alu_out_EX[1] => inst[1].DATAIN
alu_out_EX[2] => inst[2].DATAIN
alu_out_EX[3] => inst[3].DATAIN
alu_out_EX[4] => inst[4].DATAIN
alu_out_EX[5] => inst[5].DATAIN
alu_out_EX[6] => inst[6].DATAIN
alu_out_EX[7] => inst[7].DATAIN
alu_out_EX[8] => inst[8].DATAIN
alu_out_EX[9] => inst[9].DATAIN
alu_out_EX[10] => inst[10].DATAIN
alu_out_EX[11] => inst[11].DATAIN
alu_out_EX[12] => inst[12].DATAIN
alu_out_EX[13] => inst[13].DATAIN
alu_out_EX[14] => inst[14].DATAIN
alu_out_EX[15] => inst[15].DATAIN
Branch_add_MEM[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_MEM[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
Branch_add_EX[0] => inst10[0].DATAIN
Branch_add_EX[1] => inst10[1].DATAIN
Branch_add_EX[2] => inst10[2].DATAIN
Branch_add_EX[3] => inst10[3].DATAIN
Branch_add_EX[4] => inst10[4].DATAIN
Branch_add_EX[5] => inst10[5].DATAIN
Branch_add_EX[6] => inst10[6].DATAIN
Branch_add_EX[7] => inst10[7].DATAIN
imme_MEM[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[8] <= inst9[8].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[9] <= inst9[9].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[10] <= inst9[10].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[11] <= inst9[11].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[12] <= inst9[12].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[13] <= inst9[13].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[14] <= inst9[14].DB_MAX_OUTPUT_PORT_TYPE
imme_MEM[15] <= inst9[15].DB_MAX_OUTPUT_PORT_TYPE
imme_EX[0] => inst9[0].DATAIN
imme_EX[1] => inst9[1].DATAIN
imme_EX[2] => inst9[2].DATAIN
imme_EX[3] => inst9[3].DATAIN
imme_EX[4] => inst9[4].DATAIN
imme_EX[5] => inst9[5].DATAIN
imme_EX[6] => inst9[6].DATAIN
imme_EX[7] => inst9[7].DATAIN
imme_EX[8] => inst9[8].DATAIN
imme_EX[9] => inst9[9].DATAIN
imme_EX[10] => inst9[10].DATAIN
imme_EX[11] => inst9[11].DATAIN
imme_EX[12] => inst9[12].DATAIN
imme_EX[13] => inst9[13].DATAIN
imme_EX[14] => inst9[14].DATAIN
imme_EX[15] => inst9[15].DATAIN
rs_MEM[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
rs_MEM[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[0] => inst1[0].DATAIN
rs_EX[1] => inst1[1].DATAIN
rs_EX[2] => inst1[2].DATAIN
rs_EX[3] => inst1[3].DATAIN
rs_EX[4] => inst1[4].DATAIN
rs_EX[5] => inst1[5].DATAIN
rs_EX[6] => inst1[6].DATAIN
rs_EX[7] => inst1[7].DATAIN
rs_EX[8] => inst1[8].DATAIN
rs_EX[9] => inst1[9].DATAIN
rs_EX[10] => inst1[10].DATAIN
rs_EX[11] => inst1[11].DATAIN
rs_EX[12] => inst1[12].DATAIN
rs_EX[13] => inst1[13].DATAIN
rs_EX[14] => inst1[14].DATAIN
rs_EX[15] => inst1[15].DATAIN
WA_MEM[0] <= inst30[0].DB_MAX_OUTPUT_PORT_TYPE
WA_MEM[1] <= inst30[1].DB_MAX_OUTPUT_PORT_TYPE
WA_MEM[2] <= inst30[2].DB_MAX_OUTPUT_PORT_TYPE
WA_EX[0] => inst30[0].DATAIN
WA_EX[1] => inst30[1].DATAIN
WA_EX[2] => inst30[2].DATAIN


|project|alu:inst27
zero <= check_zero:inst9.zero
funct1 => au:inst.op1
funct1 => lu:inst1.op1
funct1 => Shift_1_2:inst6.op1
funct1 => BUSMUX:inst5.sel
funct0 => au:inst.op0
funct0 => lu:inst1.op0
funct0 => Shift_1_2:inst6.op0
funct0 => Shift3:inst3.op0
funct0 => BUSMUX:inst7.sel
Rs1[0] => au:inst.A[0]
Rs1[0] => lu:inst1.A[0]
Rs1[0] => Shift_1_2:inst6.In[0]
Rs1[0] => Shift3:inst3.In[0]
Rs1[0] => MUL:inst10.A[0]
Rs1[0] => DIV:inst11.A[0]
Rs1[1] => au:inst.A[1]
Rs1[1] => lu:inst1.A[1]
Rs1[1] => Shift_1_2:inst6.In[1]
Rs1[1] => Shift3:inst3.In[1]
Rs1[1] => MUL:inst10.A[1]
Rs1[1] => DIV:inst11.A[1]
Rs1[2] => au:inst.A[2]
Rs1[2] => lu:inst1.A[2]
Rs1[2] => Shift_1_2:inst6.In[2]
Rs1[2] => Shift3:inst3.In[2]
Rs1[2] => MUL:inst10.A[2]
Rs1[2] => DIV:inst11.A[2]
Rs1[3] => au:inst.A[3]
Rs1[3] => lu:inst1.A[3]
Rs1[3] => Shift_1_2:inst6.In[3]
Rs1[3] => Shift3:inst3.In[3]
Rs1[3] => MUL:inst10.A[3]
Rs1[3] => DIV:inst11.A[3]
Rs1[4] => au:inst.A[4]
Rs1[4] => lu:inst1.A[4]
Rs1[4] => Shift_1_2:inst6.In[4]
Rs1[4] => Shift3:inst3.In[4]
Rs1[4] => MUL:inst10.A[4]
Rs1[4] => DIV:inst11.A[4]
Rs1[5] => au:inst.A[5]
Rs1[5] => lu:inst1.A[5]
Rs1[5] => Shift_1_2:inst6.In[5]
Rs1[5] => Shift3:inst3.In[5]
Rs1[5] => MUL:inst10.A[5]
Rs1[5] => DIV:inst11.A[5]
Rs1[6] => au:inst.A[6]
Rs1[6] => lu:inst1.A[6]
Rs1[6] => Shift_1_2:inst6.In[6]
Rs1[6] => Shift3:inst3.In[6]
Rs1[6] => MUL:inst10.A[6]
Rs1[6] => DIV:inst11.A[6]
Rs1[7] => au:inst.A[7]
Rs1[7] => lu:inst1.A[7]
Rs1[7] => Shift_1_2:inst6.In[7]
Rs1[7] => Shift3:inst3.In[7]
Rs1[7] => MUL:inst10.A[7]
Rs1[7] => DIV:inst11.A[7]
Rs1[8] => au:inst.A[8]
Rs1[8] => lu:inst1.A[8]
Rs1[8] => Shift_1_2:inst6.In[8]
Rs1[8] => Shift3:inst3.In[8]
Rs1[8] => MUL:inst10.A[8]
Rs1[8] => DIV:inst11.A[8]
Rs1[9] => au:inst.A[9]
Rs1[9] => lu:inst1.A[9]
Rs1[9] => Shift_1_2:inst6.In[9]
Rs1[9] => Shift3:inst3.In[9]
Rs1[9] => MUL:inst10.A[9]
Rs1[9] => DIV:inst11.A[9]
Rs1[10] => au:inst.A[10]
Rs1[10] => lu:inst1.A[10]
Rs1[10] => Shift_1_2:inst6.In[10]
Rs1[10] => Shift3:inst3.In[10]
Rs1[10] => MUL:inst10.A[10]
Rs1[10] => DIV:inst11.A[10]
Rs1[11] => au:inst.A[11]
Rs1[11] => lu:inst1.A[11]
Rs1[11] => Shift_1_2:inst6.In[11]
Rs1[11] => Shift3:inst3.In[11]
Rs1[11] => MUL:inst10.A[11]
Rs1[11] => DIV:inst11.A[11]
Rs1[12] => au:inst.A[12]
Rs1[12] => lu:inst1.A[12]
Rs1[12] => Shift_1_2:inst6.In[12]
Rs1[12] => Shift3:inst3.In[12]
Rs1[12] => MUL:inst10.A[12]
Rs1[12] => DIV:inst11.A[12]
Rs1[13] => au:inst.A[13]
Rs1[13] => lu:inst1.A[13]
Rs1[13] => Shift_1_2:inst6.In[13]
Rs1[13] => Shift3:inst3.In[13]
Rs1[13] => MUL:inst10.A[13]
Rs1[13] => DIV:inst11.A[13]
Rs1[14] => au:inst.A[14]
Rs1[14] => lu:inst1.A[14]
Rs1[14] => Shift_1_2:inst6.In[14]
Rs1[14] => Shift3:inst3.In[14]
Rs1[14] => MUL:inst10.A[14]
Rs1[14] => DIV:inst11.A[14]
Rs1[15] => au:inst.A[15]
Rs1[15] => lu:inst1.A[15]
Rs1[15] => Shift_1_2:inst6.In[15]
Rs1[15] => Shift3:inst3.In[15]
Rs1[15] => MUL:inst10.A[15]
Rs1[15] => DIV:inst11.A[15]
Rs2[0] => au:inst.B[0]
Rs2[0] => lu:inst1.B[0]
Rs2[0] => MUL:inst10.B[0]
Rs2[0] => DIV:inst11.B[0]
Rs2[1] => au:inst.B[1]
Rs2[1] => lu:inst1.B[1]
Rs2[1] => MUL:inst10.B[1]
Rs2[1] => DIV:inst11.B[1]
Rs2[2] => au:inst.B[2]
Rs2[2] => lu:inst1.B[2]
Rs2[2] => MUL:inst10.B[2]
Rs2[2] => DIV:inst11.B[2]
Rs2[3] => au:inst.B[3]
Rs2[3] => lu:inst1.B[3]
Rs2[3] => MUL:inst10.B[3]
Rs2[3] => DIV:inst11.B[3]
Rs2[4] => au:inst.B[4]
Rs2[4] => lu:inst1.B[4]
Rs2[4] => MUL:inst10.B[4]
Rs2[4] => DIV:inst11.B[4]
Rs2[5] => au:inst.B[5]
Rs2[5] => lu:inst1.B[5]
Rs2[5] => MUL:inst10.B[5]
Rs2[5] => DIV:inst11.B[5]
Rs2[6] => au:inst.B[6]
Rs2[6] => lu:inst1.B[6]
Rs2[6] => MUL:inst10.B[6]
Rs2[6] => DIV:inst11.B[6]
Rs2[7] => au:inst.B[7]
Rs2[7] => lu:inst1.B[7]
Rs2[7] => MUL:inst10.B[7]
Rs2[7] => DIV:inst11.B[7]
Rs2[8] => au:inst.B[8]
Rs2[8] => lu:inst1.B[8]
Rs2[8] => MUL:inst10.B[8]
Rs2[8] => DIV:inst11.B[8]
Rs2[9] => au:inst.B[9]
Rs2[9] => lu:inst1.B[9]
Rs2[9] => MUL:inst10.B[9]
Rs2[9] => DIV:inst11.B[9]
Rs2[10] => au:inst.B[10]
Rs2[10] => lu:inst1.B[10]
Rs2[10] => MUL:inst10.B[10]
Rs2[10] => DIV:inst11.B[10]
Rs2[11] => au:inst.B[11]
Rs2[11] => lu:inst1.B[11]
Rs2[11] => MUL:inst10.B[11]
Rs2[11] => DIV:inst11.B[11]
Rs2[12] => au:inst.B[12]
Rs2[12] => lu:inst1.B[12]
Rs2[12] => MUL:inst10.B[12]
Rs2[12] => DIV:inst11.B[12]
Rs2[13] => au:inst.B[13]
Rs2[13] => lu:inst1.B[13]
Rs2[13] => MUL:inst10.B[13]
Rs2[13] => DIV:inst11.B[13]
Rs2[14] => au:inst.B[14]
Rs2[14] => lu:inst1.B[14]
Rs2[14] => MUL:inst10.B[14]
Rs2[14] => DIV:inst11.B[14]
Rs2[15] => au:inst.B[15]
Rs2[15] => lu:inst1.B[15]
Rs2[15] => MUL:inst10.B[15]
Rs2[15] => DIV:inst11.B[15]
out[0] <= BUSMUX:inst8.result[0]
out[1] <= BUSMUX:inst8.result[1]
out[2] <= BUSMUX:inst8.result[2]
out[3] <= BUSMUX:inst8.result[3]
out[4] <= BUSMUX:inst8.result[4]
out[5] <= BUSMUX:inst8.result[5]
out[6] <= BUSMUX:inst8.result[6]
out[7] <= BUSMUX:inst8.result[7]
out[8] <= BUSMUX:inst8.result[8]
out[9] <= BUSMUX:inst8.result[9]
out[10] <= BUSMUX:inst8.result[10]
out[11] <= BUSMUX:inst8.result[11]
out[12] <= BUSMUX:inst8.result[12]
out[13] <= BUSMUX:inst8.result[13]
out[14] <= BUSMUX:inst8.result[14]
out[15] <= BUSMUX:inst8.result[15]
funct3 => BUSMUX:inst8.sel
funct2 => BUSMUX:inst2.sel
funct2 => BUSMUX:inst4.sel


|project|alu:inst27|check_zero:inst9
zero <= inst5.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst51.IN0
A[1] => inst52.IN0
A[2] => inst53.IN0
A[3] => inst54.IN0
A[4] => inst63.IN0
A[5] => inst64.IN0
A[6] => inst65.IN0
A[7] => inst66.IN0
A[8] => inst59.IN0
A[9] => inst60.IN0
A[10] => inst61.IN0
A[11] => inst62.IN0
A[12] => inst55.IN0
A[13] => inst56.IN0
A[14] => inst57.IN0
A[15] => inst58.IN0


|project|alu:inst27|au:inst
Out[0] <= eight_bit_FA:inst2.Out[0]
Out[1] <= eight_bit_FA:inst2.Out[1]
Out[2] <= eight_bit_FA:inst2.Out[2]
Out[3] <= eight_bit_FA:inst2.Out[3]
Out[4] <= eight_bit_FA:inst2.Out[4]
Out[5] <= eight_bit_FA:inst2.Out[5]
Out[6] <= eight_bit_FA:inst2.Out[6]
Out[7] <= eight_bit_FA:inst2.Out[7]
Out[8] <= eight_bit_FA:inst.Out[0]
Out[9] <= eight_bit_FA:inst.Out[1]
Out[10] <= eight_bit_FA:inst.Out[2]
Out[11] <= eight_bit_FA:inst.Out[3]
Out[12] <= eight_bit_FA:inst.Out[4]
Out[13] <= eight_bit_FA:inst.Out[5]
Out[14] <= eight_bit_FA:inst.Out[6]
Out[15] <= eight_bit_FA:inst.Out[7]
op0 => eight_bit_FA:inst2.Cin
op0 => mux_au:inst7.op0
A[0] => eight_bit_FA:inst2.A[0]
A[1] => eight_bit_FA:inst2.A[1]
A[2] => eight_bit_FA:inst2.A[2]
A[3] => eight_bit_FA:inst2.A[3]
A[4] => eight_bit_FA:inst2.A[4]
A[5] => eight_bit_FA:inst2.A[5]
A[6] => eight_bit_FA:inst2.A[6]
A[7] => eight_bit_FA:inst2.A[7]
A[8] => eight_bit_FA:inst.A[0]
A[9] => eight_bit_FA:inst.A[1]
A[10] => eight_bit_FA:inst.A[2]
A[11] => eight_bit_FA:inst.A[3]
A[12] => eight_bit_FA:inst.A[4]
A[13] => eight_bit_FA:inst.A[5]
A[14] => eight_bit_FA:inst.A[6]
A[15] => eight_bit_FA:inst.A[7]
op1 => mux_au:inst7.op1
B[0] => mux_au:inst7.In[0]
B[1] => mux_au:inst7.In[1]
B[2] => mux_au:inst7.In[2]
B[3] => mux_au:inst7.In[3]
B[4] => mux_au:inst7.In[4]
B[5] => mux_au:inst7.In[5]
B[6] => mux_au:inst7.In[6]
B[7] => mux_au:inst7.In[7]
B[8] => mux_au:inst7.In[8]
B[9] => mux_au:inst7.In[9]
B[10] => mux_au:inst7.In[10]
B[11] => mux_au:inst7.In[11]
B[12] => mux_au:inst7.In[12]
B[13] => mux_au:inst7.In[13]
B[14] => mux_au:inst7.In[14]
B[15] => mux_au:inst7.In[15]


|project|alu:inst27|au:inst|eight_bit_FA:inst
Cout <= FA:inst.Cout
A[0] => FA:inst11.A
A[1] => FA:inst10.A
A[2] => FA:inst9.A
A[3] => FA:inst8.A
A[4] => FA:inst7.A
A[5] => FA:inst6.A
A[6] => FA:inst5.A
A[7] => FA:inst.A
B[0] => FA:inst11.B
B[1] => FA:inst10.B
B[2] => FA:inst9.B
B[3] => FA:inst8.B
B[4] => FA:inst7.B
B[5] => FA:inst6.B
B[6] => FA:inst5.B
B[7] => FA:inst.B
Cin => FA:inst11.Cin
Out[0] <= FA:inst11.Sum
Out[1] <= FA:inst10.Sum
Out[2] <= FA:inst9.Sum
Out[3] <= FA:inst8.Sum
Out[4] <= FA:inst7.Sum
Out[5] <= FA:inst6.Sum
Out[6] <= FA:inst5.Sum
Out[7] <= FA:inst.Sum


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst5
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst6
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst7
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst8
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst9
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst10
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst|FA:inst11
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2
Cout <= FA:inst.Cout
A[0] => FA:inst11.A
A[1] => FA:inst10.A
A[2] => FA:inst9.A
A[3] => FA:inst8.A
A[4] => FA:inst7.A
A[5] => FA:inst6.A
A[6] => FA:inst5.A
A[7] => FA:inst.A
B[0] => FA:inst11.B
B[1] => FA:inst10.B
B[2] => FA:inst9.B
B[3] => FA:inst8.B
B[4] => FA:inst7.B
B[5] => FA:inst6.B
B[6] => FA:inst5.B
B[7] => FA:inst.B
Cin => FA:inst11.Cin
Out[0] <= FA:inst11.Sum
Out[1] <= FA:inst10.Sum
Out[2] <= FA:inst9.Sum
Out[3] <= FA:inst8.Sum
Out[4] <= FA:inst7.Sum
Out[5] <= FA:inst6.Sum
Out[6] <= FA:inst5.Sum
Out[7] <= FA:inst.Sum


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst5
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst6
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst7
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst8
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst9
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst10
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|eight_bit_FA:inst2|FA:inst11
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|au:inst|mux_au:inst7
out[0] <= BUSMUX:inst7.result[0]
out[1] <= BUSMUX:inst7.result[1]
out[2] <= BUSMUX:inst7.result[2]
out[3] <= BUSMUX:inst7.result[3]
out[4] <= BUSMUX:inst7.result[4]
out[5] <= BUSMUX:inst7.result[5]
out[6] <= BUSMUX:inst7.result[6]
out[7] <= BUSMUX:inst7.result[7]
out[8] <= BUSMUX:inst7.result[8]
out[9] <= BUSMUX:inst7.result[9]
out[10] <= BUSMUX:inst7.result[10]
out[11] <= BUSMUX:inst7.result[11]
out[12] <= BUSMUX:inst7.result[12]
out[13] <= BUSMUX:inst7.result[13]
out[14] <= BUSMUX:inst7.result[14]
out[15] <= BUSMUX:inst7.result[15]
op1 => BUSMUX:inst7.sel
op0 => BUSMUX:inst5.sel
op0 => BUSMUX:inst6.sel
In[0] => BUSMUX:inst5.dataa[0]
In[0] => inst.IN0
In[1] => BUSMUX:inst5.dataa[1]
In[1] => inst8.IN0
In[2] => BUSMUX:inst5.dataa[2]
In[2] => inst9.IN0
In[3] => BUSMUX:inst5.dataa[3]
In[3] => inst10.IN0
In[4] => BUSMUX:inst5.dataa[4]
In[4] => inst11.IN0
In[5] => BUSMUX:inst5.dataa[5]
In[5] => inst12.IN0
In[6] => BUSMUX:inst5.dataa[6]
In[6] => inst13.IN0
In[7] => BUSMUX:inst5.dataa[7]
In[7] => inst14.IN0
In[8] => BUSMUX:inst5.dataa[8]
In[8] => inst15.IN0
In[9] => BUSMUX:inst5.dataa[9]
In[9] => inst16.IN0
In[10] => BUSMUX:inst5.dataa[10]
In[10] => inst17.IN0
In[11] => BUSMUX:inst5.dataa[11]
In[11] => inst18.IN0
In[12] => BUSMUX:inst5.dataa[12]
In[12] => inst19.IN0
In[13] => BUSMUX:inst5.dataa[13]
In[13] => inst20.IN0
In[14] => BUSMUX:inst5.dataa[14]
In[14] => inst21.IN0
In[15] => BUSMUX:inst5.dataa[15]
In[15] => inst22.IN0


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst7|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst5|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|BUSMUX:inst6|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|au:inst|mux_au:inst7|lpm_constant0:inst28
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|lpm_constant0:inst28|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>


|project|alu:inst27|au:inst|mux_au:inst7|lpm_constant1:inst27
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|project|alu:inst27|au:inst|mux_au:inst7|lpm_constant1:inst27|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>


|project|alu:inst27|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|BUSMUX:inst8|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|BUSMUX:inst2|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|lu:inst1
out[0] <= BUSMUX:inst70.result[0]
out[1] <= BUSMUX:inst70.result[1]
out[2] <= BUSMUX:inst70.result[2]
out[3] <= BUSMUX:inst70.result[3]
out[4] <= BUSMUX:inst70.result[4]
out[5] <= BUSMUX:inst70.result[5]
out[6] <= BUSMUX:inst70.result[6]
out[7] <= BUSMUX:inst70.result[7]
out[8] <= BUSMUX:inst70.result[8]
out[9] <= BUSMUX:inst70.result[9]
out[10] <= BUSMUX:inst70.result[10]
out[11] <= BUSMUX:inst70.result[11]
out[12] <= BUSMUX:inst70.result[12]
out[13] <= BUSMUX:inst70.result[13]
out[14] <= BUSMUX:inst70.result[14]
out[15] <= BUSMUX:inst70.result[15]
op1 => BUSMUX:inst70.sel
op0 => BUSMUX:inst68.sel
op0 => BUSMUX:inst69.sel
A[0] => inst.IN0
A[0] => inst19.IN1
A[0] => inst51.IN0
A[0] => inst35.IN1
A[1] => inst3.IN0
A[1] => inst20.IN1
A[1] => inst52.IN0
A[1] => inst36.IN1
A[2] => inst5.IN0
A[2] => inst21.IN1
A[2] => inst53.IN0
A[2] => inst37.IN1
A[3] => inst7.IN0
A[3] => inst22.IN1
A[3] => inst54.IN0
A[3] => inst38.IN1
A[4] => inst8.IN0
A[4] => inst31.IN1
A[4] => inst63.IN0
A[4] => inst47.IN1
A[5] => inst4.IN0
A[5] => inst32.IN1
A[5] => inst64.IN0
A[5] => inst48.IN1
A[6] => inst6.IN0
A[6] => inst33.IN1
A[6] => inst65.IN0
A[6] => inst49.IN1
A[7] => inst9.IN0
A[7] => inst34.IN1
A[7] => inst66.IN0
A[7] => inst50.IN1
A[8] => inst10.IN0
A[8] => inst27.IN1
A[8] => inst59.IN0
A[8] => inst43.IN1
A[9] => inst11.IN0
A[9] => inst28.IN1
A[9] => inst60.IN0
A[9] => inst44.IN1
A[10] => inst12.IN0
A[10] => inst29.IN1
A[10] => inst61.IN0
A[10] => inst45.IN1
A[11] => inst13.IN0
A[11] => inst30.IN1
A[11] => inst62.IN0
A[11] => inst46.IN1
A[12] => inst14.IN0
A[12] => inst23.IN1
A[12] => inst55.IN0
A[12] => inst39.IN1
A[13] => inst15.IN0
A[13] => inst24.IN1
A[13] => inst56.IN0
A[13] => inst40.IN1
A[14] => inst16.IN0
A[14] => inst25.IN1
A[14] => inst57.IN0
A[14] => inst41.IN1
A[15] => inst17.IN0
A[15] => inst26.IN1
A[15] => inst58.IN0
A[15] => inst42.IN1
B[0] => inst.IN1
B[0] => inst19.IN0
B[0] => inst51.IN1
B[0] => inst35.IN0
B[1] => inst3.IN1
B[1] => inst20.IN0
B[1] => inst52.IN1
B[1] => inst36.IN0
B[2] => inst5.IN1
B[2] => inst21.IN0
B[2] => inst53.IN1
B[2] => inst37.IN0
B[3] => inst7.IN1
B[3] => inst22.IN0
B[3] => inst54.IN1
B[3] => inst38.IN0
B[4] => inst8.IN1
B[4] => inst31.IN0
B[4] => inst63.IN1
B[4] => inst47.IN0
B[5] => inst4.IN1
B[5] => inst32.IN0
B[5] => inst64.IN1
B[5] => inst48.IN0
B[6] => inst6.IN1
B[6] => inst33.IN0
B[6] => inst65.IN1
B[6] => inst49.IN0
B[7] => inst9.IN1
B[7] => inst34.IN0
B[7] => inst66.IN1
B[7] => inst50.IN0
B[8] => inst10.IN1
B[8] => inst27.IN0
B[8] => inst59.IN1
B[8] => inst43.IN0
B[9] => inst11.IN1
B[9] => inst28.IN0
B[9] => inst60.IN1
B[9] => inst44.IN0
B[10] => inst12.IN1
B[10] => inst29.IN0
B[10] => inst61.IN1
B[10] => inst45.IN0
B[11] => inst13.IN1
B[11] => inst30.IN0
B[11] => inst62.IN1
B[11] => inst46.IN0
B[12] => inst14.IN1
B[12] => inst23.IN0
B[12] => inst55.IN1
B[12] => inst39.IN0
B[13] => inst15.IN1
B[13] => inst24.IN0
B[13] => inst56.IN1
B[13] => inst40.IN0
B[14] => inst16.IN1
B[14] => inst25.IN0
B[14] => inst57.IN1
B[14] => inst41.IN0
B[15] => inst17.IN1
B[15] => inst26.IN0
B[15] => inst58.IN1
B[15] => inst42.IN0


|project|alu:inst27|lu:inst1|BUSMUX:inst70
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|lu:inst1|BUSMUX:inst70|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|lu:inst1|BUSMUX:inst70|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|lu:inst1|BUSMUX:inst68
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|lu:inst1|BUSMUX:inst68|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|lu:inst1|BUSMUX:inst68|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|lu:inst1|BUSMUX:inst69
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|lu:inst1|BUSMUX:inst69|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|lu:inst1|BUSMUX:inst69|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|BUSMUX:inst4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|BUSMUX:inst4|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|BUSMUX:inst4|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Shift_1_2:inst6
out[0] <= BUSMUX:inst78.result[0]
out[1] <= BUSMUX:inst78.result[1]
out[2] <= BUSMUX:inst78.result[2]
out[3] <= BUSMUX:inst78.result[3]
out[4] <= BUSMUX:inst78.result[4]
out[5] <= BUSMUX:inst78.result[5]
out[6] <= BUSMUX:inst78.result[6]
out[7] <= BUSMUX:inst78.result[7]
out[8] <= BUSMUX:inst78.result[8]
out[9] <= BUSMUX:inst78.result[9]
out[10] <= BUSMUX:inst78.result[10]
out[11] <= BUSMUX:inst78.result[11]
out[12] <= BUSMUX:inst78.result[12]
out[13] <= BUSMUX:inst78.result[13]
out[14] <= BUSMUX:inst78.result[14]
out[15] <= BUSMUX:inst78.result[15]
op1 => BUSMUX:inst78.sel
op0 => BUSMUX:inst9.sel
op0 => BUSMUX:inst10.sel
In[0] => shift_left_1:inst2.In[0]
In[0] => Shift_right_1:inst.In[0]
In[1] => shift_left_1:inst2.In[1]
In[1] => Shift_right_1:inst.In[1]
In[2] => shift_left_1:inst2.In[2]
In[2] => Shift_right_1:inst.In[2]
In[3] => shift_left_1:inst2.In[3]
In[3] => Shift_right_1:inst.In[3]
In[4] => shift_left_1:inst2.In[4]
In[4] => Shift_right_1:inst.In[4]
In[5] => shift_left_1:inst2.In[5]
In[5] => Shift_right_1:inst.In[5]
In[6] => shift_left_1:inst2.In[6]
In[6] => Shift_right_1:inst.In[6]
In[7] => shift_left_1:inst2.In[7]
In[7] => Shift_right_1:inst.In[7]
In[8] => shift_left_1:inst2.In[8]
In[8] => Shift_right_1:inst.In[8]
In[9] => shift_left_1:inst2.In[9]
In[9] => Shift_right_1:inst.In[9]
In[10] => shift_left_1:inst2.In[10]
In[10] => Shift_right_1:inst.In[10]
In[11] => shift_left_1:inst2.In[11]
In[11] => Shift_right_1:inst.In[11]
In[12] => shift_left_1:inst2.In[12]
In[12] => Shift_right_1:inst.In[12]
In[13] => shift_left_1:inst2.In[13]
In[13] => Shift_right_1:inst.In[13]
In[14] => shift_left_1:inst2.In[14]
In[14] => Shift_right_1:inst.In[14]
In[15] => shift_left_1:inst2.In[15]
In[15] => Shift_right_1:inst.In[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst78
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst78|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst78|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst9|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Shift_1_2:inst6|shift_left_1:inst2
Out[0] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst29.IN0
In[0] => inst26.IN0
In[1] => inst25.IN0
In[1] => inst22.IN0
In[2] => inst21.IN0
In[2] => inst16.IN0
In[3] => inst19.IN0
In[3] => inst13.IN0
In[4] => inst12.IN0
In[4] => inst9.IN0
In[5] => inst18.IN0
In[5] => inst6.IN0
In[6] => inst5.IN0
In[6] => inst2.IN0
In[7] => inst.IN0
In[7] => inst63.IN0
In[8] => inst59.IN0
In[8] => inst62.IN0
In[9] => inst55.IN0
In[9] => inst58.IN0
In[10] => inst51.IN0
In[10] => inst54.IN0
In[11] => inst47.IN0
In[11] => inst50.IN0
In[12] => inst43.IN0
In[12] => inst46.IN0
In[13] => inst38.IN0
In[13] => inst42.IN0
In[14] => inst33.IN0
In[14] => inst37.IN0
In[15] => inst41.IN0
Shift_left => inst32.IN0
Shift_left => inst30.IN1
Shift_left => inst28.IN0
Shift_left => inst26.IN1
Shift_left => inst24.IN0
Shift_left => inst22.IN1
Shift_left => inst20.IN0
Shift_left => inst16.IN1
Shift_left => inst15.IN0
Shift_left => inst13.IN1
Shift_left => inst11.IN0
Shift_left => inst9.IN1
Shift_left => inst8.IN0
Shift_left => inst6.IN1
Shift_left => inst4.IN0
Shift_left => inst2.IN1
Shift_left => inst36.IN0
Shift_left => inst33.IN1
Shift_left => inst40.IN0
Shift_left => inst38.IN1
Shift_left => inst45.IN0
Shift_left => inst43.IN1
Shift_left => inst49.IN0
Shift_left => inst47.IN1
Shift_left => inst53.IN0
Shift_left => inst51.IN1
Shift_left => inst57.IN0
Shift_left => inst55.IN1
Shift_left => inst61.IN0
Shift_left => inst59.IN1
Shift_left => inst65.IN0
Shift_left => inst63.IN1


|project|alu:inst27|Shift_1_2:inst6|Shift_right_1:inst
Out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst.IN0
In[1] => inst5.IN0
In[1] => inst2.IN0
In[2] => inst18.IN0
In[2] => inst6.IN0
In[3] => inst12.IN0
In[3] => inst9.IN0
In[4] => inst19.IN0
In[4] => inst13.IN0
In[5] => inst21.IN0
In[5] => inst16.IN0
In[6] => inst25.IN0
In[6] => inst22.IN0
In[7] => inst29.IN0
In[7] => inst26.IN0
In[8] => inst30.IN0
In[8] => inst1.IN0
In[9] => inst33.IN0
In[9] => inst36.IN0
In[10] => inst37.IN0
In[10] => inst40.IN0
In[11] => inst41.IN0
In[11] => inst44.IN0
In[12] => inst45.IN0
In[12] => inst48.IN0
In[13] => inst49.IN0
In[13] => inst52.IN0
In[14] => inst53.IN0
In[14] => inst56.IN0
In[15] => inst57.IN0
In[15] => inst60.IN0
Shift_right => inst32.IN0
Shift_right => inst30.IN1
Shift_right => inst28.IN0
Shift_right => inst26.IN1
Shift_right => inst24.IN0
Shift_right => inst22.IN1
Shift_right => inst20.IN0
Shift_right => inst16.IN1
Shift_right => inst15.IN0
Shift_right => inst13.IN1
Shift_right => inst11.IN0
Shift_right => inst9.IN1
Shift_right => inst8.IN0
Shift_right => inst6.IN1
Shift_right => inst4.IN0
Shift_right => inst2.IN1
Shift_right => inst35.IN0
Shift_right => inst33.IN1
Shift_right => inst39.IN0
Shift_right => inst37.IN1
Shift_right => inst43.IN0
Shift_right => inst41.IN1
Shift_right => inst47.IN0
Shift_right => inst45.IN1
Shift_right => inst51.IN0
Shift_right => inst49.IN1
Shift_right => inst55.IN0
Shift_right => inst53.IN1
Shift_right => inst59.IN0
Shift_right => inst57.IN1
Shift_right => inst63.IN0
Shift_right => inst61.IN1


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|Shift_1_2:inst6|BUSMUX:inst10|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Shift_1_2:inst6|shift_left_1:inst3
Out[0] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst29.IN0
In[0] => inst26.IN0
In[1] => inst25.IN0
In[1] => inst22.IN0
In[2] => inst21.IN0
In[2] => inst16.IN0
In[3] => inst19.IN0
In[3] => inst13.IN0
In[4] => inst12.IN0
In[4] => inst9.IN0
In[5] => inst18.IN0
In[5] => inst6.IN0
In[6] => inst5.IN0
In[6] => inst2.IN0
In[7] => inst.IN0
In[7] => inst63.IN0
In[8] => inst59.IN0
In[8] => inst62.IN0
In[9] => inst55.IN0
In[9] => inst58.IN0
In[10] => inst51.IN0
In[10] => inst54.IN0
In[11] => inst47.IN0
In[11] => inst50.IN0
In[12] => inst43.IN0
In[12] => inst46.IN0
In[13] => inst38.IN0
In[13] => inst42.IN0
In[14] => inst33.IN0
In[14] => inst37.IN0
In[15] => inst41.IN0
Shift_left => inst32.IN0
Shift_left => inst30.IN1
Shift_left => inst28.IN0
Shift_left => inst26.IN1
Shift_left => inst24.IN0
Shift_left => inst22.IN1
Shift_left => inst20.IN0
Shift_left => inst16.IN1
Shift_left => inst15.IN0
Shift_left => inst13.IN1
Shift_left => inst11.IN0
Shift_left => inst9.IN1
Shift_left => inst8.IN0
Shift_left => inst6.IN1
Shift_left => inst4.IN0
Shift_left => inst2.IN1
Shift_left => inst36.IN0
Shift_left => inst33.IN1
Shift_left => inst40.IN0
Shift_left => inst38.IN1
Shift_left => inst45.IN0
Shift_left => inst43.IN1
Shift_left => inst49.IN0
Shift_left => inst47.IN1
Shift_left => inst53.IN0
Shift_left => inst51.IN1
Shift_left => inst57.IN0
Shift_left => inst55.IN1
Shift_left => inst61.IN0
Shift_left => inst59.IN1
Shift_left => inst65.IN0
Shift_left => inst63.IN1


|project|alu:inst27|Shift_1_2:inst6|Shift_right_1:inst4
Out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst.IN0
In[1] => inst5.IN0
In[1] => inst2.IN0
In[2] => inst18.IN0
In[2] => inst6.IN0
In[3] => inst12.IN0
In[3] => inst9.IN0
In[4] => inst19.IN0
In[4] => inst13.IN0
In[5] => inst21.IN0
In[5] => inst16.IN0
In[6] => inst25.IN0
In[6] => inst22.IN0
In[7] => inst29.IN0
In[7] => inst26.IN0
In[8] => inst30.IN0
In[8] => inst1.IN0
In[9] => inst33.IN0
In[9] => inst36.IN0
In[10] => inst37.IN0
In[10] => inst40.IN0
In[11] => inst41.IN0
In[11] => inst44.IN0
In[12] => inst45.IN0
In[12] => inst48.IN0
In[13] => inst49.IN0
In[13] => inst52.IN0
In[14] => inst53.IN0
In[14] => inst56.IN0
In[15] => inst57.IN0
In[15] => inst60.IN0
Shift_right => inst32.IN0
Shift_right => inst30.IN1
Shift_right => inst28.IN0
Shift_right => inst26.IN1
Shift_right => inst24.IN0
Shift_right => inst22.IN1
Shift_right => inst20.IN0
Shift_right => inst16.IN1
Shift_right => inst15.IN0
Shift_right => inst13.IN1
Shift_right => inst11.IN0
Shift_right => inst9.IN1
Shift_right => inst8.IN0
Shift_right => inst6.IN1
Shift_right => inst4.IN0
Shift_right => inst2.IN1
Shift_right => inst35.IN0
Shift_right => inst33.IN1
Shift_right => inst39.IN0
Shift_right => inst37.IN1
Shift_right => inst43.IN0
Shift_right => inst41.IN1
Shift_right => inst47.IN0
Shift_right => inst45.IN1
Shift_right => inst51.IN0
Shift_right => inst49.IN1
Shift_right => inst55.IN0
Shift_right => inst53.IN1
Shift_right => inst59.IN0
Shift_right => inst57.IN1
Shift_right => inst63.IN0
Shift_right => inst61.IN1


|project|alu:inst27|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|BUSMUX:inst5|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Shift3:inst3
Out[0] <= BUSMUX:inst14.result[0]
Out[1] <= BUSMUX:inst14.result[1]
Out[2] <= BUSMUX:inst14.result[2]
Out[3] <= BUSMUX:inst14.result[3]
Out[4] <= BUSMUX:inst14.result[4]
Out[5] <= BUSMUX:inst14.result[5]
Out[6] <= BUSMUX:inst14.result[6]
Out[7] <= BUSMUX:inst14.result[7]
Out[8] <= BUSMUX:inst14.result[8]
Out[9] <= BUSMUX:inst14.result[9]
Out[10] <= BUSMUX:inst14.result[10]
Out[11] <= BUSMUX:inst14.result[11]
Out[12] <= BUSMUX:inst14.result[12]
Out[13] <= BUSMUX:inst14.result[13]
Out[14] <= BUSMUX:inst14.result[14]
Out[15] <= BUSMUX:inst14.result[15]
op0 => BUSMUX:inst14.sel
In[0] => shift_left_1:inst9.In[0]
In[0] => Shift_right_1:inst11.In[0]
In[1] => shift_left_1:inst9.In[1]
In[1] => Shift_right_1:inst11.In[1]
In[2] => shift_left_1:inst9.In[2]
In[2] => Shift_right_1:inst11.In[2]
In[3] => shift_left_1:inst9.In[3]
In[3] => Shift_right_1:inst11.In[3]
In[4] => shift_left_1:inst9.In[4]
In[4] => Shift_right_1:inst11.In[4]
In[5] => shift_left_1:inst9.In[5]
In[5] => Shift_right_1:inst11.In[5]
In[6] => shift_left_1:inst9.In[6]
In[6] => Shift_right_1:inst11.In[6]
In[7] => shift_left_1:inst9.In[7]
In[7] => Shift_right_1:inst11.In[7]
In[8] => shift_left_1:inst9.In[8]
In[8] => Shift_right_1:inst11.In[8]
In[9] => shift_left_1:inst9.In[9]
In[9] => Shift_right_1:inst11.In[9]
In[10] => shift_left_1:inst9.In[10]
In[10] => Shift_right_1:inst11.In[10]
In[11] => shift_left_1:inst9.In[11]
In[11] => Shift_right_1:inst11.In[11]
In[12] => shift_left_1:inst9.In[12]
In[12] => Shift_right_1:inst11.In[12]
In[13] => shift_left_1:inst9.In[13]
In[13] => Shift_right_1:inst11.In[13]
In[14] => shift_left_1:inst9.In[14]
In[14] => Shift_right_1:inst11.In[14]
In[15] => shift_left_1:inst9.In[15]
In[15] => Shift_right_1:inst11.In[15]


|project|alu:inst27|Shift3:inst3|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|Shift3:inst3|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|Shift3:inst3|BUSMUX:inst14|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Shift3:inst3|shift_left_1:inst8
Out[0] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst29.IN0
In[0] => inst26.IN0
In[1] => inst25.IN0
In[1] => inst22.IN0
In[2] => inst21.IN0
In[2] => inst16.IN0
In[3] => inst19.IN0
In[3] => inst13.IN0
In[4] => inst12.IN0
In[4] => inst9.IN0
In[5] => inst18.IN0
In[5] => inst6.IN0
In[6] => inst5.IN0
In[6] => inst2.IN0
In[7] => inst.IN0
In[7] => inst63.IN0
In[8] => inst59.IN0
In[8] => inst62.IN0
In[9] => inst55.IN0
In[9] => inst58.IN0
In[10] => inst51.IN0
In[10] => inst54.IN0
In[11] => inst47.IN0
In[11] => inst50.IN0
In[12] => inst43.IN0
In[12] => inst46.IN0
In[13] => inst38.IN0
In[13] => inst42.IN0
In[14] => inst33.IN0
In[14] => inst37.IN0
In[15] => inst41.IN0
Shift_left => inst32.IN0
Shift_left => inst30.IN1
Shift_left => inst28.IN0
Shift_left => inst26.IN1
Shift_left => inst24.IN0
Shift_left => inst22.IN1
Shift_left => inst20.IN0
Shift_left => inst16.IN1
Shift_left => inst15.IN0
Shift_left => inst13.IN1
Shift_left => inst11.IN0
Shift_left => inst9.IN1
Shift_left => inst8.IN0
Shift_left => inst6.IN1
Shift_left => inst4.IN0
Shift_left => inst2.IN1
Shift_left => inst36.IN0
Shift_left => inst33.IN1
Shift_left => inst40.IN0
Shift_left => inst38.IN1
Shift_left => inst45.IN0
Shift_left => inst43.IN1
Shift_left => inst49.IN0
Shift_left => inst47.IN1
Shift_left => inst53.IN0
Shift_left => inst51.IN1
Shift_left => inst57.IN0
Shift_left => inst55.IN1
Shift_left => inst61.IN0
Shift_left => inst59.IN1
Shift_left => inst65.IN0
Shift_left => inst63.IN1


|project|alu:inst27|Shift3:inst3|shift_left_1:inst
Out[0] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst29.IN0
In[0] => inst26.IN0
In[1] => inst25.IN0
In[1] => inst22.IN0
In[2] => inst21.IN0
In[2] => inst16.IN0
In[3] => inst19.IN0
In[3] => inst13.IN0
In[4] => inst12.IN0
In[4] => inst9.IN0
In[5] => inst18.IN0
In[5] => inst6.IN0
In[6] => inst5.IN0
In[6] => inst2.IN0
In[7] => inst.IN0
In[7] => inst63.IN0
In[8] => inst59.IN0
In[8] => inst62.IN0
In[9] => inst55.IN0
In[9] => inst58.IN0
In[10] => inst51.IN0
In[10] => inst54.IN0
In[11] => inst47.IN0
In[11] => inst50.IN0
In[12] => inst43.IN0
In[12] => inst46.IN0
In[13] => inst38.IN0
In[13] => inst42.IN0
In[14] => inst33.IN0
In[14] => inst37.IN0
In[15] => inst41.IN0
Shift_left => inst32.IN0
Shift_left => inst30.IN1
Shift_left => inst28.IN0
Shift_left => inst26.IN1
Shift_left => inst24.IN0
Shift_left => inst22.IN1
Shift_left => inst20.IN0
Shift_left => inst16.IN1
Shift_left => inst15.IN0
Shift_left => inst13.IN1
Shift_left => inst11.IN0
Shift_left => inst9.IN1
Shift_left => inst8.IN0
Shift_left => inst6.IN1
Shift_left => inst4.IN0
Shift_left => inst2.IN1
Shift_left => inst36.IN0
Shift_left => inst33.IN1
Shift_left => inst40.IN0
Shift_left => inst38.IN1
Shift_left => inst45.IN0
Shift_left => inst43.IN1
Shift_left => inst49.IN0
Shift_left => inst47.IN1
Shift_left => inst53.IN0
Shift_left => inst51.IN1
Shift_left => inst57.IN0
Shift_left => inst55.IN1
Shift_left => inst61.IN0
Shift_left => inst59.IN1
Shift_left => inst65.IN0
Shift_left => inst63.IN1


|project|alu:inst27|Shift3:inst3|shift_left_1:inst9
Out[0] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst64.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst52.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst48.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst44.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst29.IN0
In[0] => inst26.IN0
In[1] => inst25.IN0
In[1] => inst22.IN0
In[2] => inst21.IN0
In[2] => inst16.IN0
In[3] => inst19.IN0
In[3] => inst13.IN0
In[4] => inst12.IN0
In[4] => inst9.IN0
In[5] => inst18.IN0
In[5] => inst6.IN0
In[6] => inst5.IN0
In[6] => inst2.IN0
In[7] => inst.IN0
In[7] => inst63.IN0
In[8] => inst59.IN0
In[8] => inst62.IN0
In[9] => inst55.IN0
In[9] => inst58.IN0
In[10] => inst51.IN0
In[10] => inst54.IN0
In[11] => inst47.IN0
In[11] => inst50.IN0
In[12] => inst43.IN0
In[12] => inst46.IN0
In[13] => inst38.IN0
In[13] => inst42.IN0
In[14] => inst33.IN0
In[14] => inst37.IN0
In[15] => inst41.IN0
Shift_left => inst32.IN0
Shift_left => inst30.IN1
Shift_left => inst28.IN0
Shift_left => inst26.IN1
Shift_left => inst24.IN0
Shift_left => inst22.IN1
Shift_left => inst20.IN0
Shift_left => inst16.IN1
Shift_left => inst15.IN0
Shift_left => inst13.IN1
Shift_left => inst11.IN0
Shift_left => inst9.IN1
Shift_left => inst8.IN0
Shift_left => inst6.IN1
Shift_left => inst4.IN0
Shift_left => inst2.IN1
Shift_left => inst36.IN0
Shift_left => inst33.IN1
Shift_left => inst40.IN0
Shift_left => inst38.IN1
Shift_left => inst45.IN0
Shift_left => inst43.IN1
Shift_left => inst49.IN0
Shift_left => inst47.IN1
Shift_left => inst53.IN0
Shift_left => inst51.IN1
Shift_left => inst57.IN0
Shift_left => inst55.IN1
Shift_left => inst61.IN0
Shift_left => inst59.IN1
Shift_left => inst65.IN0
Shift_left => inst63.IN1


|project|alu:inst27|Shift3:inst3|Shift_right_1:inst13
Out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst.IN0
In[1] => inst5.IN0
In[1] => inst2.IN0
In[2] => inst18.IN0
In[2] => inst6.IN0
In[3] => inst12.IN0
In[3] => inst9.IN0
In[4] => inst19.IN0
In[4] => inst13.IN0
In[5] => inst21.IN0
In[5] => inst16.IN0
In[6] => inst25.IN0
In[6] => inst22.IN0
In[7] => inst29.IN0
In[7] => inst26.IN0
In[8] => inst30.IN0
In[8] => inst1.IN0
In[9] => inst33.IN0
In[9] => inst36.IN0
In[10] => inst37.IN0
In[10] => inst40.IN0
In[11] => inst41.IN0
In[11] => inst44.IN0
In[12] => inst45.IN0
In[12] => inst48.IN0
In[13] => inst49.IN0
In[13] => inst52.IN0
In[14] => inst53.IN0
In[14] => inst56.IN0
In[15] => inst57.IN0
In[15] => inst60.IN0
Shift_right => inst32.IN0
Shift_right => inst30.IN1
Shift_right => inst28.IN0
Shift_right => inst26.IN1
Shift_right => inst24.IN0
Shift_right => inst22.IN1
Shift_right => inst20.IN0
Shift_right => inst16.IN1
Shift_right => inst15.IN0
Shift_right => inst13.IN1
Shift_right => inst11.IN0
Shift_right => inst9.IN1
Shift_right => inst8.IN0
Shift_right => inst6.IN1
Shift_right => inst4.IN0
Shift_right => inst2.IN1
Shift_right => inst35.IN0
Shift_right => inst33.IN1
Shift_right => inst39.IN0
Shift_right => inst37.IN1
Shift_right => inst43.IN0
Shift_right => inst41.IN1
Shift_right => inst47.IN0
Shift_right => inst45.IN1
Shift_right => inst51.IN0
Shift_right => inst49.IN1
Shift_right => inst55.IN0
Shift_right => inst53.IN1
Shift_right => inst59.IN0
Shift_right => inst57.IN1
Shift_right => inst63.IN0
Shift_right => inst61.IN1


|project|alu:inst27|Shift3:inst3|Shift_right_1:inst12
Out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst.IN0
In[1] => inst5.IN0
In[1] => inst2.IN0
In[2] => inst18.IN0
In[2] => inst6.IN0
In[3] => inst12.IN0
In[3] => inst9.IN0
In[4] => inst19.IN0
In[4] => inst13.IN0
In[5] => inst21.IN0
In[5] => inst16.IN0
In[6] => inst25.IN0
In[6] => inst22.IN0
In[7] => inst29.IN0
In[7] => inst26.IN0
In[8] => inst30.IN0
In[8] => inst1.IN0
In[9] => inst33.IN0
In[9] => inst36.IN0
In[10] => inst37.IN0
In[10] => inst40.IN0
In[11] => inst41.IN0
In[11] => inst44.IN0
In[12] => inst45.IN0
In[12] => inst48.IN0
In[13] => inst49.IN0
In[13] => inst52.IN0
In[14] => inst53.IN0
In[14] => inst56.IN0
In[15] => inst57.IN0
In[15] => inst60.IN0
Shift_right => inst32.IN0
Shift_right => inst30.IN1
Shift_right => inst28.IN0
Shift_right => inst26.IN1
Shift_right => inst24.IN0
Shift_right => inst22.IN1
Shift_right => inst20.IN0
Shift_right => inst16.IN1
Shift_right => inst15.IN0
Shift_right => inst13.IN1
Shift_right => inst11.IN0
Shift_right => inst9.IN1
Shift_right => inst8.IN0
Shift_right => inst6.IN1
Shift_right => inst4.IN0
Shift_right => inst2.IN1
Shift_right => inst35.IN0
Shift_right => inst33.IN1
Shift_right => inst39.IN0
Shift_right => inst37.IN1
Shift_right => inst43.IN0
Shift_right => inst41.IN1
Shift_right => inst47.IN0
Shift_right => inst45.IN1
Shift_right => inst51.IN0
Shift_right => inst49.IN1
Shift_right => inst55.IN0
Shift_right => inst53.IN1
Shift_right => inst59.IN0
Shift_right => inst57.IN1
Shift_right => inst63.IN0
Shift_right => inst61.IN1


|project|alu:inst27|Shift3:inst3|Shift_right_1:inst11
Out[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= inst31.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= inst34.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= inst38.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= inst42.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= inst50.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= inst58.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= inst62.DB_MAX_OUTPUT_PORT_TYPE
In[0] => inst.IN0
In[1] => inst5.IN0
In[1] => inst2.IN0
In[2] => inst18.IN0
In[2] => inst6.IN0
In[3] => inst12.IN0
In[3] => inst9.IN0
In[4] => inst19.IN0
In[4] => inst13.IN0
In[5] => inst21.IN0
In[5] => inst16.IN0
In[6] => inst25.IN0
In[6] => inst22.IN0
In[7] => inst29.IN0
In[7] => inst26.IN0
In[8] => inst30.IN0
In[8] => inst1.IN0
In[9] => inst33.IN0
In[9] => inst36.IN0
In[10] => inst37.IN0
In[10] => inst40.IN0
In[11] => inst41.IN0
In[11] => inst44.IN0
In[12] => inst45.IN0
In[12] => inst48.IN0
In[13] => inst49.IN0
In[13] => inst52.IN0
In[14] => inst53.IN0
In[14] => inst56.IN0
In[15] => inst57.IN0
In[15] => inst60.IN0
Shift_right => inst32.IN0
Shift_right => inst30.IN1
Shift_right => inst28.IN0
Shift_right => inst26.IN1
Shift_right => inst24.IN0
Shift_right => inst22.IN1
Shift_right => inst20.IN0
Shift_right => inst16.IN1
Shift_right => inst15.IN0
Shift_right => inst13.IN1
Shift_right => inst11.IN0
Shift_right => inst9.IN1
Shift_right => inst8.IN0
Shift_right => inst6.IN1
Shift_right => inst4.IN0
Shift_right => inst2.IN1
Shift_right => inst35.IN0
Shift_right => inst33.IN1
Shift_right => inst39.IN0
Shift_right => inst37.IN1
Shift_right => inst43.IN0
Shift_right => inst41.IN1
Shift_right => inst47.IN0
Shift_right => inst45.IN1
Shift_right => inst51.IN0
Shift_right => inst49.IN1
Shift_right => inst55.IN0
Shift_right => inst53.IN1
Shift_right => inst59.IN0
Shift_right => inst57.IN1
Shift_right => inst63.IN0
Shift_right => inst61.IN1


|project|alu:inst27|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|alu:inst27|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|alu:inst27|BUSMUX:inst7|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|alu:inst27|Mul:inst10
Product[0] <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Product[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
Product[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
Product[3] <= p[3].DB_MAX_OUTPUT_PORT_TYPE
Product[4] <= p[4].DB_MAX_OUTPUT_PORT_TYPE
Product[5] <= p[5].DB_MAX_OUTPUT_PORT_TYPE
Product[6] <= p[6].DB_MAX_OUTPUT_PORT_TYPE
Product[7] <= p[7].DB_MAX_OUTPUT_PORT_TYPE
Product[8] <= p[8].DB_MAX_OUTPUT_PORT_TYPE
Product[9] <= p[9].DB_MAX_OUTPUT_PORT_TYPE
Product[10] <= p[10].DB_MAX_OUTPUT_PORT_TYPE
Product[11] <= p[11].DB_MAX_OUTPUT_PORT_TYPE
Product[12] <= p[12].DB_MAX_OUTPUT_PORT_TYPE
Product[13] <= p[13].DB_MAX_OUTPUT_PORT_TYPE
Product[14] <= p[14].DB_MAX_OUTPUT_PORT_TYPE
Product[15] <= p[15].DB_MAX_OUTPUT_PORT_TYPE
Product[16] <= p[16].DB_MAX_OUTPUT_PORT_TYPE
Product[17] <= p[17].DB_MAX_OUTPUT_PORT_TYPE
Product[18] <= p[18].DB_MAX_OUTPUT_PORT_TYPE
Product[19] <= p[19].DB_MAX_OUTPUT_PORT_TYPE
Product[20] <= p[20].DB_MAX_OUTPUT_PORT_TYPE
Product[21] <= p[21].DB_MAX_OUTPUT_PORT_TYPE
Product[22] <= p[22].DB_MAX_OUTPUT_PORT_TYPE
Product[23] <= p[23].DB_MAX_OUTPUT_PORT_TYPE
Product[24] <= p[24].DB_MAX_OUTPUT_PORT_TYPE
Product[25] <= p[25].DB_MAX_OUTPUT_PORT_TYPE
Product[26] <= p[26].DB_MAX_OUTPUT_PORT_TYPE
Product[27] <= p[27].DB_MAX_OUTPUT_PORT_TYPE
Product[28] <= p[28].DB_MAX_OUTPUT_PORT_TYPE
Product[29] <= p[29].DB_MAX_OUTPUT_PORT_TYPE
Product[30] <= p[30].DB_MAX_OUTPUT_PORT_TYPE
Product[31] <= p[31].DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst.IN0
A[0] => inst81.IN0
A[0] => inst113.IN0
A[0] => inst144.IN0
A[0] => inst176.IN0
A[0] => inst208.IN0
A[0] => inst240.IN0
A[0] => inst272.IN0
A[0] => inst304.IN0
A[0] => inst336.IN0
A[0] => inst368.IN0
A[0] => inst400.IN0
A[0] => inst432.IN0
A[0] => inst464.IN0
A[0] => inst496.IN0
A[0] => inst24.IN0
A[1] => inst18.IN0
A[1] => inst3.IN0
A[1] => inst80.IN0
A[1] => inst112.IN0
A[1] => inst143.IN0
A[1] => inst175.IN0
A[1] => inst207.IN0
A[1] => inst239.IN0
A[1] => inst271.IN0
A[1] => inst303.IN0
A[1] => inst335.IN0
A[1] => inst367.IN0
A[1] => inst399.IN0
A[1] => inst431.IN0
A[1] => inst463.IN0
A[1] => inst495.IN0
A[2] => inst19.IN0
A[2] => inst4.IN0
A[2] => inst79.IN0
A[2] => inst111.IN0
A[2] => inst142.IN0
A[2] => inst174.IN0
A[2] => inst206.IN0
A[2] => inst238.IN0
A[2] => inst270.IN0
A[2] => inst302.IN0
A[2] => inst334.IN0
A[2] => inst366.IN0
A[2] => inst398.IN0
A[2] => inst430.IN0
A[2] => inst462.IN0
A[2] => inst494.IN0
A[3] => inst20.IN0
A[3] => inst5.IN0
A[3] => inst78.IN0
A[3] => inst110.IN0
A[3] => inst141.IN0
A[3] => inst173.IN0
A[3] => inst205.IN0
A[3] => inst237.IN0
A[3] => inst269.IN0
A[3] => inst301.IN0
A[3] => inst333.IN0
A[3] => inst365.IN0
A[3] => inst397.IN0
A[3] => inst429.IN0
A[3] => inst461.IN0
A[3] => inst493.IN0
A[4] => inst21.IN0
A[4] => inst6.IN0
A[4] => inst77.IN0
A[4] => inst109.IN0
A[4] => inst140.IN0
A[4] => inst172.IN0
A[4] => inst204.IN0
A[4] => inst236.IN0
A[4] => inst268.IN0
A[4] => inst300.IN0
A[4] => inst332.IN0
A[4] => inst364.IN0
A[4] => inst396.IN0
A[4] => inst428.IN0
A[4] => inst460.IN0
A[4] => inst492.IN0
A[5] => inst22.IN0
A[5] => inst7.IN0
A[5] => inst76.IN0
A[5] => inst108.IN0
A[5] => inst139.IN0
A[5] => inst171.IN0
A[5] => inst203.IN0
A[5] => inst235.IN0
A[5] => inst267.IN0
A[5] => inst299.IN0
A[5] => inst331.IN0
A[5] => inst363.IN0
A[5] => inst395.IN0
A[5] => inst427.IN0
A[5] => inst459.IN0
A[5] => inst491.IN0
A[6] => inst23.IN0
A[6] => inst8.IN0
A[6] => inst75.IN0
A[6] => inst107.IN0
A[6] => inst138.IN0
A[6] => inst170.IN0
A[6] => inst202.IN0
A[6] => inst234.IN0
A[6] => inst266.IN0
A[6] => inst298.IN0
A[6] => inst330.IN0
A[6] => inst362.IN0
A[6] => inst394.IN0
A[6] => inst426.IN0
A[6] => inst458.IN0
A[6] => inst490.IN0
A[7] => inst25.IN0
A[7] => inst9.IN0
A[7] => inst74.IN0
A[7] => inst106.IN0
A[7] => inst137.IN0
A[7] => inst169.IN0
A[7] => inst201.IN0
A[7] => inst233.IN0
A[7] => inst265.IN0
A[7] => inst297.IN0
A[7] => inst329.IN0
A[7] => inst361.IN0
A[7] => inst393.IN0
A[7] => inst425.IN0
A[7] => inst457.IN0
A[7] => inst489.IN0
A[8] => inst26.IN0
A[8] => inst10.IN0
A[8] => inst73.IN0
A[8] => inst105.IN0
A[8] => inst136.IN0
A[8] => inst168.IN0
A[8] => inst200.IN0
A[8] => inst232.IN0
A[8] => inst264.IN0
A[8] => inst296.IN0
A[8] => inst328.IN0
A[8] => inst360.IN0
A[8] => inst392.IN0
A[8] => inst424.IN0
A[8] => inst456.IN0
A[8] => inst488.IN0
A[9] => inst27.IN0
A[9] => inst11.IN0
A[9] => inst72.IN0
A[9] => inst104.IN0
A[9] => inst135.IN0
A[9] => inst167.IN0
A[9] => inst199.IN0
A[9] => inst231.IN0
A[9] => inst263.IN0
A[9] => inst295.IN0
A[9] => inst327.IN0
A[9] => inst359.IN0
A[9] => inst391.IN0
A[9] => inst423.IN0
A[9] => inst455.IN0
A[9] => inst487.IN0
A[10] => inst28.IN0
A[10] => inst12.IN0
A[10] => inst71.IN0
A[10] => inst103.IN0
A[10] => inst134.IN0
A[10] => inst166.IN0
A[10] => inst198.IN0
A[10] => inst230.IN0
A[10] => inst262.IN0
A[10] => inst294.IN0
A[10] => inst326.IN0
A[10] => inst358.IN0
A[10] => inst390.IN0
A[10] => inst422.IN0
A[10] => inst454.IN0
A[10] => inst486.IN0
A[11] => inst29.IN0
A[11] => inst13.IN0
A[11] => inst70.IN0
A[11] => inst102.IN0
A[11] => inst133.IN0
A[11] => inst165.IN0
A[11] => inst197.IN0
A[11] => inst229.IN0
A[11] => inst261.IN0
A[11] => inst293.IN0
A[11] => inst325.IN0
A[11] => inst357.IN0
A[11] => inst389.IN0
A[11] => inst421.IN0
A[11] => inst453.IN0
A[11] => inst485.IN0
A[12] => inst30.IN0
A[12] => inst14.IN0
A[12] => inst69.IN0
A[12] => inst101.IN0
A[12] => inst132.IN0
A[12] => inst164.IN0
A[12] => inst196.IN0
A[12] => inst228.IN0
A[12] => inst260.IN0
A[12] => inst292.IN0
A[12] => inst324.IN0
A[12] => inst356.IN0
A[12] => inst388.IN0
A[12] => inst420.IN0
A[12] => inst452.IN0
A[12] => inst484.IN0
A[13] => inst31.IN0
A[13] => inst15.IN0
A[13] => inst68.IN0
A[13] => inst100.IN0
A[13] => inst131.IN0
A[13] => inst163.IN0
A[13] => inst195.IN0
A[13] => inst227.IN0
A[13] => inst259.IN0
A[13] => inst291.IN0
A[13] => inst323.IN0
A[13] => inst355.IN0
A[13] => inst387.IN0
A[13] => inst419.IN0
A[13] => inst451.IN0
A[13] => inst483.IN0
A[14] => inst32.IN0
A[14] => inst16.IN0
A[14] => inst67.IN0
A[14] => inst900.IN0
A[14] => inst130.IN0
A[14] => inst162.IN0
A[14] => inst194.IN0
A[14] => inst226.IN0
A[14] => inst258.IN0
A[14] => inst290.IN0
A[14] => inst322.IN0
A[14] => inst354.IN0
A[14] => inst386.IN0
A[14] => inst418.IN0
A[14] => inst450.IN0
A[14] => inst482.IN0
A[15] => inst33.IN0
A[15] => inst17.IN0
A[15] => inst66.IN0
A[15] => inst98.IN0
A[15] => inst129.IN0
A[15] => inst161.IN0
A[15] => inst193.IN0
A[15] => inst225.IN0
A[15] => inst257.IN0
A[15] => inst289.IN0
A[15] => inst321.IN0
A[15] => inst353.IN0
A[15] => inst385.IN0
A[15] => inst417.IN0
A[15] => inst449.IN0
A[15] => inst481.IN0
B[0] => inst18.IN1
B[0] => inst19.IN1
B[0] => inst20.IN1
B[0] => inst21.IN1
B[0] => inst22.IN1
B[0] => inst23.IN1
B[0] => inst25.IN1
B[0] => inst26.IN1
B[0] => inst27.IN1
B[0] => inst28.IN1
B[0] => inst29.IN1
B[0] => inst30.IN1
B[0] => inst31.IN1
B[0] => inst32.IN1
B[0] => inst33.IN1
B[0] => inst24.IN1
B[1] => inst.IN1
B[1] => inst3.IN1
B[1] => inst4.IN1
B[1] => inst5.IN1
B[1] => inst6.IN1
B[1] => inst7.IN1
B[1] => inst8.IN1
B[1] => inst9.IN1
B[1] => inst10.IN1
B[1] => inst11.IN1
B[1] => inst12.IN1
B[1] => inst13.IN1
B[1] => inst14.IN1
B[1] => inst15.IN1
B[1] => inst16.IN1
B[1] => inst17.IN1
B[2] => inst81.IN1
B[2] => inst80.IN1
B[2] => inst79.IN1
B[2] => inst78.IN1
B[2] => inst77.IN1
B[2] => inst76.IN1
B[2] => inst75.IN1
B[2] => inst74.IN1
B[2] => inst73.IN1
B[2] => inst72.IN1
B[2] => inst71.IN1
B[2] => inst70.IN1
B[2] => inst69.IN1
B[2] => inst68.IN1
B[2] => inst67.IN1
B[2] => inst66.IN1
B[3] => inst113.IN1
B[3] => inst112.IN1
B[3] => inst111.IN1
B[3] => inst110.IN1
B[3] => inst109.IN1
B[3] => inst108.IN1
B[3] => inst107.IN1
B[3] => inst106.IN1
B[3] => inst105.IN1
B[3] => inst104.IN1
B[3] => inst103.IN1
B[3] => inst102.IN1
B[3] => inst101.IN1
B[3] => inst100.IN1
B[3] => inst900.IN1
B[3] => inst98.IN1
B[4] => inst144.IN1
B[4] => inst143.IN1
B[4] => inst142.IN1
B[4] => inst141.IN1
B[4] => inst140.IN1
B[4] => inst139.IN1
B[4] => inst138.IN1
B[4] => inst137.IN1
B[4] => inst136.IN1
B[4] => inst135.IN1
B[4] => inst134.IN1
B[4] => inst133.IN1
B[4] => inst132.IN1
B[4] => inst131.IN1
B[4] => inst130.IN1
B[4] => inst129.IN1
B[5] => inst176.IN1
B[5] => inst175.IN1
B[5] => inst174.IN1
B[5] => inst173.IN1
B[5] => inst172.IN1
B[5] => inst171.IN1
B[5] => inst170.IN1
B[5] => inst169.IN1
B[5] => inst168.IN1
B[5] => inst167.IN1
B[5] => inst166.IN1
B[5] => inst165.IN1
B[5] => inst164.IN1
B[5] => inst163.IN1
B[5] => inst162.IN1
B[5] => inst161.IN1
B[6] => inst208.IN1
B[6] => inst207.IN1
B[6] => inst206.IN1
B[6] => inst205.IN1
B[6] => inst204.IN1
B[6] => inst203.IN1
B[6] => inst202.IN1
B[6] => inst201.IN1
B[6] => inst200.IN1
B[6] => inst199.IN1
B[6] => inst198.IN1
B[6] => inst197.IN1
B[6] => inst196.IN1
B[6] => inst195.IN1
B[6] => inst194.IN1
B[6] => inst193.IN1
B[7] => inst240.IN1
B[7] => inst239.IN1
B[7] => inst238.IN1
B[7] => inst237.IN1
B[7] => inst236.IN1
B[7] => inst235.IN1
B[7] => inst234.IN1
B[7] => inst233.IN1
B[7] => inst232.IN1
B[7] => inst231.IN1
B[7] => inst230.IN1
B[7] => inst229.IN1
B[7] => inst228.IN1
B[7] => inst227.IN1
B[7] => inst226.IN1
B[7] => inst225.IN1
B[8] => inst272.IN1
B[8] => inst271.IN1
B[8] => inst270.IN1
B[8] => inst269.IN1
B[8] => inst268.IN1
B[8] => inst267.IN1
B[8] => inst266.IN1
B[8] => inst265.IN1
B[8] => inst264.IN1
B[8] => inst263.IN1
B[8] => inst262.IN1
B[8] => inst261.IN1
B[8] => inst260.IN1
B[8] => inst259.IN1
B[8] => inst258.IN1
B[8] => inst257.IN1
B[9] => inst304.IN1
B[9] => inst303.IN1
B[9] => inst302.IN1
B[9] => inst301.IN1
B[9] => inst300.IN1
B[9] => inst299.IN1
B[9] => inst298.IN1
B[9] => inst297.IN1
B[9] => inst296.IN1
B[9] => inst295.IN1
B[9] => inst294.IN1
B[9] => inst293.IN1
B[9] => inst292.IN1
B[9] => inst291.IN1
B[9] => inst290.IN1
B[9] => inst289.IN1
B[10] => inst336.IN1
B[10] => inst335.IN1
B[10] => inst334.IN1
B[10] => inst333.IN1
B[10] => inst332.IN1
B[10] => inst331.IN1
B[10] => inst330.IN1
B[10] => inst329.IN1
B[10] => inst328.IN1
B[10] => inst327.IN1
B[10] => inst326.IN1
B[10] => inst325.IN1
B[10] => inst324.IN1
B[10] => inst323.IN1
B[10] => inst322.IN1
B[10] => inst321.IN1
B[11] => inst368.IN1
B[11] => inst367.IN1
B[11] => inst366.IN1
B[11] => inst365.IN1
B[11] => inst364.IN1
B[11] => inst363.IN1
B[11] => inst362.IN1
B[11] => inst361.IN1
B[11] => inst360.IN1
B[11] => inst359.IN1
B[11] => inst358.IN1
B[11] => inst357.IN1
B[11] => inst356.IN1
B[11] => inst355.IN1
B[11] => inst354.IN1
B[11] => inst353.IN1
B[12] => inst400.IN1
B[12] => inst399.IN1
B[12] => inst398.IN1
B[12] => inst397.IN1
B[12] => inst396.IN1
B[12] => inst395.IN1
B[12] => inst394.IN1
B[12] => inst393.IN1
B[12] => inst392.IN1
B[12] => inst391.IN1
B[12] => inst390.IN1
B[12] => inst389.IN1
B[12] => inst388.IN1
B[12] => inst387.IN1
B[12] => inst386.IN1
B[12] => inst385.IN1
B[13] => inst432.IN1
B[13] => inst431.IN1
B[13] => inst430.IN1
B[13] => inst429.IN1
B[13] => inst428.IN1
B[13] => inst427.IN1
B[13] => inst426.IN1
B[13] => inst425.IN1
B[13] => inst424.IN1
B[13] => inst423.IN1
B[13] => inst422.IN1
B[13] => inst421.IN1
B[13] => inst420.IN1
B[13] => inst419.IN1
B[13] => inst418.IN1
B[13] => inst417.IN1
B[14] => inst464.IN1
B[14] => inst463.IN1
B[14] => inst462.IN1
B[14] => inst461.IN1
B[14] => inst460.IN1
B[14] => inst459.IN1
B[14] => inst458.IN1
B[14] => inst457.IN1
B[14] => inst456.IN1
B[14] => inst455.IN1
B[14] => inst454.IN1
B[14] => inst453.IN1
B[14] => inst452.IN1
B[14] => inst451.IN1
B[14] => inst450.IN1
B[14] => inst449.IN1
B[15] => inst496.IN1
B[15] => inst495.IN1
B[15] => inst494.IN1
B[15] => inst493.IN1
B[15] => inst492.IN1
B[15] => inst491.IN1
B[15] => inst490.IN1
B[15] => inst489.IN1
B[15] => inst488.IN1
B[15] => inst487.IN1
B[15] => inst486.IN1
B[15] => inst485.IN1
B[15] => inst484.IN1
B[15] => inst483.IN1
B[15] => inst482.IN1
B[15] => inst481.IN1


|project|alu:inst27|Mul:inst10|HA:inst34
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst50
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst35
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst82
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst51
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst36
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst99
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst83
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst52
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst37
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst145
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst114
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst84
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst53
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst38
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst177
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst146
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst115
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst85
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst54
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst39
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst209
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst178
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst147
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst116
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst86
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst55
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst40
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst241
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst210
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst179
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst148
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst117
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst87
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst56
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst41
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst273
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst242
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst211
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst180
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst149
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst118
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst88
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst57
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst42
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst305
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst274
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst243
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst212
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst181
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst150
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst119
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst89
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst58
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst43
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst337
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst306
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst275
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst244
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst213
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst182
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst151
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst120
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst90
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst59
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst44
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst369
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst338
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst307
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst276
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst245
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst214
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst183
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst152
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst121
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst91
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst60
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst45
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst401
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst370
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst339
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst308
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst277
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst246
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst215
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst184
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst153
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst122
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst92
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst61
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst46
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst433
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst402
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst371
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst340
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst309
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst278
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst247
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst216
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst185
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst154
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst123
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst93
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst62
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst47
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst465
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst434
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst403
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst372
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst341
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst310
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst279
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst248
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst217
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst186
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst155
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst124
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst94
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst63
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst48
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst466
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst435
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst404
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst373
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst342
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst311
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst280
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst249
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst218
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst187
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst156
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst125
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst95
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst64
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|HA:inst49
Sum <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Carry <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst467
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst436
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst405
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst374
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst343
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst312
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst281
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst250
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst219
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst188
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst157
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst126
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst96
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst65
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst468
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst437
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst406
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst375
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst344
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst313
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst282
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst251
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst220
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst189
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst158
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst127
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst97
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst469
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst438
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst407
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst376
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst345
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst314
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst283
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst252
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst221
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst190
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst159
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst128
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst470
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst439
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst408
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst377
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst346
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst315
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst284
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst253
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst222
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst191
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst160
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst471
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst440
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst409
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst378
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst347
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst316
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst285
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst254
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst223
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst192
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst472
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst441
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst410
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst379
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst348
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst317
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst286
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst255
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst224
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst473
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst442
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst411
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst380
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst349
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst318
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst287
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst256
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst474
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst443
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst412
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst381
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst350
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst319
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst288
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst475
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst444
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst413
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst382
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst351
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst320
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst476
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst445
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst414
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst383
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst352
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst477
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst446
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst415
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst384
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst478
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst447
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst416
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst479
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst448
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|Mul:inst10|FA:inst480
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11
Quotient[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Quotient[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Quotient[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Quotient[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Quotient[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Quotient[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Quotient[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Quotient[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Quotient[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Quotient[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Quotient[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Quotient[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Quotient[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Quotient[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Quotient[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Quotient[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => DIVLAYER:inst52.A
A[1] => DIVLAYER:inst50.A
A[2] => DIVLAYER:inst49.A
A[3] => DIVLAYER:inst48.A
A[4] => DIVLAYER:inst47.A
A[5] => DIVLAYER:inst46.A
A[6] => DIVLAYER:inst45.A
A[7] => DIVLAYER:inst44.A
A[8] => DIVLAYER:inst43.A
A[9] => DIVLAYER:inst42.A
A[10] => DIVLAYER:inst40.A
A[11] => DIVLAYER:inst39.A
A[12] => DIVLAYER:inst38.A
A[13] => DIVLAYER:inst37.A
A[14] => DIVLAYER:inst36.A
A[15] => FA_16bits:inst.A[0]
A[15] => BUSMUX:inst17.dataa[0]
B[0] => inst10[0].IN0
B[0] => DIVLAYER:inst36.B[0]
B[0] => DIVLAYER:inst37.B[0]
B[0] => DIVLAYER:inst38.B[0]
B[0] => DIVLAYER:inst39.B[0]
B[0] => DIVLAYER:inst40.B[0]
B[0] => DIVLAYER:inst42.B[0]
B[0] => DIVLAYER:inst43.B[0]
B[0] => DIVLAYER:inst44.B[0]
B[0] => DIVLAYER:inst45.B[0]
B[0] => DIVLAYER:inst46.B[0]
B[0] => DIVLAYER:inst47.B[0]
B[0] => DIVLAYER:inst48.B[0]
B[0] => DIVLAYER:inst49.B[0]
B[0] => DIVLAYER:inst50.B[0]
B[0] => DIVLAYER:inst52.B[0]
B[1] => inst10[1].IN0
B[1] => DIVLAYER:inst36.B[1]
B[1] => DIVLAYER:inst37.B[1]
B[1] => DIVLAYER:inst38.B[1]
B[1] => DIVLAYER:inst39.B[1]
B[1] => DIVLAYER:inst40.B[1]
B[1] => DIVLAYER:inst42.B[1]
B[1] => DIVLAYER:inst43.B[1]
B[1] => DIVLAYER:inst44.B[1]
B[1] => DIVLAYER:inst45.B[1]
B[1] => DIVLAYER:inst46.B[1]
B[1] => DIVLAYER:inst47.B[1]
B[1] => DIVLAYER:inst48.B[1]
B[1] => DIVLAYER:inst49.B[1]
B[1] => DIVLAYER:inst50.B[1]
B[1] => DIVLAYER:inst52.B[1]
B[2] => inst10[2].IN0
B[2] => DIVLAYER:inst36.B[2]
B[2] => DIVLAYER:inst37.B[2]
B[2] => DIVLAYER:inst38.B[2]
B[2] => DIVLAYER:inst39.B[2]
B[2] => DIVLAYER:inst40.B[2]
B[2] => DIVLAYER:inst42.B[2]
B[2] => DIVLAYER:inst43.B[2]
B[2] => DIVLAYER:inst44.B[2]
B[2] => DIVLAYER:inst45.B[2]
B[2] => DIVLAYER:inst46.B[2]
B[2] => DIVLAYER:inst47.B[2]
B[2] => DIVLAYER:inst48.B[2]
B[2] => DIVLAYER:inst49.B[2]
B[2] => DIVLAYER:inst50.B[2]
B[2] => DIVLAYER:inst52.B[2]
B[3] => inst10[3].IN0
B[3] => DIVLAYER:inst36.B[3]
B[3] => DIVLAYER:inst37.B[3]
B[3] => DIVLAYER:inst38.B[3]
B[3] => DIVLAYER:inst39.B[3]
B[3] => DIVLAYER:inst40.B[3]
B[3] => DIVLAYER:inst42.B[3]
B[3] => DIVLAYER:inst43.B[3]
B[3] => DIVLAYER:inst44.B[3]
B[3] => DIVLAYER:inst45.B[3]
B[3] => DIVLAYER:inst46.B[3]
B[3] => DIVLAYER:inst47.B[3]
B[3] => DIVLAYER:inst48.B[3]
B[3] => DIVLAYER:inst49.B[3]
B[3] => DIVLAYER:inst50.B[3]
B[3] => DIVLAYER:inst52.B[3]
B[4] => inst10[4].IN0
B[4] => DIVLAYER:inst36.B[4]
B[4] => DIVLAYER:inst37.B[4]
B[4] => DIVLAYER:inst38.B[4]
B[4] => DIVLAYER:inst39.B[4]
B[4] => DIVLAYER:inst40.B[4]
B[4] => DIVLAYER:inst42.B[4]
B[4] => DIVLAYER:inst43.B[4]
B[4] => DIVLAYER:inst44.B[4]
B[4] => DIVLAYER:inst45.B[4]
B[4] => DIVLAYER:inst46.B[4]
B[4] => DIVLAYER:inst47.B[4]
B[4] => DIVLAYER:inst48.B[4]
B[4] => DIVLAYER:inst49.B[4]
B[4] => DIVLAYER:inst50.B[4]
B[4] => DIVLAYER:inst52.B[4]
B[5] => inst10[5].IN0
B[5] => DIVLAYER:inst36.B[5]
B[5] => DIVLAYER:inst37.B[5]
B[5] => DIVLAYER:inst38.B[5]
B[5] => DIVLAYER:inst39.B[5]
B[5] => DIVLAYER:inst40.B[5]
B[5] => DIVLAYER:inst42.B[5]
B[5] => DIVLAYER:inst43.B[5]
B[5] => DIVLAYER:inst44.B[5]
B[5] => DIVLAYER:inst45.B[5]
B[5] => DIVLAYER:inst46.B[5]
B[5] => DIVLAYER:inst47.B[5]
B[5] => DIVLAYER:inst48.B[5]
B[5] => DIVLAYER:inst49.B[5]
B[5] => DIVLAYER:inst50.B[5]
B[5] => DIVLAYER:inst52.B[5]
B[6] => inst10[6].IN0
B[6] => DIVLAYER:inst36.B[6]
B[6] => DIVLAYER:inst37.B[6]
B[6] => DIVLAYER:inst38.B[6]
B[6] => DIVLAYER:inst39.B[6]
B[6] => DIVLAYER:inst40.B[6]
B[6] => DIVLAYER:inst42.B[6]
B[6] => DIVLAYER:inst43.B[6]
B[6] => DIVLAYER:inst44.B[6]
B[6] => DIVLAYER:inst45.B[6]
B[6] => DIVLAYER:inst46.B[6]
B[6] => DIVLAYER:inst47.B[6]
B[6] => DIVLAYER:inst48.B[6]
B[6] => DIVLAYER:inst49.B[6]
B[6] => DIVLAYER:inst50.B[6]
B[6] => DIVLAYER:inst52.B[6]
B[7] => inst10[7].IN0
B[7] => DIVLAYER:inst36.B[7]
B[7] => DIVLAYER:inst37.B[7]
B[7] => DIVLAYER:inst38.B[7]
B[7] => DIVLAYER:inst39.B[7]
B[7] => DIVLAYER:inst40.B[7]
B[7] => DIVLAYER:inst42.B[7]
B[7] => DIVLAYER:inst43.B[7]
B[7] => DIVLAYER:inst44.B[7]
B[7] => DIVLAYER:inst45.B[7]
B[7] => DIVLAYER:inst46.B[7]
B[7] => DIVLAYER:inst47.B[7]
B[7] => DIVLAYER:inst48.B[7]
B[7] => DIVLAYER:inst49.B[7]
B[7] => DIVLAYER:inst50.B[7]
B[7] => DIVLAYER:inst52.B[7]
B[8] => inst10[8].IN0
B[8] => DIVLAYER:inst36.B[8]
B[8] => DIVLAYER:inst37.B[8]
B[8] => DIVLAYER:inst38.B[8]
B[8] => DIVLAYER:inst39.B[8]
B[8] => DIVLAYER:inst40.B[8]
B[8] => DIVLAYER:inst42.B[8]
B[8] => DIVLAYER:inst43.B[8]
B[8] => DIVLAYER:inst44.B[8]
B[8] => DIVLAYER:inst45.B[8]
B[8] => DIVLAYER:inst46.B[8]
B[8] => DIVLAYER:inst47.B[8]
B[8] => DIVLAYER:inst48.B[8]
B[8] => DIVLAYER:inst49.B[8]
B[8] => DIVLAYER:inst50.B[8]
B[8] => DIVLAYER:inst52.B[8]
B[9] => inst10[9].IN0
B[9] => DIVLAYER:inst36.B[9]
B[9] => DIVLAYER:inst37.B[9]
B[9] => DIVLAYER:inst38.B[9]
B[9] => DIVLAYER:inst39.B[9]
B[9] => DIVLAYER:inst40.B[9]
B[9] => DIVLAYER:inst42.B[9]
B[9] => DIVLAYER:inst43.B[9]
B[9] => DIVLAYER:inst44.B[9]
B[9] => DIVLAYER:inst45.B[9]
B[9] => DIVLAYER:inst46.B[9]
B[9] => DIVLAYER:inst47.B[9]
B[9] => DIVLAYER:inst48.B[9]
B[9] => DIVLAYER:inst49.B[9]
B[9] => DIVLAYER:inst50.B[9]
B[9] => DIVLAYER:inst52.B[9]
B[10] => inst10[10].IN0
B[10] => DIVLAYER:inst36.B[10]
B[10] => DIVLAYER:inst37.B[10]
B[10] => DIVLAYER:inst38.B[10]
B[10] => DIVLAYER:inst39.B[10]
B[10] => DIVLAYER:inst40.B[10]
B[10] => DIVLAYER:inst42.B[10]
B[10] => DIVLAYER:inst43.B[10]
B[10] => DIVLAYER:inst44.B[10]
B[10] => DIVLAYER:inst45.B[10]
B[10] => DIVLAYER:inst46.B[10]
B[10] => DIVLAYER:inst47.B[10]
B[10] => DIVLAYER:inst48.B[10]
B[10] => DIVLAYER:inst49.B[10]
B[10] => DIVLAYER:inst50.B[10]
B[10] => DIVLAYER:inst52.B[10]
B[11] => inst10[11].IN0
B[11] => DIVLAYER:inst36.B[11]
B[11] => DIVLAYER:inst37.B[11]
B[11] => DIVLAYER:inst38.B[11]
B[11] => DIVLAYER:inst39.B[11]
B[11] => DIVLAYER:inst40.B[11]
B[11] => DIVLAYER:inst42.B[11]
B[11] => DIVLAYER:inst43.B[11]
B[11] => DIVLAYER:inst44.B[11]
B[11] => DIVLAYER:inst45.B[11]
B[11] => DIVLAYER:inst46.B[11]
B[11] => DIVLAYER:inst47.B[11]
B[11] => DIVLAYER:inst48.B[11]
B[11] => DIVLAYER:inst49.B[11]
B[11] => DIVLAYER:inst50.B[11]
B[11] => DIVLAYER:inst52.B[11]
B[12] => inst10[12].IN0
B[12] => DIVLAYER:inst36.B[12]
B[12] => DIVLAYER:inst37.B[12]
B[12] => DIVLAYER:inst38.B[12]
B[12] => DIVLAYER:inst39.B[12]
B[12] => DIVLAYER:inst40.B[12]
B[12] => DIVLAYER:inst42.B[12]
B[12] => DIVLAYER:inst43.B[12]
B[12] => DIVLAYER:inst44.B[12]
B[12] => DIVLAYER:inst45.B[12]
B[12] => DIVLAYER:inst46.B[12]
B[12] => DIVLAYER:inst47.B[12]
B[12] => DIVLAYER:inst48.B[12]
B[12] => DIVLAYER:inst49.B[12]
B[12] => DIVLAYER:inst50.B[12]
B[12] => DIVLAYER:inst52.B[12]
B[13] => inst10[13].IN0
B[13] => DIVLAYER:inst36.B[13]
B[13] => DIVLAYER:inst37.B[13]
B[13] => DIVLAYER:inst38.B[13]
B[13] => DIVLAYER:inst39.B[13]
B[13] => DIVLAYER:inst40.B[13]
B[13] => DIVLAYER:inst42.B[13]
B[13] => DIVLAYER:inst43.B[13]
B[13] => DIVLAYER:inst44.B[13]
B[13] => DIVLAYER:inst45.B[13]
B[13] => DIVLAYER:inst46.B[13]
B[13] => DIVLAYER:inst47.B[13]
B[13] => DIVLAYER:inst48.B[13]
B[13] => DIVLAYER:inst49.B[13]
B[13] => DIVLAYER:inst50.B[13]
B[13] => DIVLAYER:inst52.B[13]
B[14] => inst10[14].IN0
B[14] => DIVLAYER:inst36.B[14]
B[14] => DIVLAYER:inst37.B[14]
B[14] => DIVLAYER:inst38.B[14]
B[14] => DIVLAYER:inst39.B[14]
B[14] => DIVLAYER:inst40.B[14]
B[14] => DIVLAYER:inst42.B[14]
B[14] => DIVLAYER:inst43.B[14]
B[14] => DIVLAYER:inst44.B[14]
B[14] => DIVLAYER:inst45.B[14]
B[14] => DIVLAYER:inst46.B[14]
B[14] => DIVLAYER:inst47.B[14]
B[14] => DIVLAYER:inst48.B[14]
B[14] => DIVLAYER:inst49.B[14]
B[14] => DIVLAYER:inst50.B[14]
B[14] => DIVLAYER:inst52.B[14]
B[15] => inst10[15].IN0
B[15] => DIVLAYER:inst36.B[15]
B[15] => DIVLAYER:inst37.B[15]
B[15] => DIVLAYER:inst38.B[15]
B[15] => DIVLAYER:inst39.B[15]
B[15] => DIVLAYER:inst40.B[15]
B[15] => DIVLAYER:inst42.B[15]
B[15] => DIVLAYER:inst43.B[15]
B[15] => DIVLAYER:inst44.B[15]
B[15] => DIVLAYER:inst45.B[15]
B[15] => DIVLAYER:inst46.B[15]
B[15] => DIVLAYER:inst47.B[15]
B[15] => DIVLAYER:inst48.B[15]
B[15] => DIVLAYER:inst49.B[15]
B[15] => DIVLAYER:inst50.B[15]
B[15] => DIVLAYER:inst52.B[15]


|project|alu:inst27|DIV:inst11|FA_16bits:inst
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|FA_16bits:inst|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst36|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|BUSMUX:inst17|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst37|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst38|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst39|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst40|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst42|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst43|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst44|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst45|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst46|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst47|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst48|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst49|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst50|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52
Q <= FA_16bits:inst19.COUT
A => FA_16bits:inst19.A[0]
A => BUSMUX:inst18.dataa[0]
Muxin[0] => FA_16bits:inst19.A[1]
Muxin[0] => BUSMUX:inst18.dataa[1]
Muxin[1] => FA_16bits:inst19.A[2]
Muxin[1] => BUSMUX:inst18.dataa[2]
Muxin[2] => FA_16bits:inst19.A[3]
Muxin[2] => BUSMUX:inst18.dataa[3]
Muxin[3] => FA_16bits:inst19.A[4]
Muxin[3] => BUSMUX:inst18.dataa[4]
Muxin[4] => FA_16bits:inst19.A[5]
Muxin[4] => BUSMUX:inst18.dataa[5]
Muxin[5] => FA_16bits:inst19.A[6]
Muxin[5] => BUSMUX:inst18.dataa[6]
Muxin[6] => FA_16bits:inst19.A[7]
Muxin[6] => BUSMUX:inst18.dataa[7]
Muxin[7] => FA_16bits:inst19.A[8]
Muxin[7] => BUSMUX:inst18.dataa[8]
Muxin[8] => FA_16bits:inst19.A[9]
Muxin[8] => BUSMUX:inst18.dataa[9]
Muxin[9] => FA_16bits:inst19.A[10]
Muxin[9] => BUSMUX:inst18.dataa[10]
Muxin[10] => FA_16bits:inst19.A[11]
Muxin[10] => BUSMUX:inst18.dataa[11]
Muxin[11] => FA_16bits:inst19.A[12]
Muxin[11] => BUSMUX:inst18.dataa[12]
Muxin[12] => FA_16bits:inst19.A[13]
Muxin[12] => BUSMUX:inst18.dataa[13]
Muxin[13] => FA_16bits:inst19.A[14]
Muxin[13] => BUSMUX:inst18.dataa[14]
Muxin[14] => FA_16bits:inst19.A[15]
B[0] => inst14[0].IN0
B[1] => inst14[1].IN0
B[2] => inst14[2].IN0
B[3] => inst14[3].IN0
B[4] => inst14[4].IN0
B[5] => inst14[5].IN0
B[6] => inst14[6].IN0
B[7] => inst14[7].IN0
B[8] => inst14[8].IN0
B[9] => inst14[9].IN0
B[10] => inst14[10].IN0
B[11] => inst14[11].IN0
B[12] => inst14[12].IN0
B[13] => inst14[13].IN0
B[14] => inst14[14].IN0
B[15] => inst14[15].IN0
Muxout[0] <= BUSMUX:inst18.result[0]
Muxout[1] <= BUSMUX:inst18.result[1]
Muxout[2] <= BUSMUX:inst18.result[2]
Muxout[3] <= BUSMUX:inst18.result[3]
Muxout[4] <= BUSMUX:inst18.result[4]
Muxout[5] <= BUSMUX:inst18.result[5]
Muxout[6] <= BUSMUX:inst18.result[6]
Muxout[7] <= BUSMUX:inst18.result[7]
Muxout[8] <= BUSMUX:inst18.result[8]
Muxout[9] <= BUSMUX:inst18.result[9]
Muxout[10] <= BUSMUX:inst18.result[10]
Muxout[11] <= BUSMUX:inst18.result[11]
Muxout[12] <= BUSMUX:inst18.result[12]
Muxout[13] <= BUSMUX:inst18.result[13]
Muxout[14] <= BUSMUX:inst18.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19
COUT <= FA_4bits:inst3.COUT
CIN => FA_4bits:inst.CIN
A[0] => FA_4bits:inst.A[0]
A[1] => FA_4bits:inst.A[1]
A[2] => FA_4bits:inst.A[2]
A[3] => FA_4bits:inst.A[3]
A[4] => FA_4bits:inst1.A[0]
A[5] => FA_4bits:inst1.A[1]
A[6] => FA_4bits:inst1.A[2]
A[7] => FA_4bits:inst1.A[3]
A[8] => FA_4bits:inst2.A[0]
A[9] => FA_4bits:inst2.A[1]
A[10] => FA_4bits:inst2.A[2]
A[11] => FA_4bits:inst2.A[3]
A[12] => FA_4bits:inst3.A[0]
A[13] => FA_4bits:inst3.A[1]
A[14] => FA_4bits:inst3.A[2]
A[15] => FA_4bits:inst3.A[3]
B[0] => FA_4bits:inst.B[0]
B[1] => FA_4bits:inst.B[1]
B[2] => FA_4bits:inst.B[2]
B[3] => FA_4bits:inst.B[3]
B[4] => FA_4bits:inst1.B[0]
B[5] => FA_4bits:inst1.B[1]
B[6] => FA_4bits:inst1.B[2]
B[7] => FA_4bits:inst1.B[3]
B[8] => FA_4bits:inst2.B[0]
B[9] => FA_4bits:inst2.B[1]
B[10] => FA_4bits:inst2.B[2]
B[11] => FA_4bits:inst2.B[3]
B[12] => FA_4bits:inst3.B[0]
B[13] => FA_4bits:inst3.B[1]
B[14] => FA_4bits:inst3.B[2]
B[15] => FA_4bits:inst3.B[3]
OUT[0] <= FA_4bits:inst.SUM[0]
OUT[1] <= FA_4bits:inst.SUM[1]
OUT[2] <= FA_4bits:inst.SUM[2]
OUT[3] <= FA_4bits:inst.SUM[3]
OUT[4] <= FA_4bits:inst1.SUM[0]
OUT[5] <= FA_4bits:inst1.SUM[1]
OUT[6] <= FA_4bits:inst1.SUM[2]
OUT[7] <= FA_4bits:inst1.SUM[3]
OUT[8] <= FA_4bits:inst2.SUM[0]
OUT[9] <= FA_4bits:inst2.SUM[1]
OUT[10] <= FA_4bits:inst2.SUM[2]
OUT[11] <= FA_4bits:inst2.SUM[3]
OUT[12] <= FA_4bits:inst3.SUM[0]
OUT[13] <= FA_4bits:inst3.SUM[1]
OUT[14] <= FA_4bits:inst3.SUM[2]
OUT[15] <= FA_4bits:inst3.SUM[3]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst3
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst3|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst2
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst2|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst1
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst1|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst
COUT <= FA_1bit:inst3.Cout
CIN => FA_1bit:inst.Cin
A[0] => FA_1bit:inst.A
A[1] => FA_1bit:inst1.A
A[2] => FA_1bit:inst2.A
A[3] => FA_1bit:inst3.A
B[0] => FA_1bit:inst.B
B[1] => FA_1bit:inst1.B
B[2] => FA_1bit:inst2.B
B[3] => FA_1bit:inst3.B
SUM[0] <= FA_1bit:inst.SUM
SUM[1] <= FA_1bit:inst1.SUM
SUM[2] <= FA_1bit:inst2.SUM
SUM[3] <= FA_1bit:inst3.SUM


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst3
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst2
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst1
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|FA_16bits:inst19|FA_4bits:inst|FA_1bit:inst
SUM <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst2.IN0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_aoc:auto_generated.data[0]
data[0][1] => mux_aoc:auto_generated.data[1]
data[0][2] => mux_aoc:auto_generated.data[2]
data[0][3] => mux_aoc:auto_generated.data[3]
data[0][4] => mux_aoc:auto_generated.data[4]
data[0][5] => mux_aoc:auto_generated.data[5]
data[0][6] => mux_aoc:auto_generated.data[6]
data[0][7] => mux_aoc:auto_generated.data[7]
data[0][8] => mux_aoc:auto_generated.data[8]
data[0][9] => mux_aoc:auto_generated.data[9]
data[0][10] => mux_aoc:auto_generated.data[10]
data[0][11] => mux_aoc:auto_generated.data[11]
data[0][12] => mux_aoc:auto_generated.data[12]
data[0][13] => mux_aoc:auto_generated.data[13]
data[0][14] => mux_aoc:auto_generated.data[14]
data[1][0] => mux_aoc:auto_generated.data[15]
data[1][1] => mux_aoc:auto_generated.data[16]
data[1][2] => mux_aoc:auto_generated.data[17]
data[1][3] => mux_aoc:auto_generated.data[18]
data[1][4] => mux_aoc:auto_generated.data[19]
data[1][5] => mux_aoc:auto_generated.data[20]
data[1][6] => mux_aoc:auto_generated.data[21]
data[1][7] => mux_aoc:auto_generated.data[22]
data[1][8] => mux_aoc:auto_generated.data[23]
data[1][9] => mux_aoc:auto_generated.data[24]
data[1][10] => mux_aoc:auto_generated.data[25]
data[1][11] => mux_aoc:auto_generated.data[26]
data[1][12] => mux_aoc:auto_generated.data[27]
data[1][13] => mux_aoc:auto_generated.data[28]
data[1][14] => mux_aoc:auto_generated.data[29]
sel[0] => mux_aoc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_aoc:auto_generated.result[0]
result[1] <= mux_aoc:auto_generated.result[1]
result[2] <= mux_aoc:auto_generated.result[2]
result[3] <= mux_aoc:auto_generated.result[3]
result[4] <= mux_aoc:auto_generated.result[4]
result[5] <= mux_aoc:auto_generated.result[5]
result[6] <= mux_aoc:auto_generated.result[6]
result[7] <= mux_aoc:auto_generated.result[7]
result[8] <= mux_aoc:auto_generated.result[8]
result[9] <= mux_aoc:auto_generated.result[9]
result[10] <= mux_aoc:auto_generated.result[10]
result[11] <= mux_aoc:auto_generated.result[11]
result[12] <= mux_aoc:auto_generated.result[12]
result[13] <= mux_aoc:auto_generated.result[13]
result[14] <= mux_aoc:auto_generated.result[14]


|project|alu:inst27|DIV:inst11|DIVLAYER:inst52|BUSMUX:inst18|lpm_mux:$00000|mux_aoc:auto_generated
data[0] => result_node[0]~29.IN1
data[1] => result_node[1]~27.IN1
data[2] => result_node[2]~25.IN1
data[3] => result_node[3]~23.IN1
data[4] => result_node[4]~21.IN1
data[5] => result_node[5]~19.IN1
data[6] => result_node[6]~17.IN1
data[7] => result_node[7]~15.IN1
data[8] => result_node[8]~13.IN1
data[9] => result_node[9]~11.IN1
data[10] => result_node[10]~9.IN1
data[11] => result_node[11]~7.IN1
data[12] => result_node[12]~5.IN1
data[13] => result_node[13]~3.IN1
data[14] => result_node[14]~1.IN1
data[15] => result_node[0]~28.IN1
data[16] => result_node[1]~26.IN1
data[17] => result_node[2]~24.IN1
data[18] => result_node[3]~22.IN1
data[19] => result_node[4]~20.IN1
data[20] => result_node[5]~18.IN1
data[21] => result_node[6]~16.IN1
data[22] => result_node[7]~14.IN1
data[23] => result_node[8]~12.IN1
data[24] => result_node[9]~10.IN1
data[25] => result_node[10]~8.IN1
data[26] => result_node[11]~6.IN1
data[27] => result_node[12]~4.IN1
data[28] => result_node[13]~2.IN1
data[29] => result_node[14]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[14]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[13]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[12]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[11]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[10]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[9]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[8]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[7]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[6]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[5]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[4]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[3]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[2]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[1]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[0]~28.IN0
sel[0] => _~14.IN0


|project|REGEX:inst22
aluscr_EX <= inst21.DB_MAX_OUTPUT_PORT_TYPE
flush_IDEX => inst28.IN0
Clock => inst21.CLK
Clock => inst4.CLK
Clock => inst3.CLK
Clock => inst8.CLK
Clock => inst9.CLK
Clock => inst10.CLK
Clock => inst22.CLK
Clock => inst20.CLK
Clock => inst5[3].CLK
Clock => inst5[2].CLK
Clock => inst5[1].CLK
Clock => inst5[0].CLK
Clock => inst2[15].CLK
Clock => inst2[14].CLK
Clock => inst2[13].CLK
Clock => inst2[12].CLK
Clock => inst2[11].CLK
Clock => inst2[10].CLK
Clock => inst2[9].CLK
Clock => inst2[8].CLK
Clock => inst2[7].CLK
Clock => inst2[6].CLK
Clock => inst2[5].CLK
Clock => inst2[4].CLK
Clock => inst2[3].CLK
Clock => inst2[2].CLK
Clock => inst2[1].CLK
Clock => inst2[0].CLK
Clock => inst[15].CLK
Clock => inst[14].CLK
Clock => inst[13].CLK
Clock => inst[12].CLK
Clock => inst[11].CLK
Clock => inst[10].CLK
Clock => inst[9].CLK
Clock => inst[8].CLK
Clock => inst[7].CLK
Clock => inst[6].CLK
Clock => inst[5].CLK
Clock => inst[4].CLK
Clock => inst[3].CLK
Clock => inst[2].CLK
Clock => inst[1].CLK
Clock => inst[0].CLK
Clock => inst1[15].CLK
Clock => inst1[14].CLK
Clock => inst1[13].CLK
Clock => inst1[12].CLK
Clock => inst1[11].CLK
Clock => inst1[10].CLK
Clock => inst1[9].CLK
Clock => inst1[8].CLK
Clock => inst1[7].CLK
Clock => inst1[6].CLK
Clock => inst1[5].CLK
Clock => inst1[4].CLK
Clock => inst1[3].CLK
Clock => inst1[2].CLK
Clock => inst1[1].CLK
Clock => inst1[0].CLK
Clock => inst19[2].CLK
Clock => inst19[1].CLK
Clock => inst19[0].CLK
Stall => 21mux:inst37.S
Stall => 21mux:inst42.S
Stall => 21mux:inst41.S
Stall => 21mux:inst38.S
Stall => 21mux:inst39.S
Stall => 21mux:inst40.S
Stall => 21mux:inst36.S
Stall => 21mux:inst35.S
aluscr_REG => 21mux:inst37.B
jump_EX <= inst4.DB_MAX_OUTPUT_PORT_TYPE
jump_REG => 21mux:inst42.B
branch_EX <= inst3.DB_MAX_OUTPUT_PORT_TYPE
branch_REG => 21mux:inst41.B
memread_EX <= inst8.DB_MAX_OUTPUT_PORT_TYPE
memread_REG => 21mux:inst38.B
memwrite_EX <= inst9.DB_MAX_OUTPUT_PORT_TYPE
memwrite_REG => 21mux:inst39.B
memtoreg_EX <= inst10.DB_MAX_OUTPUT_PORT_TYPE
memtoreg_REG => 21mux:inst40.B
RI_EX <= inst22.DB_MAX_OUTPUT_PORT_TYPE
RI_REG => 21mux:inst36.B
regwrite_EX <= inst20.DB_MAX_OUTPUT_PORT_TYPE
regwrite_REG => 21mux:inst35.B
func_EX[0] <= inst5[0].DB_MAX_OUTPUT_PORT_TYPE
func_EX[1] <= inst5[1].DB_MAX_OUTPUT_PORT_TYPE
func_EX[2] <= inst5[2].DB_MAX_OUTPUT_PORT_TYPE
func_EX[3] <= inst5[3].DB_MAX_OUTPUT_PORT_TYPE
func_REG[0] => inst5[0].DATAIN
func_REG[1] => inst5[1].DATAIN
func_REG[2] => inst5[2].DATAIN
func_REG[3] => inst5[3].DATAIN
imm_EX[0] <= inst2[0].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[1] <= inst2[1].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[2] <= inst2[2].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[3] <= inst2[3].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[4] <= inst2[4].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[5] <= inst2[5].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[6] <= inst2[6].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[7] <= inst2[7].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[8] <= inst2[8].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[9] <= inst2[9].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[10] <= inst2[10].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[11] <= inst2[11].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[12] <= inst2[12].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[13] <= inst2[13].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[14] <= inst2[14].DB_MAX_OUTPUT_PORT_TYPE
imm_EX[15] <= inst2[15].DB_MAX_OUTPUT_PORT_TYPE
imm_REG[0] => inst2[0].DATAIN
imm_REG[1] => inst2[1].DATAIN
imm_REG[2] => inst2[2].DATAIN
imm_REG[3] => inst2[3].DATAIN
imm_REG[4] => inst2[4].DATAIN
imm_REG[5] => inst2[5].DATAIN
imm_REG[6] => inst2[6].DATAIN
imm_REG[7] => inst2[7].DATAIN
imm_REG[8] => inst2[8].DATAIN
imm_REG[9] => inst2[9].DATAIN
imm_REG[10] => inst2[10].DATAIN
imm_REG[11] => inst2[11].DATAIN
imm_REG[12] => inst2[12].DATAIN
imm_REG[13] => inst2[13].DATAIN
imm_REG[14] => inst2[14].DATAIN
imm_REG[15] => inst2[15].DATAIN
rs_EX[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
rs_EX[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
rs_REG[0] => inst[0].DATAIN
rs_REG[1] => inst[1].DATAIN
rs_REG[2] => inst[2].DATAIN
rs_REG[3] => inst[3].DATAIN
rs_REG[4] => inst[4].DATAIN
rs_REG[5] => inst[5].DATAIN
rs_REG[6] => inst[6].DATAIN
rs_REG[7] => inst[7].DATAIN
rs_REG[8] => inst[8].DATAIN
rs_REG[9] => inst[9].DATAIN
rs_REG[10] => inst[10].DATAIN
rs_REG[11] => inst[11].DATAIN
rs_REG[12] => inst[12].DATAIN
rs_REG[13] => inst[13].DATAIN
rs_REG[14] => inst[14].DATAIN
rs_REG[15] => inst[15].DATAIN
rt_EX[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
rt_EX[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
rt_REG[0] => inst1[0].DATAIN
rt_REG[1] => inst1[1].DATAIN
rt_REG[2] => inst1[2].DATAIN
rt_REG[3] => inst1[3].DATAIN
rt_REG[4] => inst1[4].DATAIN
rt_REG[5] => inst1[5].DATAIN
rt_REG[6] => inst1[6].DATAIN
rt_REG[7] => inst1[7].DATAIN
rt_REG[8] => inst1[8].DATAIN
rt_REG[9] => inst1[9].DATAIN
rt_REG[10] => inst1[10].DATAIN
rt_REG[11] => inst1[11].DATAIN
rt_REG[12] => inst1[12].DATAIN
rt_REG[13] => inst1[13].DATAIN
rt_REG[14] => inst1[14].DATAIN
rt_REG[15] => inst1[15].DATAIN
WA_EX[0] <= inst19[0].DB_MAX_OUTPUT_PORT_TYPE
WA_EX[1] <= inst19[1].DB_MAX_OUTPUT_PORT_TYPE
WA_EX[2] <= inst19[2].DB_MAX_OUTPUT_PORT_TYPE
WA_REG[0] => inst19[0].DATAIN
WA_REG[1] => inst19[1].DATAIN
WA_REG[2] => inst19[2].DATAIN


|project|REGEX:inst22|21mux:inst37
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst42
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst41
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst38
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst39
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst40
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst36
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|REGEX:inst22|21mux:inst35
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst
MemWrite <= 21mux:inst30.Y
Stall => 21mux:inst30.S
Stall => 21mux:inst31.S
Stall => 21mux:inst32.S
Stall => 21mux:inst33.S
Stall => 21mux:inst4.S
Stall => 21mux:inst5.S
Stall => 21mux:inst27.S
Stall => 21mux:inst28.S
Stall => 21mux:inst29.S
Stall => 21mux:inst34.S
Stall => 21mux:inst35.S
Q2 => inst11.IN0
Q2 => inst26.IN0
Q2 => inst17.IN0
Q2 => inst23.IN0
Q2 => inst12.IN0
Q2 => inst19.IN0
Q2 => 21mux:inst27.B
Q2 => inst9.IN2
Q2 => inst10.IN0
Q1 => inst24.IN0
Q1 => inst17.IN1
Q1 => inst16.IN1
Q1 => inst12.IN1
Q1 => inst19.IN1
Q1 => inst8.IN0
Q1 => inst21.IN0
Q1 => inst20.IN1
Q0 => inst11.IN2
Q0 => inst25.IN0
Q0 => inst16.IN2
Q0 => inst19.IN2
Q0 => inst7.IN1
MemToReg <= 21mux:inst31.Y
Branch <= 21mux:inst32.Y
Jump <= 21mux:inst33.Y
RegWrite <= 21mux:inst4.Y
RegDst <= 21mux:inst5.Y
RegDst1 <= 21mux:inst27.Y
ALUSrc <= 21mux:inst28.Y
MemRead <= 21mux:inst29.Y
ALUOp[0] <= 21mux:inst35.Y
ALUOp[1] <= 21mux:inst34.Y


|project|ControlUnit:inst|21mux:inst30
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst31
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst32
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst33
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst4
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst5
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst27
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst28
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst29
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst34
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|ControlUnit:inst|21mux:inst35
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|project|IFREG:inst11
instr_REG[0] <= BUSMUX:inst5.result[0]
instr_REG[1] <= BUSMUX:inst5.result[1]
instr_REG[2] <= BUSMUX:inst5.result[2]
instr_REG[3] <= BUSMUX:inst5.result[3]
instr_REG[4] <= BUSMUX:inst5.result[4]
instr_REG[5] <= BUSMUX:inst5.result[5]
instr_REG[6] <= BUSMUX:inst5.result[6]
instr_REG[7] <= BUSMUX:inst5.result[7]
instr_REG[8] <= BUSMUX:inst5.result[8]
instr_REG[9] <= BUSMUX:inst5.result[9]
instr_REG[10] <= BUSMUX:inst5.result[10]
instr_REG[11] <= BUSMUX:inst5.result[11]
instr_REG[12] <= BUSMUX:inst5.result[12]
instr_REG[13] <= BUSMUX:inst5.result[13]
instr_REG[14] <= BUSMUX:inst5.result[14]
instr_REG[15] <= BUSMUX:inst5.result[15]
Clock => inst2.CLK
Clock => inst4[15].CLK
Clock => inst4[14].CLK
Clock => inst4[13].CLK
Clock => inst4[12].CLK
Clock => inst4[11].CLK
Clock => inst4[10].CLK
Clock => inst4[9].CLK
Clock => inst4[8].CLK
Clock => inst4[7].CLK
Clock => inst4[6].CLK
Clock => inst4[5].CLK
Clock => inst4[4].CLK
Clock => inst4[3].CLK
Clock => inst4[2].CLK
Clock => inst4[1].CLK
Clock => inst4[0].CLK
flush_IFREG => inst2.DATAIN
Stall => inst10.IN0
instr_IF[0] => BUSMUX:inst7.datab[0]
instr_IF[1] => BUSMUX:inst7.datab[1]
instr_IF[2] => BUSMUX:inst7.datab[2]
instr_IF[3] => BUSMUX:inst7.datab[3]
instr_IF[4] => BUSMUX:inst7.datab[4]
instr_IF[5] => BUSMUX:inst7.datab[5]
instr_IF[6] => BUSMUX:inst7.datab[6]
instr_IF[7] => BUSMUX:inst7.datab[7]
instr_IF[8] => BUSMUX:inst7.datab[8]
instr_IF[9] => BUSMUX:inst7.datab[9]
instr_IF[10] => BUSMUX:inst7.datab[10]
instr_IF[11] => BUSMUX:inst7.datab[11]
instr_IF[12] => BUSMUX:inst7.datab[12]
instr_IF[13] => BUSMUX:inst7.datab[13]
instr_IF[14] => BUSMUX:inst7.datab[14]
instr_IF[15] => BUSMUX:inst7.datab[15]


|project|IFREG:inst11|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|IFREG:inst11|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|IFREG:inst11|BUSMUX:inst5|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|IFREG:inst11|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|IFREG:inst11|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|IFREG:inst11|BUSMUX:inst7|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|IFREG:inst11|lpm_constant4:inst6
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]


|project|IFREG:inst11|lpm_constant4:inst6|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <GND>


|project|Stall:inst14
Stall <= inst12.DB_MAX_OUTPUT_PORT_TYPE
EXMEM_Regwrite6 => inst6.IN0
EXMEM_rd[0] => inst36.IN0
EXMEM_rd[0] => inst31.IN0
EXMEM_rd[0] => inst26.IN0
EXMEM_rd[1] => inst35.IN0
EXMEM_rd[1] => inst30.IN0
EXMEM_rd[1] => inst24.IN0
EXMEM_rd[2] => inst5.IN0
EXMEM_rd[2] => inst27.IN0
EXMEM_rd[2] => inst8.IN0
IFID_rsb[0] => inst31.IN1
IFID_rsb[0] => inst21.IN1
IFID_rsb[1] => inst30.IN1
IFID_rsb[1] => inst20.IN1
IFID_rsb[2] => inst27.IN1
IFID_rsb[2] => inst19.IN1
IFID_rsa[0] => inst26.IN1
IFID_rsa[0] => inst18.IN1
IFID_rsa[1] => inst24.IN1
IFID_rsa[1] => inst17.IN1
IFID_rsa[2] => inst8.IN1
IFID_rsa[2] => inst.IN1
IDEX_Regwrite => inst2.IN0
IDEX_rd[0] => inst23.IN0
IDEX_rd[0] => inst21.IN0
IDEX_rd[0] => inst18.IN0
IDEX_rd[1] => inst22.IN0
IDEX_rd[1] => inst20.IN0
IDEX_rd[1] => inst17.IN0
IDEX_rd[2] => inst1.IN0
IDEX_rd[2] => inst19.IN0
IDEX_rd[2] => inst.IN0


|project|branch:inst21
branch_jmp <= BUSMUX:inst.result[0]
Jmp => BUSMUX:inst.sel
Branch => inst2.IN0
Branch => inst3.IN0
Zero => inst2.IN1
Zero => inst6.IN0


|project|branch:inst21|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|project|branch:inst21|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_lmc:auto_generated.data[0]
data[1][0] => mux_lmc:auto_generated.data[1]
sel[0] => mux_lmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lmc:auto_generated.result[0]


|project|branch:inst21|BUSMUX:inst|lpm_mux:$00000|mux_lmc:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|project|ONCHIP_ROM:inst4
ADDRESS[0] => my_mem.RADDR
ADDRESS[1] => my_mem.RADDR1
ADDRESS[2] => my_mem.RADDR2
ADDRESS[3] => my_mem.RADDR3
ADDRESS[4] => my_mem.RADDR4
ADDRESS[5] => my_mem.RADDR5
ADDRESS[6] => my_mem.RADDR6
ADDRESS[7] => my_mem.RADDR7
DATA_OUT[0] <= my_mem.DATAOUT
DATA_OUT[1] <= my_mem.DATAOUT1
DATA_OUT[2] <= my_mem.DATAOUT2
DATA_OUT[3] <= my_mem.DATAOUT3
DATA_OUT[4] <= my_mem.DATAOUT4
DATA_OUT[5] <= my_mem.DATAOUT5
DATA_OUT[6] <= my_mem.DATAOUT6
DATA_OUT[7] <= my_mem.DATAOUT7
DATA_OUT[8] <= my_mem.DATAOUT8
DATA_OUT[9] <= my_mem.DATAOUT9
DATA_OUT[10] <= my_mem.DATAOUT10
DATA_OUT[11] <= my_mem.DATAOUT11
DATA_OUT[12] <= my_mem.DATAOUT12
DATA_OUT[13] <= my_mem.DATAOUT13
DATA_OUT[14] <= my_mem.DATAOUT14
DATA_OUT[15] <= my_mem.DATAOUT15


|project|PC:inst19
Output[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst1.CLK
Clock => inst2.CLK
Clock => inst3.CLK
Clock => inst5.CLK
Clock => inst4.CLK
Clock => inst6.CLK
Clock => inst7.CLK
Clock => inst.CLK
Input[0] => inst76.IN0
Input[1] => inst72.IN0
Input[2] => inst68.IN0
Input[3] => inst64.IN0
Input[4] => inst60.IN0
Input[5] => inst56.IN0
Input[6] => inst51.IN0
Input[7] => inst48.IN0
Stall => inst8.IN0


|project|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|project|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_smc:auto_generated.data[0]
data[0][1] => mux_smc:auto_generated.data[1]
data[0][2] => mux_smc:auto_generated.data[2]
data[0][3] => mux_smc:auto_generated.data[3]
data[0][4] => mux_smc:auto_generated.data[4]
data[0][5] => mux_smc:auto_generated.data[5]
data[0][6] => mux_smc:auto_generated.data[6]
data[0][7] => mux_smc:auto_generated.data[7]
data[1][0] => mux_smc:auto_generated.data[8]
data[1][1] => mux_smc:auto_generated.data[9]
data[1][2] => mux_smc:auto_generated.data[10]
data[1][3] => mux_smc:auto_generated.data[11]
data[1][4] => mux_smc:auto_generated.data[12]
data[1][5] => mux_smc:auto_generated.data[13]
data[1][6] => mux_smc:auto_generated.data[14]
data[1][7] => mux_smc:auto_generated.data[15]
sel[0] => mux_smc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_smc:auto_generated.result[0]
result[1] <= mux_smc:auto_generated.result[1]
result[2] <= mux_smc:auto_generated.result[2]
result[3] <= mux_smc:auto_generated.result[3]
result[4] <= mux_smc:auto_generated.result[4]
result[5] <= mux_smc:auto_generated.result[5]
result[6] <= mux_smc:auto_generated.result[6]
result[7] <= mux_smc:auto_generated.result[7]


|project|BUSMUX:inst13|lpm_mux:$00000|mux_smc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|project|eight_bit_FA:inst25
Cout <= FA:inst.Cout
A[0] => FA:inst11.A
A[1] => FA:inst10.A
A[2] => FA:inst9.A
A[3] => FA:inst8.A
A[4] => FA:inst7.A
A[5] => FA:inst6.A
A[6] => FA:inst5.A
A[7] => FA:inst.A
B[0] => FA:inst11.B
B[1] => FA:inst10.B
B[2] => FA:inst9.B
B[3] => FA:inst8.B
B[4] => FA:inst7.B
B[5] => FA:inst6.B
B[6] => FA:inst5.B
B[7] => FA:inst.B
Cin => FA:inst11.Cin
Out[0] <= FA:inst11.Sum
Out[1] <= FA:inst10.Sum
Out[2] <= FA:inst9.Sum
Out[3] <= FA:inst8.Sum
Out[4] <= FA:inst7.Sum
Out[5] <= FA:inst6.Sum
Out[6] <= FA:inst5.Sum
Out[7] <= FA:inst.Sum


|project|eight_bit_FA:inst25|FA:inst
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst5
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst6
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst7
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst8
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst9
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst10
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|eight_bit_FA:inst25|FA:inst11
Sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst3.IN0
B => inst.IN1
B => inst3.IN1
Cin => inst1.IN1
Cin => inst4.IN1
Cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|Alucontrol:inst1
OP[0] <= BUSMUX:inst2.result[0]
OP[1] <= BUSMUX:inst2.result[1]
OP[2] <= BUSMUX:inst2.result[2]
OP[3] <= BUSMUX:inst2.result[3]
ALUOP1 => BUSMUX:inst2.sel
ALUOP0 => BUSMUX:inst.sel
funct_bit[0] => BUSMUX:inst2.datab[0]
funct_bit[1] => BUSMUX:inst2.datab[1]
funct_bit[2] => BUSMUX:inst2.datab[2]
funct_bit[3] => BUSMUX:inst2.datab[3]


|project|Alucontrol:inst1|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|project|Alucontrol:inst1|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_omc:auto_generated.data[0]
data[0][1] => mux_omc:auto_generated.data[1]
data[0][2] => mux_omc:auto_generated.data[2]
data[0][3] => mux_omc:auto_generated.data[3]
data[1][0] => mux_omc:auto_generated.data[4]
data[1][1] => mux_omc:auto_generated.data[5]
data[1][2] => mux_omc:auto_generated.data[6]
data[1][3] => mux_omc:auto_generated.data[7]
sel[0] => mux_omc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_omc:auto_generated.result[0]
result[1] <= mux_omc:auto_generated.result[1]
result[2] <= mux_omc:auto_generated.result[2]
result[3] <= mux_omc:auto_generated.result[3]


|project|Alucontrol:inst1|BUSMUX:inst2|lpm_mux:$00000|mux_omc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|project|Alucontrol:inst1|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|project|Alucontrol:inst1|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_omc:auto_generated.data[0]
data[0][1] => mux_omc:auto_generated.data[1]
data[0][2] => mux_omc:auto_generated.data[2]
data[0][3] => mux_omc:auto_generated.data[3]
data[1][0] => mux_omc:auto_generated.data[4]
data[1][1] => mux_omc:auto_generated.data[5]
data[1][2] => mux_omc:auto_generated.data[6]
data[1][3] => mux_omc:auto_generated.data[7]
sel[0] => mux_omc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_omc:auto_generated.result[0]
result[1] <= mux_omc:auto_generated.result[1]
result[2] <= mux_omc:auto_generated.result[2]
result[3] <= mux_omc:auto_generated.result[3]


|project|Alucontrol:inst1|BUSMUX:inst|lpm_mux:$00000|mux_omc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|project|Alucontrol:inst1|lpm_constant2:inst3
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]


|project|Alucontrol:inst1|lpm_constant2:inst3|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|project|Alucontrol:inst1|lpm_constant3:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]


|project|Alucontrol:inst1|lpm_constant3:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>


|project|SIGNEXTEND:inst10
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= <GND>
OUT[8] <= <GND>
OUT[9] <= <GND>
OUT[10] <= <GND>
OUT[11] <= <GND>
OUT[12] <= <GND>
OUT[13] <= <GND>
OUT[14] <= <GND>
OUT[15] <= <GND>
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN


|project|registerfile8x16:inst2
OutA[0] <= OA[0].DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= OA[1].DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= OA[2].DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= OA[3].DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= OA[4].DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= OA[5].DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= OA[6].DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= OA[7].DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= OA[8].DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= OA[9].DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= OA[10].DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= OA[11].DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= OA[12].DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= OA[13].DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= OA[14].DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= OA[15].DB_MAX_OUTPUT_PORT_TYPE
WE => decoder3to8:inst1.Enable
WA[0] => decoder3to8:inst1.A[0]
WA[1] => decoder3to8:inst1.A[1]
WA[2] => decoder3to8:inst1.A[2]
Clock => inst14.IN0
RAA[0] => decoder3to8:inst2.A[0]
RAA[1] => decoder3to8:inst2.A[1]
RAA[2] => decoder3to8:inst2.A[2]
RAB[0] => decoder3to8:inst3.A[0]
RAB[1] => decoder3to8:inst3.A[1]
RAB[2] => decoder3to8:inst3.A[2]
Input[0] => registerfilecell:inst4.Input[0]
Input[0] => registerfilecell:inst5.Input[0]
Input[0] => registerfilecell:inst6.Input[0]
Input[0] => registerfilecell:inst7.Input[0]
Input[0] => registerfilecell:inst8.Input[0]
Input[0] => registerfilecell:inst9.Input[0]
Input[0] => registerfilecell:inst10.Input[0]
Input[1] => registerfilecell:inst4.Input[1]
Input[1] => registerfilecell:inst5.Input[1]
Input[1] => registerfilecell:inst6.Input[1]
Input[1] => registerfilecell:inst7.Input[1]
Input[1] => registerfilecell:inst8.Input[1]
Input[1] => registerfilecell:inst9.Input[1]
Input[1] => registerfilecell:inst10.Input[1]
Input[2] => registerfilecell:inst4.Input[2]
Input[2] => registerfilecell:inst5.Input[2]
Input[2] => registerfilecell:inst6.Input[2]
Input[2] => registerfilecell:inst7.Input[2]
Input[2] => registerfilecell:inst8.Input[2]
Input[2] => registerfilecell:inst9.Input[2]
Input[2] => registerfilecell:inst10.Input[2]
Input[3] => registerfilecell:inst4.Input[3]
Input[3] => registerfilecell:inst5.Input[3]
Input[3] => registerfilecell:inst6.Input[3]
Input[3] => registerfilecell:inst7.Input[3]
Input[3] => registerfilecell:inst8.Input[3]
Input[3] => registerfilecell:inst9.Input[3]
Input[3] => registerfilecell:inst10.Input[3]
Input[4] => registerfilecell:inst4.Input[4]
Input[4] => registerfilecell:inst5.Input[4]
Input[4] => registerfilecell:inst6.Input[4]
Input[4] => registerfilecell:inst7.Input[4]
Input[4] => registerfilecell:inst8.Input[4]
Input[4] => registerfilecell:inst9.Input[4]
Input[4] => registerfilecell:inst10.Input[4]
Input[5] => registerfilecell:inst4.Input[5]
Input[5] => registerfilecell:inst5.Input[5]
Input[5] => registerfilecell:inst6.Input[5]
Input[5] => registerfilecell:inst7.Input[5]
Input[5] => registerfilecell:inst8.Input[5]
Input[5] => registerfilecell:inst9.Input[5]
Input[5] => registerfilecell:inst10.Input[5]
Input[6] => registerfilecell:inst4.Input[6]
Input[6] => registerfilecell:inst5.Input[6]
Input[6] => registerfilecell:inst6.Input[6]
Input[6] => registerfilecell:inst7.Input[6]
Input[6] => registerfilecell:inst8.Input[6]
Input[6] => registerfilecell:inst9.Input[6]
Input[6] => registerfilecell:inst10.Input[6]
Input[7] => registerfilecell:inst4.Input[7]
Input[7] => registerfilecell:inst5.Input[7]
Input[7] => registerfilecell:inst6.Input[7]
Input[7] => registerfilecell:inst7.Input[7]
Input[7] => registerfilecell:inst8.Input[7]
Input[7] => registerfilecell:inst9.Input[7]
Input[7] => registerfilecell:inst10.Input[7]
Input[8] => registerfilecell:inst4.Input[8]
Input[8] => registerfilecell:inst5.Input[8]
Input[8] => registerfilecell:inst6.Input[8]
Input[8] => registerfilecell:inst7.Input[8]
Input[8] => registerfilecell:inst8.Input[8]
Input[8] => registerfilecell:inst9.Input[8]
Input[8] => registerfilecell:inst10.Input[8]
Input[9] => registerfilecell:inst4.Input[9]
Input[9] => registerfilecell:inst5.Input[9]
Input[9] => registerfilecell:inst6.Input[9]
Input[9] => registerfilecell:inst7.Input[9]
Input[9] => registerfilecell:inst8.Input[9]
Input[9] => registerfilecell:inst9.Input[9]
Input[9] => registerfilecell:inst10.Input[9]
Input[10] => registerfilecell:inst4.Input[10]
Input[10] => registerfilecell:inst5.Input[10]
Input[10] => registerfilecell:inst6.Input[10]
Input[10] => registerfilecell:inst7.Input[10]
Input[10] => registerfilecell:inst8.Input[10]
Input[10] => registerfilecell:inst9.Input[10]
Input[10] => registerfilecell:inst10.Input[10]
Input[11] => registerfilecell:inst4.Input[11]
Input[11] => registerfilecell:inst5.Input[11]
Input[11] => registerfilecell:inst6.Input[11]
Input[11] => registerfilecell:inst7.Input[11]
Input[11] => registerfilecell:inst8.Input[11]
Input[11] => registerfilecell:inst9.Input[11]
Input[11] => registerfilecell:inst10.Input[11]
Input[12] => registerfilecell:inst4.Input[12]
Input[12] => registerfilecell:inst5.Input[12]
Input[12] => registerfilecell:inst6.Input[12]
Input[12] => registerfilecell:inst7.Input[12]
Input[12] => registerfilecell:inst8.Input[12]
Input[12] => registerfilecell:inst9.Input[12]
Input[12] => registerfilecell:inst10.Input[12]
Input[13] => registerfilecell:inst4.Input[13]
Input[13] => registerfilecell:inst5.Input[13]
Input[13] => registerfilecell:inst6.Input[13]
Input[13] => registerfilecell:inst7.Input[13]
Input[13] => registerfilecell:inst8.Input[13]
Input[13] => registerfilecell:inst9.Input[13]
Input[13] => registerfilecell:inst10.Input[13]
Input[14] => registerfilecell:inst4.Input[14]
Input[14] => registerfilecell:inst5.Input[14]
Input[14] => registerfilecell:inst6.Input[14]
Input[14] => registerfilecell:inst7.Input[14]
Input[14] => registerfilecell:inst8.Input[14]
Input[14] => registerfilecell:inst9.Input[14]
Input[14] => registerfilecell:inst10.Input[14]
Input[15] => registerfilecell:inst4.Input[15]
Input[15] => registerfilecell:inst5.Input[15]
Input[15] => registerfilecell:inst6.Input[15]
Input[15] => registerfilecell:inst7.Input[15]
Input[15] => registerfilecell:inst8.Input[15]
Input[15] => registerfilecell:inst9.Input[15]
Input[15] => registerfilecell:inst10.Input[15]
OutB[0] <= OB[0].DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= OB[1].DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= OB[2].DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= OB[3].DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= OB[4].DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= OB[5].DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= OB[6].DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= OB[7].DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= OB[8].DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= OB[9].DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= OB[10].DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= OB[11].DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= OB[12].DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= OB[13].DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= OB[14].DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= OB[15].DB_MAX_OUTPUT_PORT_TYPE


|project|registerfile8x16:inst2|registerfilecell:inst
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|decoder3to8:inst1
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst10.IN0
A[0] => inst1.IN2
A[0] => inst3.IN2
A[0] => inst5.IN2
A[0] => inst7.IN2
A[1] => inst11.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[1] => inst6.IN1
A[1] => inst7.IN1
A[2] => inst8.IN0
A[2] => inst4.IN0
A[2] => inst5.IN0
A[2] => inst6.IN0
A[2] => inst7.IN0
Enable => inst.IN3
Enable => inst1.IN3
Enable => inst2.IN3
Enable => inst3.IN3
Enable => inst4.IN3
Enable => inst5.IN3
Enable => inst6.IN3
Enable => inst7.IN3


|project|registerfile8x16:inst2|decoder3to8:inst2
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst10.IN0
A[0] => inst1.IN2
A[0] => inst3.IN2
A[0] => inst5.IN2
A[0] => inst7.IN2
A[1] => inst11.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[1] => inst6.IN1
A[1] => inst7.IN1
A[2] => inst8.IN0
A[2] => inst4.IN0
A[2] => inst5.IN0
A[2] => inst6.IN0
A[2] => inst7.IN0
Enable => inst.IN3
Enable => inst1.IN3
Enable => inst2.IN3
Enable => inst3.IN3
Enable => inst4.IN3
Enable => inst5.IN3
Enable => inst6.IN3
Enable => inst7.IN3


|project|registerfile8x16:inst2|decoder3to8:inst3
Y[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
A[0] => inst10.IN0
A[0] => inst1.IN2
A[0] => inst3.IN2
A[0] => inst5.IN2
A[0] => inst7.IN2
A[1] => inst11.IN0
A[1] => inst2.IN1
A[1] => inst3.IN1
A[1] => inst6.IN1
A[1] => inst7.IN1
A[2] => inst8.IN0
A[2] => inst4.IN0
A[2] => inst5.IN0
A[2] => inst6.IN0
A[2] => inst7.IN0
Enable => inst.IN3
Enable => inst1.IN3
Enable => inst2.IN3
Enable => inst3.IN3
Enable => inst4.IN3
Enable => inst5.IN3
Enable => inst6.IN3
Enable => inst7.IN3


|project|registerfile8x16:inst2|registerfilecell:inst4
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|registerfilecell:inst5
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|registerfilecell:inst6
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|registerfilecell:inst7
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|registerfilecell:inst8
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|registerfilecell:inst9
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|registerfile8x16:inst2|registerfilecell:inst10
OutA[0] <= inst110.DB_MAX_OUTPUT_PORT_TYPE
OutA[1] <= inst109.DB_MAX_OUTPUT_PORT_TYPE
OutA[2] <= inst106.DB_MAX_OUTPUT_PORT_TYPE
OutA[3] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
OutA[4] <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OutA[5] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
OutA[6] <= inst39.DB_MAX_OUTPUT_PORT_TYPE
OutA[7] <= inst46.DB_MAX_OUTPUT_PORT_TYPE
OutA[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
OutA[9] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
OutA[10] <= inst67.DB_MAX_OUTPUT_PORT_TYPE
OutA[11] <= inst60.DB_MAX_OUTPUT_PORT_TYPE
OutA[12] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
OutA[13] <= inst88.DB_MAX_OUTPUT_PORT_TYPE
OutA[14] <= inst81.DB_MAX_OUTPUT_PORT_TYPE
OutA[15] <= inst102.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst103.CLK
Clk => inst52.CLK
Clk => inst45.CLK
Clk => inst38.CLK
Clk => inst31.CLK
Clk => inst24.CLK
Clk => inst17.CLK
Clk => inst105.CLK
Clk => inst104.CLK
Clk => inst73.CLK
Clk => inst66.CLK
Clk => inst59.CLK
Clk => inst94.CLK
Clk => inst87.CLK
Clk => inst80.CLK
Clk => inst1000.CLK
WriteSelect => inst.IN0
WriteSelect => inst2000.IN0
WriteSelect => inst49.IN0
WriteSelect => inst51.IN0
WriteSelect => inst42.IN0
WriteSelect => inst44.IN0
WriteSelect => inst35.IN0
WriteSelect => inst37.IN0
WriteSelect => inst28.IN0
WriteSelect => inst30.IN0
WriteSelect => inst21.IN0
WriteSelect => inst23.IN0
WriteSelect => inst14.IN0
WriteSelect => inst16.IN0
WriteSelect => inst115.IN0
WriteSelect => inst2.IN0
WriteSelect => inst113.IN0
WriteSelect => inst8.IN0
WriteSelect => inst70.IN0
WriteSelect => inst72.IN0
WriteSelect => inst63.IN0
WriteSelect => inst65.IN0
WriteSelect => inst56.IN0
WriteSelect => inst58.IN0
WriteSelect => inst91.IN0
WriteSelect => inst93.IN0
WriteSelect => inst84.IN0
WriteSelect => inst86.IN0
WriteSelect => inst77.IN0
WriteSelect => inst79.IN0
WriteSelect => inst98.IN0
WriteSelect => inst1001.IN0
Input[0] => inst.IN1
Input[1] => inst113.IN1
Input[2] => inst115.IN1
Input[3] => inst14.IN1
Input[4] => inst21.IN1
Input[5] => inst28.IN1
Input[6] => inst35.IN1
Input[7] => inst42.IN1
Input[8] => inst49.IN1
Input[9] => inst70.IN1
Input[10] => inst63.IN1
Input[11] => inst56.IN1
Input[12] => inst91.IN1
Input[13] => inst84.IN1
Input[14] => inst77.IN1
Input[15] => inst98.IN1
ReadSelectA => inst110.OE
ReadSelectA => inst53.OE
ReadSelectA => inst46.OE
ReadSelectA => inst39.OE
ReadSelectA => inst32.OE
ReadSelectA => inst25.OE
ReadSelectA => inst18.OE
ReadSelectA => inst106.OE
ReadSelectA => inst109.OE
ReadSelectA => inst74.OE
ReadSelectA => inst67.OE
ReadSelectA => inst60.OE
ReadSelectA => inst95.OE
ReadSelectA => inst88.OE
ReadSelectA => inst81.OE
ReadSelectA => inst102.OE
OutB[0] <= inst111.DB_MAX_OUTPUT_PORT_TYPE
OutB[1] <= inst108.DB_MAX_OUTPUT_PORT_TYPE
OutB[2] <= inst107.DB_MAX_OUTPUT_PORT_TYPE
OutB[3] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
OutB[4] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
OutB[5] <= inst33.DB_MAX_OUTPUT_PORT_TYPE
OutB[6] <= inst40.DB_MAX_OUTPUT_PORT_TYPE
OutB[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
OutB[8] <= inst54.DB_MAX_OUTPUT_PORT_TYPE
OutB[9] <= inst75.DB_MAX_OUTPUT_PORT_TYPE
OutB[10] <= inst68.DB_MAX_OUTPUT_PORT_TYPE
OutB[11] <= inst61.DB_MAX_OUTPUT_PORT_TYPE
OutB[12] <= inst96.DB_MAX_OUTPUT_PORT_TYPE
OutB[13] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
OutB[14] <= inst82.DB_MAX_OUTPUT_PORT_TYPE
OutB[15] <= inst1003.DB_MAX_OUTPUT_PORT_TYPE
ReadSelectB => inst111.OE
ReadSelectB => inst54.OE
ReadSelectB => inst47.OE
ReadSelectB => inst40.OE
ReadSelectB => inst33.OE
ReadSelectB => inst26.OE
ReadSelectB => inst19.OE
ReadSelectB => inst107.OE
ReadSelectB => inst108.OE
ReadSelectB => inst75.OE
ReadSelectB => inst68.OE
ReadSelectB => inst61.OE
ReadSelectB => inst96.OE
ReadSelectB => inst89.OE
ReadSelectB => inst82.OE
ReadSelectB => inst1003.OE


|project|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|BUSMUX:inst24|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|BUSMUX:inst9|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|project|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|project|BUSMUX:inst15|lpm_mux:$00000|mux_nmc:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|project|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|project|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_nmc:auto_generated.data[0]
data[0][1] => mux_nmc:auto_generated.data[1]
data[0][2] => mux_nmc:auto_generated.data[2]
data[1][0] => mux_nmc:auto_generated.data[3]
data[1][1] => mux_nmc:auto_generated.data[4]
data[1][2] => mux_nmc:auto_generated.data[5]
sel[0] => mux_nmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_nmc:auto_generated.result[0]
result[1] <= mux_nmc:auto_generated.result[1]
result[2] <= mux_nmc:auto_generated.result[2]


|project|BUSMUX:inst18|lpm_mux:$00000|mux_nmc:auto_generated
data[0] => result_node[0]~5.IN1
data[1] => result_node[1]~3.IN1
data[2] => result_node[2]~1.IN1
data[3] => result_node[0]~4.IN1
data[4] => result_node[1]~2.IN1
data[5] => result_node[2]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[1]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[0]~4.IN0
sel[0] => _~2.IN0


|project|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|BUSMUX:inst6|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|project|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[1][0] => mux_boc:auto_generated.data[16]
data[1][1] => mux_boc:auto_generated.data[17]
data[1][2] => mux_boc:auto_generated.data[18]
data[1][3] => mux_boc:auto_generated.data[19]
data[1][4] => mux_boc:auto_generated.data[20]
data[1][5] => mux_boc:auto_generated.data[21]
data[1][6] => mux_boc:auto_generated.data[22]
data[1][7] => mux_boc:auto_generated.data[23]
data[1][8] => mux_boc:auto_generated.data[24]
data[1][9] => mux_boc:auto_generated.data[25]
data[1][10] => mux_boc:auto_generated.data[26]
data[1][11] => mux_boc:auto_generated.data[27]
data[1][12] => mux_boc:auto_generated.data[28]
data[1][13] => mux_boc:auto_generated.data[29]
data[1][14] => mux_boc:auto_generated.data[30]
data[1][15] => mux_boc:auto_generated.data[31]
sel[0] => mux_boc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]


|project|BUSMUX:inst3|lpm_mux:$00000|mux_boc:auto_generated
data[0] => result_node[0]~31.IN1
data[1] => result_node[1]~29.IN1
data[2] => result_node[2]~27.IN1
data[3] => result_node[3]~25.IN1
data[4] => result_node[4]~23.IN1
data[5] => result_node[5]~21.IN1
data[6] => result_node[6]~19.IN1
data[7] => result_node[7]~17.IN1
data[8] => result_node[8]~15.IN1
data[9] => result_node[9]~13.IN1
data[10] => result_node[10]~11.IN1
data[11] => result_node[11]~9.IN1
data[12] => result_node[12]~7.IN1
data[13] => result_node[13]~5.IN1
data[14] => result_node[14]~3.IN1
data[15] => result_node[15]~1.IN1
data[16] => result_node[0]~30.IN1
data[17] => result_node[1]~28.IN1
data[18] => result_node[2]~26.IN1
data[19] => result_node[3]~24.IN1
data[20] => result_node[4]~22.IN1
data[21] => result_node[5]~20.IN1
data[22] => result_node[6]~18.IN1
data[23] => result_node[7]~16.IN1
data[24] => result_node[8]~14.IN1
data[25] => result_node[9]~12.IN1
data[26] => result_node[10]~10.IN1
data[27] => result_node[11]~8.IN1
data[28] => result_node[12]~6.IN1
data[29] => result_node[13]~4.IN1
data[30] => result_node[14]~2.IN1
data[31] => result_node[15]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[14]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[13]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[12]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[11]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[10]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[9]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[8]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[7]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[6]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[5]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[4]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[3]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[2]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[1]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[0]~30.IN0
sel[0] => _~15.IN0


|project|16bitto8bit:inst5
Output[0] <= Input[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Input[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Input[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Input[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Input[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Input[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Input[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Input[7].DB_MAX_OUTPUT_PORT_TYPE
Input[0] => Output[0].DATAIN
Input[1] => Output[1].DATAIN
Input[2] => Output[2].DATAIN
Input[3] => Output[3].DATAIN
Input[4] => Output[4].DATAIN
Input[5] => Output[5].DATAIN
Input[6] => Output[6].DATAIN
Input[7] => Output[7].DATAIN
Input[8] => ~NO_FANOUT~
Input[9] => ~NO_FANOUT~
Input[10] => ~NO_FANOUT~
Input[11] => ~NO_FANOUT~
Input[12] => ~NO_FANOUT~
Input[13] => ~NO_FANOUT~
Input[14] => ~NO_FANOUT~
Input[15] => ~NO_FANOUT~


|project|Dmem32X16:inst7
Output[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= O[8].DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= O[9].DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= O[10].DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= O[11].DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= O[12].DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= O[13].DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= O[14].DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= O[15].DB_MAX_OUTPUT_PORT_TYPE
MemRead => decoder5to32:inst34.EN
ADDRESS[0] => decoder5to32:inst34.A[0]
ADDRESS[0] => decoder5to32:inst35.A[0]
ADDRESS[1] => decoder5to32:inst34.A[1]
ADDRESS[1] => decoder5to32:inst35.A[1]
ADDRESS[2] => decoder5to32:inst34.A[2]
ADDRESS[2] => decoder5to32:inst35.A[2]
ADDRESS[3] => decoder5to32:inst34.A[3]
ADDRESS[3] => decoder5to32:inst35.A[3]
ADDRESS[4] => decoder5to32:inst34.A[4]
ADDRESS[4] => decoder5to32:inst35.A[4]
MemWrite => decoder5to32:inst35.EN
Clk => memorycell:inst.Clock
Clk => memorycell:inst3.Clock
Clk => memorycell:inst4.Clock
Clk => memorycell:inst5.Clock
Clk => memorycell:inst6.Clock
Clk => memorycell:inst7.Clock
Clk => memorycell:inst8.Clock
Clk => memorycell:inst9.Clock
Clk => memorycell:inst10.Clock
Clk => memorycell:inst11.Clock
Clk => memorycell:inst12.Clock
Clk => memorycell:inst13.Clock
Clk => memorycell:inst14.Clock
Clk => memorycell:inst15.Clock
Clk => memorycell:inst16.Clock
Clk => memorycell:inst17.Clock
Clk => memorycell:inst18.Clock
Clk => memorycell:inst19.Clock
Clk => memorycell:inst20.Clock
Clk => memorycell:inst21.Clock
Clk => memorycell:inst22.Clock
Clk => memorycell:inst23.Clock
Clk => memorycell:inst24.Clock
Clk => memorycell:inst25.Clock
Clk => memorycell:inst26.Clock
Clk => memorycell:inst27.Clock
Clk => memorycell:inst28.Clock
Clk => memorycell:inst29.Clock
Clk => memorycell:inst30.Clock
Clk => memorycell:inst31.Clock
Clk => memorycell:inst32.Clock
Clk => memorycell:inst33.Clock
Input[0] => memorycell:inst.Input[0]
Input[0] => memorycell:inst3.Input[0]
Input[0] => memorycell:inst4.Input[0]
Input[0] => memorycell:inst5.Input[0]
Input[0] => memorycell:inst6.Input[0]
Input[0] => memorycell:inst7.Input[0]
Input[0] => memorycell:inst8.Input[0]
Input[0] => memorycell:inst9.Input[0]
Input[0] => memorycell:inst10.Input[0]
Input[0] => memorycell:inst11.Input[0]
Input[0] => memorycell:inst12.Input[0]
Input[0] => memorycell:inst13.Input[0]
Input[0] => memorycell:inst14.Input[0]
Input[0] => memorycell:inst15.Input[0]
Input[0] => memorycell:inst16.Input[0]
Input[0] => memorycell:inst17.Input[0]
Input[0] => memorycell:inst18.Input[0]
Input[0] => memorycell:inst19.Input[0]
Input[0] => memorycell:inst20.Input[0]
Input[0] => memorycell:inst21.Input[0]
Input[0] => memorycell:inst22.Input[0]
Input[0] => memorycell:inst23.Input[0]
Input[0] => memorycell:inst24.Input[0]
Input[0] => memorycell:inst25.Input[0]
Input[0] => memorycell:inst26.Input[0]
Input[0] => memorycell:inst27.Input[0]
Input[0] => memorycell:inst28.Input[0]
Input[0] => memorycell:inst29.Input[0]
Input[0] => memorycell:inst30.Input[0]
Input[0] => memorycell:inst31.Input[0]
Input[0] => memorycell:inst32.Input[0]
Input[0] => memorycell:inst33.Input[0]
Input[1] => memorycell:inst.Input[1]
Input[1] => memorycell:inst3.Input[1]
Input[1] => memorycell:inst4.Input[1]
Input[1] => memorycell:inst5.Input[1]
Input[1] => memorycell:inst6.Input[1]
Input[1] => memorycell:inst7.Input[1]
Input[1] => memorycell:inst8.Input[1]
Input[1] => memorycell:inst9.Input[1]
Input[1] => memorycell:inst10.Input[1]
Input[1] => memorycell:inst11.Input[1]
Input[1] => memorycell:inst12.Input[1]
Input[1] => memorycell:inst13.Input[1]
Input[1] => memorycell:inst14.Input[1]
Input[1] => memorycell:inst15.Input[1]
Input[1] => memorycell:inst16.Input[1]
Input[1] => memorycell:inst17.Input[1]
Input[1] => memorycell:inst18.Input[1]
Input[1] => memorycell:inst19.Input[1]
Input[1] => memorycell:inst20.Input[1]
Input[1] => memorycell:inst21.Input[1]
Input[1] => memorycell:inst22.Input[1]
Input[1] => memorycell:inst23.Input[1]
Input[1] => memorycell:inst24.Input[1]
Input[1] => memorycell:inst25.Input[1]
Input[1] => memorycell:inst26.Input[1]
Input[1] => memorycell:inst27.Input[1]
Input[1] => memorycell:inst28.Input[1]
Input[1] => memorycell:inst29.Input[1]
Input[1] => memorycell:inst30.Input[1]
Input[1] => memorycell:inst31.Input[1]
Input[1] => memorycell:inst32.Input[1]
Input[1] => memorycell:inst33.Input[1]
Input[2] => memorycell:inst.Input[2]
Input[2] => memorycell:inst3.Input[2]
Input[2] => memorycell:inst4.Input[2]
Input[2] => memorycell:inst5.Input[2]
Input[2] => memorycell:inst6.Input[2]
Input[2] => memorycell:inst7.Input[2]
Input[2] => memorycell:inst8.Input[2]
Input[2] => memorycell:inst9.Input[2]
Input[2] => memorycell:inst10.Input[2]
Input[2] => memorycell:inst11.Input[2]
Input[2] => memorycell:inst12.Input[2]
Input[2] => memorycell:inst13.Input[2]
Input[2] => memorycell:inst14.Input[2]
Input[2] => memorycell:inst15.Input[2]
Input[2] => memorycell:inst16.Input[2]
Input[2] => memorycell:inst17.Input[2]
Input[2] => memorycell:inst18.Input[2]
Input[2] => memorycell:inst19.Input[2]
Input[2] => memorycell:inst20.Input[2]
Input[2] => memorycell:inst21.Input[2]
Input[2] => memorycell:inst22.Input[2]
Input[2] => memorycell:inst23.Input[2]
Input[2] => memorycell:inst24.Input[2]
Input[2] => memorycell:inst25.Input[2]
Input[2] => memorycell:inst26.Input[2]
Input[2] => memorycell:inst27.Input[2]
Input[2] => memorycell:inst28.Input[2]
Input[2] => memorycell:inst29.Input[2]
Input[2] => memorycell:inst30.Input[2]
Input[2] => memorycell:inst31.Input[2]
Input[2] => memorycell:inst32.Input[2]
Input[2] => memorycell:inst33.Input[2]
Input[3] => memorycell:inst.Input[3]
Input[3] => memorycell:inst3.Input[3]
Input[3] => memorycell:inst4.Input[3]
Input[3] => memorycell:inst5.Input[3]
Input[3] => memorycell:inst6.Input[3]
Input[3] => memorycell:inst7.Input[3]
Input[3] => memorycell:inst8.Input[3]
Input[3] => memorycell:inst9.Input[3]
Input[3] => memorycell:inst10.Input[3]
Input[3] => memorycell:inst11.Input[3]
Input[3] => memorycell:inst12.Input[3]
Input[3] => memorycell:inst13.Input[3]
Input[3] => memorycell:inst14.Input[3]
Input[3] => memorycell:inst15.Input[3]
Input[3] => memorycell:inst16.Input[3]
Input[3] => memorycell:inst17.Input[3]
Input[3] => memorycell:inst18.Input[3]
Input[3] => memorycell:inst19.Input[3]
Input[3] => memorycell:inst20.Input[3]
Input[3] => memorycell:inst21.Input[3]
Input[3] => memorycell:inst22.Input[3]
Input[3] => memorycell:inst23.Input[3]
Input[3] => memorycell:inst24.Input[3]
Input[3] => memorycell:inst25.Input[3]
Input[3] => memorycell:inst26.Input[3]
Input[3] => memorycell:inst27.Input[3]
Input[3] => memorycell:inst28.Input[3]
Input[3] => memorycell:inst29.Input[3]
Input[3] => memorycell:inst30.Input[3]
Input[3] => memorycell:inst31.Input[3]
Input[3] => memorycell:inst32.Input[3]
Input[3] => memorycell:inst33.Input[3]
Input[4] => memorycell:inst.Input[4]
Input[4] => memorycell:inst3.Input[4]
Input[4] => memorycell:inst4.Input[4]
Input[4] => memorycell:inst5.Input[4]
Input[4] => memorycell:inst6.Input[4]
Input[4] => memorycell:inst7.Input[4]
Input[4] => memorycell:inst8.Input[4]
Input[4] => memorycell:inst9.Input[4]
Input[4] => memorycell:inst10.Input[4]
Input[4] => memorycell:inst11.Input[4]
Input[4] => memorycell:inst12.Input[4]
Input[4] => memorycell:inst13.Input[4]
Input[4] => memorycell:inst14.Input[4]
Input[4] => memorycell:inst15.Input[4]
Input[4] => memorycell:inst16.Input[4]
Input[4] => memorycell:inst17.Input[4]
Input[4] => memorycell:inst18.Input[4]
Input[4] => memorycell:inst19.Input[4]
Input[4] => memorycell:inst20.Input[4]
Input[4] => memorycell:inst21.Input[4]
Input[4] => memorycell:inst22.Input[4]
Input[4] => memorycell:inst23.Input[4]
Input[4] => memorycell:inst24.Input[4]
Input[4] => memorycell:inst25.Input[4]
Input[4] => memorycell:inst26.Input[4]
Input[4] => memorycell:inst27.Input[4]
Input[4] => memorycell:inst28.Input[4]
Input[4] => memorycell:inst29.Input[4]
Input[4] => memorycell:inst30.Input[4]
Input[4] => memorycell:inst31.Input[4]
Input[4] => memorycell:inst32.Input[4]
Input[4] => memorycell:inst33.Input[4]
Input[5] => memorycell:inst.Input[5]
Input[5] => memorycell:inst3.Input[5]
Input[5] => memorycell:inst4.Input[5]
Input[5] => memorycell:inst5.Input[5]
Input[5] => memorycell:inst6.Input[5]
Input[5] => memorycell:inst7.Input[5]
Input[5] => memorycell:inst8.Input[5]
Input[5] => memorycell:inst9.Input[5]
Input[5] => memorycell:inst10.Input[5]
Input[5] => memorycell:inst11.Input[5]
Input[5] => memorycell:inst12.Input[5]
Input[5] => memorycell:inst13.Input[5]
Input[5] => memorycell:inst14.Input[5]
Input[5] => memorycell:inst15.Input[5]
Input[5] => memorycell:inst16.Input[5]
Input[5] => memorycell:inst17.Input[5]
Input[5] => memorycell:inst18.Input[5]
Input[5] => memorycell:inst19.Input[5]
Input[5] => memorycell:inst20.Input[5]
Input[5] => memorycell:inst21.Input[5]
Input[5] => memorycell:inst22.Input[5]
Input[5] => memorycell:inst23.Input[5]
Input[5] => memorycell:inst24.Input[5]
Input[5] => memorycell:inst25.Input[5]
Input[5] => memorycell:inst26.Input[5]
Input[5] => memorycell:inst27.Input[5]
Input[5] => memorycell:inst28.Input[5]
Input[5] => memorycell:inst29.Input[5]
Input[5] => memorycell:inst30.Input[5]
Input[5] => memorycell:inst31.Input[5]
Input[5] => memorycell:inst32.Input[5]
Input[5] => memorycell:inst33.Input[5]
Input[6] => memorycell:inst.Input[6]
Input[6] => memorycell:inst3.Input[6]
Input[6] => memorycell:inst4.Input[6]
Input[6] => memorycell:inst5.Input[6]
Input[6] => memorycell:inst6.Input[6]
Input[6] => memorycell:inst7.Input[6]
Input[6] => memorycell:inst8.Input[6]
Input[6] => memorycell:inst9.Input[6]
Input[6] => memorycell:inst10.Input[6]
Input[6] => memorycell:inst11.Input[6]
Input[6] => memorycell:inst12.Input[6]
Input[6] => memorycell:inst13.Input[6]
Input[6] => memorycell:inst14.Input[6]
Input[6] => memorycell:inst15.Input[6]
Input[6] => memorycell:inst16.Input[6]
Input[6] => memorycell:inst17.Input[6]
Input[6] => memorycell:inst18.Input[6]
Input[6] => memorycell:inst19.Input[6]
Input[6] => memorycell:inst20.Input[6]
Input[6] => memorycell:inst21.Input[6]
Input[6] => memorycell:inst22.Input[6]
Input[6] => memorycell:inst23.Input[6]
Input[6] => memorycell:inst24.Input[6]
Input[6] => memorycell:inst25.Input[6]
Input[6] => memorycell:inst26.Input[6]
Input[6] => memorycell:inst27.Input[6]
Input[6] => memorycell:inst28.Input[6]
Input[6] => memorycell:inst29.Input[6]
Input[6] => memorycell:inst30.Input[6]
Input[6] => memorycell:inst31.Input[6]
Input[6] => memorycell:inst32.Input[6]
Input[6] => memorycell:inst33.Input[6]
Input[7] => memorycell:inst.Input[7]
Input[7] => memorycell:inst3.Input[7]
Input[7] => memorycell:inst4.Input[7]
Input[7] => memorycell:inst5.Input[7]
Input[7] => memorycell:inst6.Input[7]
Input[7] => memorycell:inst7.Input[7]
Input[7] => memorycell:inst8.Input[7]
Input[7] => memorycell:inst9.Input[7]
Input[7] => memorycell:inst10.Input[7]
Input[7] => memorycell:inst11.Input[7]
Input[7] => memorycell:inst12.Input[7]
Input[7] => memorycell:inst13.Input[7]
Input[7] => memorycell:inst14.Input[7]
Input[7] => memorycell:inst15.Input[7]
Input[7] => memorycell:inst16.Input[7]
Input[7] => memorycell:inst17.Input[7]
Input[7] => memorycell:inst18.Input[7]
Input[7] => memorycell:inst19.Input[7]
Input[7] => memorycell:inst20.Input[7]
Input[7] => memorycell:inst21.Input[7]
Input[7] => memorycell:inst22.Input[7]
Input[7] => memorycell:inst23.Input[7]
Input[7] => memorycell:inst24.Input[7]
Input[7] => memorycell:inst25.Input[7]
Input[7] => memorycell:inst26.Input[7]
Input[7] => memorycell:inst27.Input[7]
Input[7] => memorycell:inst28.Input[7]
Input[7] => memorycell:inst29.Input[7]
Input[7] => memorycell:inst30.Input[7]
Input[7] => memorycell:inst31.Input[7]
Input[7] => memorycell:inst32.Input[7]
Input[7] => memorycell:inst33.Input[7]
Input[8] => memorycell:inst.Input[8]
Input[8] => memorycell:inst3.Input[8]
Input[8] => memorycell:inst4.Input[8]
Input[8] => memorycell:inst5.Input[8]
Input[8] => memorycell:inst6.Input[8]
Input[8] => memorycell:inst7.Input[8]
Input[8] => memorycell:inst8.Input[8]
Input[8] => memorycell:inst9.Input[8]
Input[8] => memorycell:inst10.Input[8]
Input[8] => memorycell:inst11.Input[8]
Input[8] => memorycell:inst12.Input[8]
Input[8] => memorycell:inst13.Input[8]
Input[8] => memorycell:inst14.Input[8]
Input[8] => memorycell:inst15.Input[8]
Input[8] => memorycell:inst16.Input[8]
Input[8] => memorycell:inst17.Input[8]
Input[8] => memorycell:inst18.Input[8]
Input[8] => memorycell:inst19.Input[8]
Input[8] => memorycell:inst20.Input[8]
Input[8] => memorycell:inst21.Input[8]
Input[8] => memorycell:inst22.Input[8]
Input[8] => memorycell:inst23.Input[8]
Input[8] => memorycell:inst24.Input[8]
Input[8] => memorycell:inst25.Input[8]
Input[8] => memorycell:inst26.Input[8]
Input[8] => memorycell:inst27.Input[8]
Input[8] => memorycell:inst28.Input[8]
Input[8] => memorycell:inst29.Input[8]
Input[8] => memorycell:inst30.Input[8]
Input[8] => memorycell:inst31.Input[8]
Input[8] => memorycell:inst32.Input[8]
Input[8] => memorycell:inst33.Input[8]
Input[9] => memorycell:inst.Input[9]
Input[9] => memorycell:inst3.Input[9]
Input[9] => memorycell:inst4.Input[9]
Input[9] => memorycell:inst5.Input[9]
Input[9] => memorycell:inst6.Input[9]
Input[9] => memorycell:inst7.Input[9]
Input[9] => memorycell:inst8.Input[9]
Input[9] => memorycell:inst9.Input[9]
Input[9] => memorycell:inst10.Input[9]
Input[9] => memorycell:inst11.Input[9]
Input[9] => memorycell:inst12.Input[9]
Input[9] => memorycell:inst13.Input[9]
Input[9] => memorycell:inst14.Input[9]
Input[9] => memorycell:inst15.Input[9]
Input[9] => memorycell:inst16.Input[9]
Input[9] => memorycell:inst17.Input[9]
Input[9] => memorycell:inst18.Input[9]
Input[9] => memorycell:inst19.Input[9]
Input[9] => memorycell:inst20.Input[9]
Input[9] => memorycell:inst21.Input[9]
Input[9] => memorycell:inst22.Input[9]
Input[9] => memorycell:inst23.Input[9]
Input[9] => memorycell:inst24.Input[9]
Input[9] => memorycell:inst25.Input[9]
Input[9] => memorycell:inst26.Input[9]
Input[9] => memorycell:inst27.Input[9]
Input[9] => memorycell:inst28.Input[9]
Input[9] => memorycell:inst29.Input[9]
Input[9] => memorycell:inst30.Input[9]
Input[9] => memorycell:inst31.Input[9]
Input[9] => memorycell:inst32.Input[9]
Input[9] => memorycell:inst33.Input[9]
Input[10] => memorycell:inst.Input[10]
Input[10] => memorycell:inst3.Input[10]
Input[10] => memorycell:inst4.Input[10]
Input[10] => memorycell:inst5.Input[10]
Input[10] => memorycell:inst6.Input[10]
Input[10] => memorycell:inst7.Input[10]
Input[10] => memorycell:inst8.Input[10]
Input[10] => memorycell:inst9.Input[10]
Input[10] => memorycell:inst10.Input[10]
Input[10] => memorycell:inst11.Input[10]
Input[10] => memorycell:inst12.Input[10]
Input[10] => memorycell:inst13.Input[10]
Input[10] => memorycell:inst14.Input[10]
Input[10] => memorycell:inst15.Input[10]
Input[10] => memorycell:inst16.Input[10]
Input[10] => memorycell:inst17.Input[10]
Input[10] => memorycell:inst18.Input[10]
Input[10] => memorycell:inst19.Input[10]
Input[10] => memorycell:inst20.Input[10]
Input[10] => memorycell:inst21.Input[10]
Input[10] => memorycell:inst22.Input[10]
Input[10] => memorycell:inst23.Input[10]
Input[10] => memorycell:inst24.Input[10]
Input[10] => memorycell:inst25.Input[10]
Input[10] => memorycell:inst26.Input[10]
Input[10] => memorycell:inst27.Input[10]
Input[10] => memorycell:inst28.Input[10]
Input[10] => memorycell:inst29.Input[10]
Input[10] => memorycell:inst30.Input[10]
Input[10] => memorycell:inst31.Input[10]
Input[10] => memorycell:inst32.Input[10]
Input[10] => memorycell:inst33.Input[10]
Input[11] => memorycell:inst.Input[11]
Input[11] => memorycell:inst3.Input[11]
Input[11] => memorycell:inst4.Input[11]
Input[11] => memorycell:inst5.Input[11]
Input[11] => memorycell:inst6.Input[11]
Input[11] => memorycell:inst7.Input[11]
Input[11] => memorycell:inst8.Input[11]
Input[11] => memorycell:inst9.Input[11]
Input[11] => memorycell:inst10.Input[11]
Input[11] => memorycell:inst11.Input[11]
Input[11] => memorycell:inst12.Input[11]
Input[11] => memorycell:inst13.Input[11]
Input[11] => memorycell:inst14.Input[11]
Input[11] => memorycell:inst15.Input[11]
Input[11] => memorycell:inst16.Input[11]
Input[11] => memorycell:inst17.Input[11]
Input[11] => memorycell:inst18.Input[11]
Input[11] => memorycell:inst19.Input[11]
Input[11] => memorycell:inst20.Input[11]
Input[11] => memorycell:inst21.Input[11]
Input[11] => memorycell:inst22.Input[11]
Input[11] => memorycell:inst23.Input[11]
Input[11] => memorycell:inst24.Input[11]
Input[11] => memorycell:inst25.Input[11]
Input[11] => memorycell:inst26.Input[11]
Input[11] => memorycell:inst27.Input[11]
Input[11] => memorycell:inst28.Input[11]
Input[11] => memorycell:inst29.Input[11]
Input[11] => memorycell:inst30.Input[11]
Input[11] => memorycell:inst31.Input[11]
Input[11] => memorycell:inst32.Input[11]
Input[11] => memorycell:inst33.Input[11]
Input[12] => memorycell:inst.Input[12]
Input[12] => memorycell:inst3.Input[12]
Input[12] => memorycell:inst4.Input[12]
Input[12] => memorycell:inst5.Input[12]
Input[12] => memorycell:inst6.Input[12]
Input[12] => memorycell:inst7.Input[12]
Input[12] => memorycell:inst8.Input[12]
Input[12] => memorycell:inst9.Input[12]
Input[12] => memorycell:inst10.Input[12]
Input[12] => memorycell:inst11.Input[12]
Input[12] => memorycell:inst12.Input[12]
Input[12] => memorycell:inst13.Input[12]
Input[12] => memorycell:inst14.Input[12]
Input[12] => memorycell:inst15.Input[12]
Input[12] => memorycell:inst16.Input[12]
Input[12] => memorycell:inst17.Input[12]
Input[12] => memorycell:inst18.Input[12]
Input[12] => memorycell:inst19.Input[12]
Input[12] => memorycell:inst20.Input[12]
Input[12] => memorycell:inst21.Input[12]
Input[12] => memorycell:inst22.Input[12]
Input[12] => memorycell:inst23.Input[12]
Input[12] => memorycell:inst24.Input[12]
Input[12] => memorycell:inst25.Input[12]
Input[12] => memorycell:inst26.Input[12]
Input[12] => memorycell:inst27.Input[12]
Input[12] => memorycell:inst28.Input[12]
Input[12] => memorycell:inst29.Input[12]
Input[12] => memorycell:inst30.Input[12]
Input[12] => memorycell:inst31.Input[12]
Input[12] => memorycell:inst32.Input[12]
Input[12] => memorycell:inst33.Input[12]
Input[13] => memorycell:inst.Input[13]
Input[13] => memorycell:inst3.Input[13]
Input[13] => memorycell:inst4.Input[13]
Input[13] => memorycell:inst5.Input[13]
Input[13] => memorycell:inst6.Input[13]
Input[13] => memorycell:inst7.Input[13]
Input[13] => memorycell:inst8.Input[13]
Input[13] => memorycell:inst9.Input[13]
Input[13] => memorycell:inst10.Input[13]
Input[13] => memorycell:inst11.Input[13]
Input[13] => memorycell:inst12.Input[13]
Input[13] => memorycell:inst13.Input[13]
Input[13] => memorycell:inst14.Input[13]
Input[13] => memorycell:inst15.Input[13]
Input[13] => memorycell:inst16.Input[13]
Input[13] => memorycell:inst17.Input[13]
Input[13] => memorycell:inst18.Input[13]
Input[13] => memorycell:inst19.Input[13]
Input[13] => memorycell:inst20.Input[13]
Input[13] => memorycell:inst21.Input[13]
Input[13] => memorycell:inst22.Input[13]
Input[13] => memorycell:inst23.Input[13]
Input[13] => memorycell:inst24.Input[13]
Input[13] => memorycell:inst25.Input[13]
Input[13] => memorycell:inst26.Input[13]
Input[13] => memorycell:inst27.Input[13]
Input[13] => memorycell:inst28.Input[13]
Input[13] => memorycell:inst29.Input[13]
Input[13] => memorycell:inst30.Input[13]
Input[13] => memorycell:inst31.Input[13]
Input[13] => memorycell:inst32.Input[13]
Input[13] => memorycell:inst33.Input[13]
Input[14] => memorycell:inst.Input[14]
Input[14] => memorycell:inst3.Input[14]
Input[14] => memorycell:inst4.Input[14]
Input[14] => memorycell:inst5.Input[14]
Input[14] => memorycell:inst6.Input[14]
Input[14] => memorycell:inst7.Input[14]
Input[14] => memorycell:inst8.Input[14]
Input[14] => memorycell:inst9.Input[14]
Input[14] => memorycell:inst10.Input[14]
Input[14] => memorycell:inst11.Input[14]
Input[14] => memorycell:inst12.Input[14]
Input[14] => memorycell:inst13.Input[14]
Input[14] => memorycell:inst14.Input[14]
Input[14] => memorycell:inst15.Input[14]
Input[14] => memorycell:inst16.Input[14]
Input[14] => memorycell:inst17.Input[14]
Input[14] => memorycell:inst18.Input[14]
Input[14] => memorycell:inst19.Input[14]
Input[14] => memorycell:inst20.Input[14]
Input[14] => memorycell:inst21.Input[14]
Input[14] => memorycell:inst22.Input[14]
Input[14] => memorycell:inst23.Input[14]
Input[14] => memorycell:inst24.Input[14]
Input[14] => memorycell:inst25.Input[14]
Input[14] => memorycell:inst26.Input[14]
Input[14] => memorycell:inst27.Input[14]
Input[14] => memorycell:inst28.Input[14]
Input[14] => memorycell:inst29.Input[14]
Input[14] => memorycell:inst30.Input[14]
Input[14] => memorycell:inst31.Input[14]
Input[14] => memorycell:inst32.Input[14]
Input[14] => memorycell:inst33.Input[14]
Input[15] => memorycell:inst.Input[15]
Input[15] => memorycell:inst3.Input[15]
Input[15] => memorycell:inst4.Input[15]
Input[15] => memorycell:inst5.Input[15]
Input[15] => memorycell:inst6.Input[15]
Input[15] => memorycell:inst7.Input[15]
Input[15] => memorycell:inst8.Input[15]
Input[15] => memorycell:inst9.Input[15]
Input[15] => memorycell:inst10.Input[15]
Input[15] => memorycell:inst11.Input[15]
Input[15] => memorycell:inst12.Input[15]
Input[15] => memorycell:inst13.Input[15]
Input[15] => memorycell:inst14.Input[15]
Input[15] => memorycell:inst15.Input[15]
Input[15] => memorycell:inst16.Input[15]
Input[15] => memorycell:inst17.Input[15]
Input[15] => memorycell:inst18.Input[15]
Input[15] => memorycell:inst19.Input[15]
Input[15] => memorycell:inst20.Input[15]
Input[15] => memorycell:inst21.Input[15]
Input[15] => memorycell:inst22.Input[15]
Input[15] => memorycell:inst23.Input[15]
Input[15] => memorycell:inst24.Input[15]
Input[15] => memorycell:inst25.Input[15]
Input[15] => memorycell:inst26.Input[15]
Input[15] => memorycell:inst27.Input[15]
Input[15] => memorycell:inst28.Input[15]
Input[15] => memorycell:inst29.Input[15]
Input[15] => memorycell:inst30.Input[15]
Input[15] => memorycell:inst31.Input[15]
Input[15] => memorycell:inst32.Input[15]
Input[15] => memorycell:inst33.Input[15]


|project|Dmem32X16:inst7|memorycell:inst
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|decoder5to32:inst34
Y[0] <= DECODER38:inst1.Y0
Y[1] <= DECODER38:inst1.Y1
Y[2] <= DECODER38:inst1.Y2
Y[3] <= DECODER38:inst1.Y3
Y[4] <= DECODER38:inst1.Y4
Y[5] <= DECODER38:inst1.Y5
Y[6] <= DECODER38:inst1.Y6
Y[7] <= DECODER38:inst1.Y7
Y[8] <= DECODER38:inst2.Y0
Y[9] <= DECODER38:inst2.Y1
Y[10] <= DECODER38:inst2.Y2
Y[11] <= DECODER38:inst2.Y3
Y[12] <= DECODER38:inst2.Y4
Y[13] <= DECODER38:inst2.Y5
Y[14] <= DECODER38:inst2.Y6
Y[15] <= DECODER38:inst2.Y7
Y[16] <= DECODER38:inst3.Y0
Y[17] <= DECODER38:inst3.Y1
Y[18] <= DECODER38:inst3.Y2
Y[19] <= DECODER38:inst3.Y3
Y[20] <= DECODER38:inst3.Y4
Y[21] <= DECODER38:inst3.Y5
Y[22] <= DECODER38:inst3.Y6
Y[23] <= DECODER38:inst3.Y7
Y[24] <= DECODER38:inst4.Y0
Y[25] <= DECODER38:inst4.Y1
Y[26] <= DECODER38:inst4.Y2
Y[27] <= DECODER38:inst4.Y3
Y[28] <= DECODER38:inst4.Y4
Y[29] <= DECODER38:inst4.Y5
Y[30] <= DECODER38:inst4.Y6
Y[31] <= DECODER38:inst4.Y7
A[0] => DECODER38:inst3.A0
A[0] => DECODER38:inst2.A0
A[0] => DECODER38:inst1.A0
A[0] => DECODER38:inst4.A0
A[1] => DECODER38:inst3.A1
A[1] => DECODER38:inst2.A1
A[1] => DECODER38:inst1.A1
A[1] => DECODER38:inst4.A1
A[2] => DECODER38:inst3.A2
A[2] => DECODER38:inst2.A2
A[2] => DECODER38:inst1.A2
A[2] => DECODER38:inst4.A2
A[3] => decoder2to4:inst.A0
A[4] => decoder2to4:inst.A1
EN => decoder2to4:inst.EN


|project|Dmem32X16:inst7|decoder5to32:inst34|DECODER38:inst3
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst34|decoder2to4:inst
Y0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst3.IN0
A0 => inst1.IN0
A0 => inst5.IN0
A1 => inst4.IN0
A1 => inst2.IN1
A1 => inst5.IN1
EN => inst.IN2
EN => inst1.IN2
EN => inst2.IN2
EN => inst5.IN2
Y1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst34|DECODER38:inst2
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst34|DECODER38:inst1
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst34|DECODER38:inst4
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst35
Y[0] <= DECODER38:inst1.Y0
Y[1] <= DECODER38:inst1.Y1
Y[2] <= DECODER38:inst1.Y2
Y[3] <= DECODER38:inst1.Y3
Y[4] <= DECODER38:inst1.Y4
Y[5] <= DECODER38:inst1.Y5
Y[6] <= DECODER38:inst1.Y6
Y[7] <= DECODER38:inst1.Y7
Y[8] <= DECODER38:inst2.Y0
Y[9] <= DECODER38:inst2.Y1
Y[10] <= DECODER38:inst2.Y2
Y[11] <= DECODER38:inst2.Y3
Y[12] <= DECODER38:inst2.Y4
Y[13] <= DECODER38:inst2.Y5
Y[14] <= DECODER38:inst2.Y6
Y[15] <= DECODER38:inst2.Y7
Y[16] <= DECODER38:inst3.Y0
Y[17] <= DECODER38:inst3.Y1
Y[18] <= DECODER38:inst3.Y2
Y[19] <= DECODER38:inst3.Y3
Y[20] <= DECODER38:inst3.Y4
Y[21] <= DECODER38:inst3.Y5
Y[22] <= DECODER38:inst3.Y6
Y[23] <= DECODER38:inst3.Y7
Y[24] <= DECODER38:inst4.Y0
Y[25] <= DECODER38:inst4.Y1
Y[26] <= DECODER38:inst4.Y2
Y[27] <= DECODER38:inst4.Y3
Y[28] <= DECODER38:inst4.Y4
Y[29] <= DECODER38:inst4.Y5
Y[30] <= DECODER38:inst4.Y6
Y[31] <= DECODER38:inst4.Y7
A[0] => DECODER38:inst3.A0
A[0] => DECODER38:inst2.A0
A[0] => DECODER38:inst1.A0
A[0] => DECODER38:inst4.A0
A[1] => DECODER38:inst3.A1
A[1] => DECODER38:inst2.A1
A[1] => DECODER38:inst1.A1
A[1] => DECODER38:inst4.A1
A[2] => DECODER38:inst3.A2
A[2] => DECODER38:inst2.A2
A[2] => DECODER38:inst1.A2
A[2] => DECODER38:inst4.A2
A[3] => decoder2to4:inst.A0
A[4] => decoder2to4:inst.A1
EN => decoder2to4:inst.EN


|project|Dmem32X16:inst7|decoder5to32:inst35|DECODER38:inst3
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst35|decoder2to4:inst
Y0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
A0 => inst3.IN0
A0 => inst1.IN0
A0 => inst5.IN0
A1 => inst4.IN0
A1 => inst2.IN1
A1 => inst5.IN1
EN => inst.IN2
EN => inst1.IN2
EN => inst2.IN2
EN => inst5.IN2
Y1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst35|DECODER38:inst2
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst35|DECODER38:inst1
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|decoder5to32:inst35|DECODER38:inst4
Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
E => inst3.IN0
E => inst4.IN0
E => inst5.IN0
E => inst6.IN0
E => inst7.IN0
E => inst8.IN0
E => inst9.IN0
E => inst10.IN0
A2 => inst.IN0
A2 => inst7.IN1
A2 => inst8.IN1
A2 => inst9.IN1
A2 => inst10.IN1
A1 => inst1.IN0
A1 => inst5.IN2
A1 => inst6.IN2
A1 => inst9.IN2
A1 => inst10.IN2
A0 => inst2.IN0
A0 => inst4.IN3
A0 => inst6.IN3
A0 => inst8.IN3
A0 => inst10.IN3
Y1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= inst10.DB_MAX_OUTPUT_PORT_TYPE


|project|Dmem32X16:inst7|memorycell:inst3
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst4
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst5
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst6
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst7
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst8
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst9
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst10
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst11
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst12
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst13
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst14
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst15
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst16
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst17
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst18
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst19
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst20
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst21
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst22
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst23
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst24
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst25
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst26
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst27
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst28
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst29
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst30
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst31
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst32
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


|project|Dmem32X16:inst7|memorycell:inst33
Output[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= inst35.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= inst41.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= inst47.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= inst53.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= inst65.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= inst59.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= inst89.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= inst77.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= inst95.DB_MAX_OUTPUT_PORT_TYPE
Clock => inst3.CLK
Clock => inst51.CLK
Clock => inst45.CLK
Clock => inst39.CLK
Clock => inst33.CLK
Clock => inst27.CLK
Clock => inst21.CLK
Clock => inst15.CLK
Clock => inst9.CLK
Clock => inst69.CLK
Clock => inst63.CLK
Clock => inst57.CLK
Clock => inst87.CLK
Clock => inst81.CLK
Clock => inst75.CLK
Clock => inst93.CLK
Input[0] => inst.IN0
Input[1] => inst6.IN0
Input[2] => inst13.IN0
Input[3] => inst18.IN0
Input[4] => inst24.IN0
Input[5] => inst30.IN0
Input[6] => inst36.IN0
Input[7] => inst42.IN0
Input[8] => inst48.IN0
Input[9] => inst66.IN0
Input[10] => inst60.IN0
Input[11] => inst54.IN0
Input[12] => inst84.IN0
Input[13] => inst78.IN0
Input[14] => inst72.IN0
Input[15] => inst90.IN0
Mem_Write => inst.IN1
Mem_Write => inst2.IN0
Mem_Write => inst48.IN1
Mem_Write => inst50.IN0
Mem_Write => inst42.IN1
Mem_Write => inst44.IN0
Mem_Write => inst36.IN1
Mem_Write => inst38.IN0
Mem_Write => inst30.IN1
Mem_Write => inst32.IN0
Mem_Write => inst24.IN1
Mem_Write => inst26.IN0
Mem_Write => inst18.IN1
Mem_Write => inst20.IN0
Mem_Write => inst13.IN1
Mem_Write => inst14.IN0
Mem_Write => inst6.IN1
Mem_Write => inst8.IN0
Mem_Write => inst66.IN1
Mem_Write => inst68.IN0
Mem_Write => inst60.IN1
Mem_Write => inst62.IN0
Mem_Write => inst54.IN1
Mem_Write => inst56.IN0
Mem_Write => inst84.IN1
Mem_Write => inst86.IN0
Mem_Write => inst78.IN1
Mem_Write => inst80.IN0
Mem_Write => inst72.IN1
Mem_Write => inst74.IN0
Mem_Write => inst90.IN1
Mem_Write => inst92.IN0
Mem_Read => inst4.OE
Mem_Read => inst53.OE
Mem_Read => inst47.OE
Mem_Read => inst41.OE
Mem_Read => inst35.OE
Mem_Read => inst29.OE
Mem_Read => inst23.OE
Mem_Read => inst17.OE
Mem_Read => inst11.OE
Mem_Read => inst71.OE
Mem_Read => inst65.OE
Mem_Read => inst59.OE
Mem_Read => inst89.OE
Mem_Read => inst83.OE
Mem_Read => inst77.OE
Mem_Read => inst95.OE


