Analysis & Synthesis report for Project
Thu Nov 29 20:43:56 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 29 20:43:56 2018           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; Project                                     ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top_level          ; Project            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 29 20:43:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-tl File: C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd Line: 16
    Info (12023): Found entity 1: top_level File: C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file genmux.vhd
    Info (12022): Found design unit 1: genmux-syn File: C:/intelFPGA_lite/18.0/4712/Project/genmux.vhd Line: 14
    Info (12023): Found entity 1: genmux File: C:/intelFPGA_lite/18.0/4712/Project/genmux.vhd Line: 4
Warning (10639): VHDL warning at alu_ns_tb.vhd(87): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd Line: 87
Warning (10639): VHDL warning at alu_ns_tb.vhd(101): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd Line: 101
Warning (10639): VHDL warning at alu_ns_tb.vhd(103): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd Line: 103
Info (12021): Found 2 design units, including 1 entities, in source file alu_ns_tb.vhd
    Info (12022): Found design unit 1: alu_ns_tb-TB File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd Line: 9
    Info (12023): Found entity 1: alu_ns_tb File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu_ns.vhd
    Info (12022): Found design unit 1: alu_ns-logic File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd Line: 22
    Info (12023): Found entity 1: alu_ns File: C:/intelFPGA_lite/18.0/4712/Project/alu_ns.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file larams.vhd
    Info (12022): Found design unit 1: larams-SYN File: C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd Line: 54
    Info (12023): Found entity 1: LARams File: C:/intelFPGA_lite/18.0/4712/Project/LARams.vhd Line: 42
Warning (12019): Can't analyze file -- file LARams_tb.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-sync_read File: C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd Line: 25
    Info (12023): Found entity 1: registerfile File: C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-logic File: C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd Line: 18
    Info (12023): Found entity 1: Memory File: C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bus_latch.vhd
    Info (12022): Found design unit 1: bus_latch-flip File: C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd Line: 18
    Info (12023): Found entity 1: bus_latch File: C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd Line: 4
Warning (10639): VHDL warning at Memory_tb.vhd(61): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd Line: 61
Warning (10639): VHDL warning at Memory_tb.vhd(66): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd Line: 66
Warning (10639): VHDL warning at Memory_tb.vhd(93): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd Line: 93
Warning (10639): VHDL warning at Memory_tb.vhd(102): constant value overflow File: C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd Line: 102
Info (12021): Found 2 design units, including 1 entities, in source file memory_tb.vhd
    Info (12022): Found design unit 1: Memory_tb-TB File: C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd Line: 9
    Info (12023): Found entity 1: Memory_tb File: C:/intelFPGA_lite/18.0/4712/Project/Memory_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file genmux4.vhd
    Info (12022): Found design unit 1: genmux4-syn File: C:/intelFPGA_lite/18.0/4712/Project/genmux4.vhd Line: 13
    Info (12023): Found entity 1: genmux4 File: C:/intelFPGA_lite/18.0/4712/Project/genmux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-flip File: C:/intelFPGA_lite/18.0/4712/Project/reg.vhd Line: 20
    Info (12023): Found entity 1: reg File: C:/intelFPGA_lite/18.0/4712/Project/reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-logic File: C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd Line: 17
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: signextend-flip File: C:/intelFPGA_lite/18.0/4712/Project/signextend.vhd Line: 11
    Info (12023): Found entity 1: signextend File: C:/intelFPGA_lite/18.0/4712/Project/signextend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alucontroller.vhd
    Info (12022): Found design unit 1: ALUcontroller-flip File: C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd Line: 14
    Info (12023): Found entity 1: ALUcontroller File: C:/intelFPGA_lite/18.0/4712/Project/ALUcontroller.vhd Line: 5
Error (10500): VHDL syntax error at ctrler.vhd(129) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/intelFPGA_lite/18.0/4712/Project/ctrler.vhd Line: 129
Info (12021): Found 0 design units, including 0 entities, in source file ctrler.vhd
Info (12021): Found 2 design units, including 1 entities, in source file top_level_tb.vhd
    Info (12022): Found design unit 1: top_level_tb-TB File: C:/intelFPGA_lite/18.0/4712/Project/top_level_tb.vhd Line: 8
    Info (12023): Found entity 1: top_level_tb File: C:/intelFPGA_lite/18.0/4712/Project/top_level_tb.vhd Line: 5
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings
    Error: Peak virtual memory: 4804 megabytes
    Error: Processing ended: Thu Nov 29 20:43:56 2018
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:28


