$date
	Sat Dec 13 21:48:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder_sub_4bit $end
$var wire 4 ! S [3:0] $end
$var wire 1 " Co $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Ci $end
$scope module DUT $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Ci $end
$var reg 1 " Co $end
$var reg 4 ( S [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 (
b1001 '
b110 &
0%
b1001 $
b110 #
0"
b1111 !
$end
#10
1"
b1 !
b1 (
b1011 $
b1011 '
#20
0"
b1001 !
b1001 (
b1001 $
b1001 '
b0 #
b0 &
#30
b0 !
b0 (
b0 $
b0 '
#40
1"
b101 !
b101 (
b1111 $
b1111 '
b110 #
b110 &
#50
b1101 !
b1101 (
1%
b1001 $
b1001 '
#60
b1011 !
b1011 (
b1011 $
b1011 '
#70
b111 !
b111 (
b1001 $
b1001 '
b0 #
b0 &
#80
0"
b0 !
b0 (
b0 $
b0 '
#90
1"
b111 !
b111 (
b1111 $
b1111 '
b110 #
b110 &
#100
