--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Q3.twx Q3.ncd -o Q3.twr Q3.pcf -ucf Q3.ucf

Design file:              Q3.ncd
Physical constraint file: Q3.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1813 paths analyzed, 307 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.820ns.
--------------------------------------------------------------------------------

Paths for end point Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP48_X0Y8.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT (DSP)
  Destination:          Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.638 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT to Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.M5        Tdspcko_M_MREG        1.227   Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT
                                                       Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT
    DSP48_X0Y8.C5        net (fanout=1)        1.339   prod2<5>
    DSP48_X0Y8.CLK       Tdspdck_C_PREG        2.200   Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
                                                       Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (3.427ns logic, 1.339ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP48_X0Y8.C26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT (DSP)
  Destination:          Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.638 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT to Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y6.M26       Tdspcko_M_MREG        1.227   Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT
                                                       Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT
    DSP48_X0Y8.C26       net (fanout=1)        1.304   prod2<26>
    DSP48_X0Y8.CLK       Tdspdck_C_PREG        2.200   Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
                                                       Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (3.427ns logic, 1.304ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT (DSP48_X0Y7.C29), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_G_reg[15]_H_reg[15]_MuLt_13_OUT (DSP)
  Destination:          Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT (DSP)
  Requirement:          5.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.278 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_G_reg[15]_H_reg[15]_MuLt_13_OUT to Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.M29       Tdspcko_M_MREG        1.227   Mmult_G_reg[15]_H_reg[15]_MuLt_13_OUT
                                                       Mmult_G_reg[15]_H_reg[15]_MuLt_13_OUT
    DSP48_X0Y7.C29       net (fanout=1)        1.318   prod4<29>
    DSP48_X0Y7.CLK       Tdspdck_C_PREG        2.200   Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT
                                                       Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (3.427ns logic, 1.318ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Out_1 (SLICE_X6Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP)
  Destination:          Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.365 - 0.355)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT to Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P0        Tdspcko_P_PREG        0.555   Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
                                                       Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    SLICE_X6Y31.AX       net (fanout=2)        0.364   y1<0>
    SLICE_X6Y31.CLK      Tckdi       (-Th)    -0.146   Out_3
                                                       Madd_n0054_cy<3>
                                                       Out_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.701ns logic, 0.364ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point Out_2 (SLICE_X6Y31.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP)
  Destination:          Out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.365 - 0.355)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT to Out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P0        Tdspcko_P_PREG        0.555   Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
                                                       Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    SLICE_X6Y31.AX       net (fanout=2)        0.364   y1<0>
    SLICE_X6Y31.CLK      Tckdi       (-Th)    -0.194   Out_3
                                                       Madd_n0054_cy<3>
                                                       Out_2
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.749ns logic, 0.364ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point Out_3 (SLICE_X6Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT (DSP)
  Destination:          Out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.365 - 0.355)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT to Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y8.P3        Tdspcko_P_PREG        0.555   Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
                                                       Maddsub_A_reg[15]_B_reg[15]_MuLt_10_OUT
    SLICE_X6Y31.D5       net (fanout=2)        0.324   y1<3>
    SLICE_X6Y31.CLK      Tah         (-Th)    -0.237   Out_3
                                                       Madd_n0054_lut<3>
                                                       Madd_n0054_cy<3>
                                                       Out_3
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.792ns logic, 0.324ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.436ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT/CLK
  Logical resource: Maddsub_E_reg[15]_F_reg[15]_MuLt_12_OUT/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.436ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT/CLK
  Logical resource: Mmult_C_reg[15]_D_reg[15]_MuLt_11_OUT/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.436ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.564ns (390.016MHz) (Tdspper_AREG_MREG)
  Physical resource: Mmult_G_reg[15]_H_reg[15]_MuLt_13_OUT/CLK
  Logical resource: Mmult_G_reg[15]_H_reg[15]_MuLt_13_OUT/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.820|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1813 paths, 0 nets, and 185 connections

Design statistics:
   Minimum period:   4.820ns{1}   (Maximum frequency: 207.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 12 00:02:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



